TRACE::2022-08-26.11:45:17::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:17::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:17::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:20::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:20::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-26.11:45:29::SCWPlatform::Opened new HwDB with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-08-26.11:45:29::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform"
		}]
}
TRACE::2022-08-26.11:45:29::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-08-26.11:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:29::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:29::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:29::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:29::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2022-08-26.11:45:29::SCWPlatform::Generating the sources  .
TRACE::2022-08-26.11:45:29::SCWBDomain::Generating boot domain sources.
TRACE::2022-08-26.11:45:29::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:29::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-26.11:45:29::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:29::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-26.11:45:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:29::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-26.11:45:30::SCWPlatform::Generating sources Done.
TRACE::2022-08-26.11:45:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:30::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:30::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:30::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:30::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2022-08-26.11:45:30::SCWPlatform::Generating the sources  .
TRACE::2022-08-26.11:45:30::SCWBDomain::Generating boot domain sources.
TRACE::2022-08-26.11:45:30::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2022-08-26.11:45:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2022-08-26.11:45:30::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:30::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-26.11:45:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:30::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-26.11:45:31::SCWPlatform::Generating sources Done.
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2022-08-26.11:45:31::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2022-08-26.11:45:31::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2022-08-26.11:45:31::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-08-26.11:45:31::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2022-08-26.11:45:31::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2022-08-26.11:45:31::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:45:31::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:45:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:31::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:31::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-08-26.11:45:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:31::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:31::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:31::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:31::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:45:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:31::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:31::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:31::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:31::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:31::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-26.11:45:31::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:31::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-26.11:45:31::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-26.11:45:31::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-08-26.11:45:32::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2022-08-26.11:45:32::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-08-26.11:45:32::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:45:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-08-26.11:45:32::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-08-26.11:45:32::SCWPlatform::Started generating the artifacts platform AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:45:32::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-26.11:45:32::SCWPlatform::Started generating the artifacts for system configuration AXI_GPIO_Adder_Platform
LOG::2022-08-26.11:45:32::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-08-26.11:45:32::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-08-26.11:45:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:45:32::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2022-08-26.11:45:32::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-08-26.11:45:32::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-08-26.11:45:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:45:32::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2022-08-26.11:45:32::SCWSystem::Checking the domain standalone_domain
LOG::2022-08-26.11:45:32::SCWSystem::Not a boot domain 
LOG::2022-08-26.11:45:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-08-26.11:45:32::SCWDomain::Generating domain artifcats
TRACE::2022-08-26.11:45:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-26.11:45:32::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/qemu/
TRACE::2022-08-26.11:45:32::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/qemu/
TRACE::2022-08-26.11:45:32::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/standalone_domain/qemu/
TRACE::2022-08-26.11:45:32::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/standalone_domain/qemu/
TRACE::2022-08-26.11:45:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-26.11:45:32::SCWMssOS::Mss edits present, copying mssfile into export location /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-26.11:45:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-26.11:45:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-08-26.11:45:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-08-26.11:45:32::SCWMssOS::Copying to export directory.
TRACE::2022-08-26.11:45:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-26.11:45:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-08-26.11:45:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-08-26.11:45:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-08-26.11:45:32::SCWSystem::Completed Processing the sysconfig AXI_GPIO_Adder_Platform
LOG::2022-08-26.11:45:32::SCWPlatform::Completed generating the artifacts for system configuration AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:45:32::SCWPlatform::Started preparing the platform 
TRACE::2022-08-26.11:45:32::SCWSystem::Writing the bif file for system config AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:45:32::SCWSystem::dir created 
TRACE::2022-08-26.11:45:32::SCWSystem::Writing the bif 
TRACE::2022-08-26.11:45:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-26.11:45:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-26.11:45:32::SCWPlatform::Completed generating the platform
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-26.11:45:32::SCWPlatform::updated the xpfm file.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:32::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:32::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:32::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Opened existing hwdb adder_bd_wrapper_0
TRACE::2022-08-26.11:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:32::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:32::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:32::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:45:33::SCWPlatform::Clearing the existing platform
TRACE::2022-08-26.11:45:33::SCWSystem::Clearing the existing sysconfig
TRACE::2022-08-26.11:45:33::SCWBDomain::clearing the fsbl build
TRACE::2022-08-26.11:45:33::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:33::SCWBDomain::clearing the pmufw build
TRACE::2022-08-26.11:45:33::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:33::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:33::SCWSystem::Clearing the domains completed.
TRACE::2022-08-26.11:45:33::SCWPlatform::Clearing the opened hw db.
TRACE::2022-08-26.11:45:33::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform:: Platform location is /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:33::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:33::SCWPlatform::Removing the HwDB with name /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:33::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened new HwDB with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWReader::Active system found as  AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:45:43::SCWReader::Handling sysconfig AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:45:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-26.11:45:43::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:45:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWReader::No isolation master present  
TRACE::2022-08-26.11:45:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-26.11:45:43::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-08-26.11:45:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-26.11:45:43::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWReader::No isolation master present  
TRACE::2022-08-26.11:45:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-26.11:45:43::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-08-26.11:45:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:43::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-26.11:45:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:45:43::SCWReader::No isolation master present  
TRACE::2022-08-26.11:45:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:53::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:53::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:53::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-26.11:45:54::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:45:54::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:45:54::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:45:54::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:45:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:54::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:45:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:45:54::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:54::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:54::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:55::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:55::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:55::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:55::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:45:55::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:45:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:45:55::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:45:55::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:45:55::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:55::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:45:55::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:55::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:55::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:45:55::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:45:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:45:55::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:02::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:02::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:02::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:02::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:02::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:02::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:02::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:02::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:02::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:02::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:02::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:02::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:02::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:02::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:02::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:02::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:02::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:03::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:03::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:03::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:03::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:03::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:03::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:03::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:03::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:03::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:03::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:03::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:03::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:03::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:03::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:03::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:03::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:03::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:04::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:04::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"16969d3ac2a15df76c443f5691608d29",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:46:04::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:04::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:04::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:05::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:05::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:05::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:05::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:05::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:05::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:05::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:05::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-26.11:46:05::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-08-26.11:46:06::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2022-08-26.11:46:06::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:06::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:06::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:06::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:06::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:06::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:06::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:06::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:06::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:06::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-26.11:46:06::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:46:06::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:46:06::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:46:06::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:06::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:06::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:06::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:06::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:09::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-08-26.11:46:09::SCWBDomain::Makefile is Updated.
TRACE::2022-08-26.11:46:09::SCWBDomain::doing clean.
TRACE::2022-08-26.11:46:09::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2022-08-26.11:46:09::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sha.o  xfsbl_bs.o  xfsbl_misc_dr
TRACE::2022-08-26.11:46:09::SCWBDomain::ivers.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsb
TRACE::2022-08-26.11:46:09::SCWBDomain::l_dfu_util.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2022-08-26.11:46:09::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2022-08-26.11:46:14::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:14::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:14::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:14::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:14::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:14::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:14::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:14::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:14::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:14::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:46:15::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:15::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:15::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:15::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:15::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-26.11:46:15::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2022-08-26.11:46:15::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2022-08-26.11:46:15::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-08-26.11:46:15::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:46:15::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:46:15::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:46:15::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-26.11:46:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:15::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:15::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:15::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:15::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:15::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:15::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:15::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:15::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:15::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:16::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:16::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:16::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:16::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:16::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:16::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:16::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:16::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:16::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:16::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:16::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:16::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:16::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-26.11:46:16::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:16::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:24::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:24::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:24::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:24::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:24::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:24::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:24::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:24::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:24::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:24::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:24::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:24::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:24::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:24::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:24::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:24::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:24::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:25::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:25::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:25::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:25::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:25::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:25::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2022-08-26.11:46:26::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:26::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:26::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:26::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:26::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6d1b5474c4997f4b9c6c8f2ca7e93676",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"412e007f083745d725418547dcfde422",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:46:26::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:26::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:26::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:26::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-26.11:46:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:27::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:27::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:27::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:27::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-26.11:46:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:27::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:27::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-26.11:46:27::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-08-26.11:46:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:29::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:29::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-26.11:46:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-26.11:46:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:46:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:46:30::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-08-26.11:46:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-08-26.11:46:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-08-26.11:46:30::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:46:30::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:30::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-26.11:46:30::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:30::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:30::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:30::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:31::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:31::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-26.11:46:31::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:31::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:31::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:31::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:31::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:39::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:39::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:39::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:39::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:39::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:39::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:39::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:39::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:39::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:39::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:39::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:39::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:39::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:39::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:39::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:39::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:39::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:41::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:41::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:41::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:41::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:41::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:41::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:42::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:42::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-08-26.11:46:42::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:42::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:42::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:42::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:42::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:42::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:42::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:42::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:42::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:42::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6d1b5474c4997f4b9c6c8f2ca7e93676",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a9ee9fc81c5a570a579581c0555a3bbf",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5a7a72330933f5afa682a24f14c71b4d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-26.11:46:42::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:42::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:42::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:42::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:42::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:42::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::In reload Mss file.
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-26.11:46:43::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:43::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:46:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:46:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:46:43::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:43::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:43::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:43::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-26.11:46:43::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:43::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:43::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-26.11:46:43::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-08-26.11:46:44::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2022-08-26.11:46:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:46:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:46:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:46:44::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:46:44::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:46:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

KEYINFO::2022-08-26.11:46:44::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:46:44::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:46:44::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:46:44::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:44::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:44::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:44::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:46:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:46:44::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:46:45::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-08-26.11:46:45::SCWBDomain::Makefile is Updated.
TRACE::2022-08-26.11:46:45::SCWBDomain::doing clean.
TRACE::2022-08-26.11:46:45::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2022-08-26.11:46:45::SCWBDomain::rm -rf  xpfw_crc.o  pm_master.o  xpfw_mod_em.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o  pm_node_res
TRACE::2022-08-26.11:46:45::SCWBDomain::et.o  pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_qspi.o
TRACE::2022-08-26.11:46:45::SCWBDomain::  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_binding.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_module.o  xpf
TRACE::2022-08-26.11:46:45::SCWBDomain::w_util.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  pm_cal
TRACE::2022-08-26.11:46:45::SCWBDomain::lbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  xpfw_mod_ultra96.o  xpfw_platform.o  pm_extern
TRACE::2022-08-26.11:46:45::SCWBDomain::.o  pm_clock.o  xpfw_core.o  xpfw_resets.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_gpp.o  xpfw_mod_rpu.o  p
TRACE::2022-08-26.11:46:45::SCWBDomain::m_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  xpfw_mod_legacy.o  pm_node.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/
TRACE::2022-08-26.11:46:45::SCWBDomain::libxil.a pmufw.elf *.o

LOG::2022-08-26.11:47:04::SCWPlatform::Started generating the artifacts platform AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:47:04::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-26.11:47:04::SCWPlatform::Started generating the artifacts for system configuration AXI_GPIO_Adder_Platform
LOG::2022-08-26.11:47:04::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-08-26.11:47:04::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-08-26.11:47:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:47:04::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2022-08-26.11:47:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:04::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:04::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:47:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:47:04::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-26.11:47:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-26.11:47:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:47:04::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2022-08-26.11:47:04::SCWBDomain::make: Entering directory '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp
TRACE::2022-08-26.11:47:04::SCWBDomain::_fsbl_bsp'

TRACE::2022-08-26.11:47:04::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:04::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-26.11:47:04::SCWBDomain::-lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:04::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-26.11:47:04::SCWBDomain::lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:04::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-26.11:47:04::SCWBDomain::fat-lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:04::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-26.11:47:04::SCWBDomain::fat-lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:04::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:04::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:04::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-26.11:47:04::SCWBDomain::lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-26.11:47:04::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2022-08-26.11:47:04::SCWBDomain::-ffat-lto-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:04::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:04::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:04::SCWBDomain::objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:04::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-26.11:47:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:04::SCWBDomain::ects"

TRACE::2022-08-26.11:47:04::SCWBDomain::Compiling xilpm library

TRACE::2022-08-26.11:47:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:05::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:05::SCWBDomain::ects"

TRACE::2022-08-26.11:47:05::SCWBDomain::Compiling dppsu

TRACE::2022-08-26.11:47:06::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:06::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:06::SCWBDomain::ects"

TRACE::2022-08-26.11:47:06::SCWBDomain::Compiling dpdma

TRACE::2022-08-26.11:47:07::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:07::SCWBDomain::ects"

TRACE::2022-08-26.11:47:07::SCWBDomain::Compiling avbuf

TRACE::2022-08-26.11:47:07::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:07::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:07::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:07::SCWBDomain::Compiling XilSecure Library

TRACE::2022-08-26.11:47:09::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-08-26.11:47:09::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:09::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-26.11:47:09::SCWBDomain::-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:09::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-26.11:47:09::SCWBDomain::lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:09::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-26.11:47:09::SCWBDomain::fat-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:09::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-26.11:47:09::SCWBDomain::fat-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:09::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-26.11:47:09::SCWBDomain::lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-26.11:47:09::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2022-08-26.11:47:09::SCWBDomain::-ffat-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:09::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-26.11:47:09::SCWBDomain::objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:09::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-26.11:47:09::SCWBDomain::o-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:09::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-26.11:47:09::SCWBDomain::-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:09::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:09::SCWBDomain::ects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:09::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-26.11:47:09::SCWBDomain::-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:09::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-26.11:47:09::SCWBDomain::-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:09::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:09::SCWBDomain::ects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2022-08-26.11:47:09::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2022-08-26.11:47:09::SCWBDomain::cts"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:09::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:09::SCWBDomain::ects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-08-26.11:47:09::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2022-08-26.11:47:09::SCWBDomain::at-lto-objects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:09::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-26.11:47:09::SCWBDomain::ects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:09::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-26.11:47:09::SCWBDomain::bjects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:09::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-26.11:47:09::SCWBDomain::jects"

TRACE::2022-08-26.11:47:14::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-08-26.11:47:14::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-26.11:47:14::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xusbpsu_sinit.o 
TRACE::2022-08-26.11:47:14::SCWBDomain::psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/l
TRACE::2022-08-26.11:47:14::SCWBDomain::ib/getpid.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib
TRACE::2022-08-26.11:47:14::SCWBDomain::/xusbpsu_ep0handler.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xresetps.o psu_cort
TRACE::2022-08-26.11:47:14::SCWBDomain::exa53_0/lib/xspips.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/lseek.o psu_
TRACE::2022-08-26.11:47:14::SCWBDomain::cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xusbpsu_d
TRACE::2022-08-26.11:47:14::SCWBDomain::evice.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/li
TRACE::2022-08-26.11:47:14::SCWBDomain::b/xclockps_gate.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_
TRACE::2022-08-26.11:47:14::SCWBDomain::0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cortexa53_0/lib/xusbpsu
TRACE::2022-08-26.11:47:14::SCWBDomain::_controltransfers.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpiops_selftest.
TRACE::2022-08-26.11:47:14::SCWBDomain::o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_
TRACE::2022-08-26.11:47:14::SCWBDomain::0/lib/xiicps_intr.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/li
TRACE::2022-08-26.11:47:14::SCWBDomain::b/xsdps.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa5
TRACE::2022-08-26.11:47:14::SCWBDomain::3_0/lib/inbyte.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table
TRACE::2022-08-26.11:47:14::SCWBDomain::.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xi
TRACE::2022-08-26.11:47:14::SCWBDomain::pipsu_buf.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xi
TRACE::2022-08-26.11:47:14::SCWBDomain::l_testio.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/
TRACE::2022-08-26.11:47:14::SCWBDomain::xrtcpsu_intr.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o ps
TRACE::2022-08-26.11:47:14::SCWBDomain::u_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/xwdtps.o ps
TRACE::2022-08-26.11:47:14::SCWBDomain::u_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/x
TRACE::2022-08-26.11:47:14::SCWBDomain::resetps_g.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/vectors.o psu_cortexa5
TRACE::2022-08-26.11:47:14::SCWBDomain::3_0/lib/xcsudma.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/errno.o psu_
TRACE::2022-08-26.11:47:14::SCWBDomain::cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/sbrk.o psu_corte
TRACE::2022-08-26.11:47:14::SCWBDomain::xa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xil_util.o
TRACE::2022-08-26.11:47:14::SCWBDomain:: psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib
TRACE::2022-08-26.11:47:14::SCWBDomain::/xplatform_info.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xttcps_options.o psu_cortex
TRACE::2022-08-26.11:47:14::SCWBDomain::a53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/l
TRACE::2022-08-26.11:47:14::SCWBDomain::ib/xgpio_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa
TRACE::2022-08-26.11:47:14::SCWBDomain::53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xcsudma_sel
TRACE::2022-08-26.11:47:14::SCWBDomain::ftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/translat
TRACE::2022-08-26.11:47:14::SCWBDomain::ion_table.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53
TRACE::2022-08-26.11:47:14::SCWBDomain::_0/lib/xil_mem.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/
TRACE::2022-08-26.11:47:14::SCWBDomain::xusbpsu_endpoint.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xttcps_g.
TRACE::2022-08-26.11:47:14::SCWBDomain::o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xiicps_op
TRACE::2022-08-26.11:47:14::SCWBDomain::tions.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib
TRACE::2022-08-26.11:47:14::SCWBDomain::/xil-crt0.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/li
TRACE::2022-08-26.11:47:14::SCWBDomain::b/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0
TRACE::2022-08-26.11:47:14::SCWBDomain::/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53
TRACE::2022-08-26.11:47:14::SCWBDomain::_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xgpio.o psu
TRACE::2022-08-26.11:47:14::SCWBDomain::_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xsdps_sinit.o 
TRACE::2022-08-26.11:47:14::SCWBDomain::psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/
TRACE::2022-08-26.11:47:14::SCWBDomain::xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xii
TRACE::2022-08-26.11:47:14::SCWBDomain::cps.o psu_cortexa53_0/lib/xttcps.o

TRACE::2022-08-26.11:47:14::SCWBDomain::Finished building libraries

TRACE::2022-08-26.11:47:14::SCWBDomain::make: Leaving directory '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_
TRACE::2022-08-26.11:47:14::SCWBDomain::fsbl_bsp'

TRACE::2022-08-26.11:47:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2022-08-26.11:47:14::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2022-08-26.11:47:14::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2022-08-26.11:47:14::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2022-08-26.11:47:14::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2022-08-26.11:47:15::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2022-08-26.11:47:15::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2022-08-26.11:47:15::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2022-08-26.11:47:15::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2022-08-26.11:47:15::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2022-08-26.11:47:15::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2022-08-26.11:47:16::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2022-08-26.11:47:16::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2022-08-26.11:47:16::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2022-08-26.11:47:16::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2022-08-26.11:47:16::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2022-08-26.11:47:17::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2022-08-26.11:47:17::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2022-08-26.11:47:17::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2022-08-26.11:47:17::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2022-08-26.11:47:17::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2022-08-26.11:47:17::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2022-08-26.11:47:17::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2022-08-26.11:47:17::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-26.11:47:17::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sh
TRACE::2022-08-26.11:47:17::SCWBDomain::a.o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o
TRACE::2022-08-26.11:47:17::SCWBDomain::  xfsbl_partition_load.o  xfsbl_dfu_util.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_csu
TRACE::2022-08-26.11:47:17::SCWBDomain::_dma.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2022-08-26.11:47:17::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2022-08-26.11:47:17::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2022-08-26.11:47:17::SCWBDomain::                                                                                   -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_
TRACE::2022-08-26.11:47:17::SCWBDomain::cortexa53_0/lib -Tlscript.ld

LOG::2022-08-26.11:47:19::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-08-26.11:47:19::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-08-26.11:47:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:47:19::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2022-08-26.11:47:19::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:19::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:19::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:19::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:19::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:19::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:19::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:19::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:19::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

KEYINFO::2022-08-26.11:47:19::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-26.11:47:19::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-26.11:47:19::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-26.11:47:19::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:19::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:19::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:19::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-26.11:47:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-26.11:47:20::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:20::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-26.11:47:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-26.11:47:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-26.11:47:20::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2022-08-26.11:47:20::SCWBDomain::make: Entering directory '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqm
TRACE::2022-08-26.11:47:20::SCWBDomain::p_pmufw_bsp'

TRACE::2022-08-26.11:47:20::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-26.11:47:20::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-26.11:47:20::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-26.11:47:20::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-26.11:47:20::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-08-26.11:47:20::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-08-26.11:47:20::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:20::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:20::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:20::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:20::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-26.11:47:20::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-26.11:47:20::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:20::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:20::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:20::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:20::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:20::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:20::SCWBDomain::Compiling dppsu

TRACE::2022-08-26.11:47:21::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-26.11:47:21::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:21::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:21::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:21::SCWBDomain::Compiling Xilskey Library

TRACE::2022-08-26.11:47:22::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:22::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:22::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:22::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:22::SCWBDomain::Compiling dpdma

TRACE::2022-08-26.11:47:22::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:22::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:22::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:22::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:22::SCWBDomain::Compiling avbuf

TRACE::2022-08-26.11:47:23::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:23::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:23::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:23::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:23::SCWBDomain::Compiling XilSecure Library

TRACE::2022-08-26.11:47:24::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-08-26.11:47:24::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-26.11:47:24::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-26.11:47:24::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-26.11:47:24::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-26.11:47:24::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-08-26.11:47:24::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-08-26.11:47:24::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-26.11:47:24::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-26.11:47:24::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-26.11:47:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-26.11:47:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-26.11:47:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-26.11:47:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-26.11:47:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-26.11:47:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:24::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:24::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-26.11:47:24::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-26.11:47:24::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:24::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:24::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-08-26.11:47:24::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2022-08-26.11:47:24::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:24::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:24::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-08-26.11:47:24::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2022-08-26.11:47:24::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-26.11:47:24::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-26.11:47:24::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-26.11:47:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-26.11:47:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:24::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-26.11:47:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-26.11:47:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-26.11:47:25::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-08-26.11:47:28::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-08-26.11:47:28::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/microblaze_update_
TRACE::2022-08-26.11:47:28::SCWBDomain::dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/hw_exception
TRACE::2022-08-26.11:47:28::SCWBDomain::_handler.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0
TRACE::2022-08-26.11:47:28::SCWBDomain::/lib/xspips.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xcsu
TRACE::2022-08-26.11:47:28::SCWBDomain::dma_intr.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xuartps_sinit.o psu_pm
TRACE::2022-08-26.11:47:28::SCWBDomain::u_0/lib/xclockps_gate.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/microblaze_enable_interrupts.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0
TRACE::2022-08-26.11:47:28::SCWBDomain::/lib/xzdma_g.o psu_pmu_0/lib/xgpio_selftest.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xclockps_fixedfact
TRACE::2022-08-26.11:47:28::SCWBDomain::or.o psu_pmu_0/lib/xgpio_sinit.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio
TRACE::2022-08-26.11:47:28::SCWBDomain::_g.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pm
TRACE::2022-08-26.11:47:28::SCWBDomain::u_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/pvr.o psu_pm
TRACE::2022-08-26.11:47:28::SCWBDomain::u_0/lib/xsdps.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/inbyte.o p
TRACE::2022-08-26.11:47:28::SCWBDomain::su_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xsdps_options.o p
TRACE::2022-08-26.11:47:28::SCWBDomain::su_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xvid
TRACE::2022-08-26.11:47:28::SCWBDomain::c.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xil_tes
TRACE::2022-08-26.11:47:28::SCWBDomain::tio.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu_0/lib/xspips_g
TRACE::2022-08-26.11:47:28::SCWBDomain::.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xclockps_pll.o psu
TRACE::2022-08-26.11:47:28::SCWBDomain::_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_
TRACE::2022-08-26.11:47:28::SCWBDomain::0/lib/xresetps_sinit.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/xresetps_g.o psu_pmu_
TRACE::2022-08-26.11:47:28::SCWBDomain::0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xuartps_g
TRACE::2022-08-26.11:47:28::SCWBDomain::.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib
TRACE::2022-08-26.11:47:28::SCWBDomain::/microblaze_invalidate_icache.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xzdma_sin
TRACE::2022-08-26.11:47:28::SCWBDomain::it.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xil_util.o psu_pmu_0
TRACE::2022-08-26.11:47:28::SCWBDomain::/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o
TRACE::2022-08-26.11:47:28::SCWBDomain:: psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/mic
TRACE::2022-08-26.11:47:28::SCWBDomain::roblaze_enable_exceptions.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/
TRACE::2022-08-26.11:47:28::SCWBDomain::xspips_options.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/microbl
TRACE::2022-08-26.11:47:28::SCWBDomain::aze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze_sc
TRACE::2022-08-26.11:47:28::SCWBDomain::rub.o psu_pmu_0/lib/print.o psu_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0
TRACE::2022-08-26.11:47:28::SCWBDomain::/lib/microblaze_disable_dcache.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xiicps_sinit.o psu_pm
TRACE::2022-08-26.11:47:28::SCWBDomain::u_0/lib/xttcps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xclockps_sin
TRACE::2022-08-26.11:47:28::SCWBDomain::it.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xiicps_
TRACE::2022-08-26.11:47:28::SCWBDomain::xfer.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xrtcpsu.o psu_pm
TRACE::2022-08-26.11:47:28::SCWBDomain::u_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/microblaze_update_icache.o psu_p
TRACE::2022-08-26.11:47:28::SCWBDomain::mu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xgpio.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xrtcp
TRACE::2022-08-26.11:47:28::SCWBDomain::su_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu
TRACE::2022-08-26.11:47:28::SCWBDomain::_0/lib/xclockps_divider.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xsdps_g.o psu
TRACE::2022-08-26.11:47:28::SCWBDomain::_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu
TRACE::2022-08-26.11:47:28::SCWBDomain::_pmu_0/lib/xiicps.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/microblaze
TRACE::2022-08-26.11:47:28::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_selftest.o

TRACE::2022-08-26.11:47:28::SCWBDomain::Finished building libraries

TRACE::2022-08-26.11:47:28::SCWBDomain::make: Leaving directory '/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp
TRACE::2022-08-26.11:47:28::SCWBDomain::_pmufw_bsp'

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:28::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2022-08-26.11:47:28::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:28::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2022-08-26.11:47:28::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2022-08-26.11:47:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2022-08-26.11:47:28::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2022-08-26.11:47:28::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2022-08-26.11:47:28::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2022-08-26.11:47:29::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2022-08-26.11:47:29::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:29::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:29::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:29::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2022-08-26.11:47:29::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2022-08-26.11:47:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2022-08-26.11:47:29::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2022-08-26.11:47:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2022-08-26.11:47:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2022-08-26.11:47:30::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2022-08-26.11:47:30::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2022-08-26.11:47:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2022-08-26.11:47:30::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2022-08-26.11:47:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:31::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2022-08-26.11:47:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2022-08-26.11:47:31::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2022-08-26.11:47:31::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:31::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2022-08-26.11:47:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2022-08-26.11:47:31::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:31::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2022-08-26.11:47:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2022-08-26.11:47:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2022-08-26.11:47:31::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2022-08-26.11:47:32::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2022-08-26.11:47:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2022-08-26.11:47:32::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2022-08-26.11:47:32::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:32::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:32::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:32::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2022-08-26.11:47:32::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2022-08-26.11:47:32::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:33::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2022-08-26.11:47:33::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2022-08-26.11:47:33::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2022-08-26.11:47:33::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2022-08-26.11:47:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2022-08-26.11:47:33::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2022-08-26.11:47:33::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2022-08-26.11:47:33::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2022-08-26.11:47:33::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2022-08-26.11:47:34::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2022-08-26.11:47:34::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-26.11:47:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2022-08-26.11:47:34::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-26.11:47:34::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_crc.o  pm_master.o  xpfw_mod_em.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o
TRACE::2022-08-26.11:47:34::SCWBDomain::  pm_node_reset.o  pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy
TRACE::2022-08-26.11:47:34::SCWBDomain::.o  pm_qspi.o  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_binding.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_
TRACE::2022-08-26.11:47:34::SCWBDomain::module.o  xpfw_util.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_re
TRACE::2022-08-26.11:47:34::SCWBDomain::set.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  xpfw_mod_ultra96.o  xpfw_platform
TRACE::2022-08-26.11:47:34::SCWBDomain::.o  pm_extern.o  pm_clock.o  xpfw_core.o  xpfw_resets.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_gpp.o  xpfw
TRACE::2022-08-26.11:47:34::SCWBDomain::_mod_rpu.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  xpfw_mod_legacy.o  pm_node.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2022-08-26.11:47:34::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2022-08-26.11:47:34::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2022-08-26.11:47:34::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2022-08-26.11:47:34::SCWBDomain::                                                    -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0
TRACE::2022-08-26.11:47:34::SCWBDomain::/lib -Tlscript.ld

LOG::2022-08-26.11:47:36::SCWSystem::Checking the domain standalone_domain
LOG::2022-08-26.11:47:36::SCWSystem::Not a boot domain 
LOG::2022-08-26.11:47:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-08-26.11:47:36::SCWDomain::Generating domain artifcats
TRACE::2022-08-26.11:47:36::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-26.11:47:36::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/qemu/
TRACE::2022-08-26.11:47:36::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/qemu/
TRACE::2022-08-26.11:47:36::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/standalone_domain/qemu/
TRACE::2022-08-26.11:47:36::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/export/AXI_GPIO_Adder_Platform/sw/AXI_GPIO_Adder_Platform/standalone_domain/qemu/
TRACE::2022-08-26.11:47:36::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-26.11:47:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:36::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:36::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:36::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-26.11:47:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-26.11:47:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-26.11:47:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-08-26.11:47:36::SCWMssOS::doing bsp build ... 
TRACE::2022-08-26.11:47:36::SCWMssOS::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-08-26.11:47:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:36::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:36::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:36::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:36::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:36::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-26.11:47:36::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:36::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:36::SCWMssOS::Compiling dppsu

TRACE::2022-08-26.11:47:37::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:37::SCWMssOS::Compiling dpdma

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:38::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Compiling avbuf

TRACE::2022-08-26.11:47:38::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-08-26.11:47:38::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:38::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-26.11:47:38::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:38::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-26.11:47:38::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:38::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-26.11:47:38::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-26.11:47:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:38::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:38::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-26.11:47:38::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:38::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-26.11:47:38::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:38::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:38::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:38::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:38::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:38::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:38::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-26.11:47:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:38::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:38::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-26.11:47:39::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2022-08-26.11:47:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:39::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-08-26.11:47:39::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-26.11:47:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-26.11:47:39::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:39::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-26.11:47:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-26.11:47:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-26.11:47:44::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-08-26.11:47:44::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-26.11:47:44::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cor
TRACE::2022-08-26.11:47:44::SCWMssOS::texa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xiicps
TRACE::2022-08-26.11:47:44::SCWMssOS::_selftest.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xscug
TRACE::2022-08-26.11:47:44::SCWMssOS::ic_intr.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortex
TRACE::2022-08-26.11:47:44::SCWMssOS::a53_0/lib/xresetps.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu
TRACE::2022-08-26.11:47:44::SCWMssOS::_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/fcntl.o 
TRACE::2022-08-26.11:47:44::SCWMssOS::psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/x
TRACE::2022-08-26.11:47:44::SCWMssOS::uartps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0
TRACE::2022-08-26.11:47:44::SCWMssOS::/lib/xzdma_g.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xgpio_sinit.
TRACE::2022-08-26.11:47:44::SCWMssOS::o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cort
TRACE::2022-08-26.11:47:44::SCWMssOS::exa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiic
TRACE::2022-08-26.11:47:44::SCWMssOS::ps_intr.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xsdps.o 
TRACE::2022-08-26.11:47:44::SCWMssOS::psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/in
TRACE::2022-08-26.11:47:44::SCWMssOS::byte.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cor
TRACE::2022-08-26.11:47:44::SCWMssOS::texa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xipipsu_buf.
TRACE::2022-08-26.11:47:44::SCWMssOS::o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o
TRACE::2022-08-26.11:47:44::SCWMssOS:: psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xrtcpsu_in
TRACE::2022-08-26.11:47:44::SCWMssOS::tr.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa5
TRACE::2022-08-26.11:47:44::SCWMssOS::3_0/lib/isatty.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa
TRACE::2022-08-26.11:47:44::SCWMssOS::53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xgpiops_selft
TRACE::2022-08-26.11:47:44::SCWMssOS::est.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/li
TRACE::2022-08-26.11:47:44::SCWMssOS::b/xcsudma.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/errno.o psu_cortex
TRACE::2022-08-26.11:47:44::SCWMssOS::a53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0
TRACE::2022-08-26.11:47:44::SCWMssOS::/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_intr.o psu_co
TRACE::2022-08-26.11:47:44::SCWMssOS::rtexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_in
TRACE::2022-08-26.11:47:44::SCWMssOS::tr.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xtt
TRACE::2022-08-26.11:47:44::SCWMssOS::cps_options.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/
TRACE::2022-08-26.11:47:44::SCWMssOS::read.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xg
TRACE::2022-08-26.11:47:44::SCWMssOS::piops_intr.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xspips_options.o psu_cor
TRACE::2022-08-26.11:47:44::SCWMssOS::texa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_
TRACE::2022-08-26.11:47:44::SCWMssOS::cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_e
TRACE::2022-08-26.11:47:44::SCWMssOS::phandler.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/l
TRACE::2022-08-26.11:47:44::SCWMssOS::ib/xiicps_sinit.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xttcps_g.o
TRACE::2022-08-26.11:47:44::SCWMssOS:: psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xiicps_opt
TRACE::2022-08-26.11:47:44::SCWMssOS::ions.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/cppute
TRACE::2022-08-26.11:47:44::SCWMssOS::st_time.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xii
TRACE::2022-08-26.11:47:44::SCWMssOS::cps_xfer.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcp
TRACE::2022-08-26.11:47:44::SCWMssOS::su_selftest.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib
TRACE::2022-08-26.11:47:44::SCWMssOS::/xsysmonpsu_g.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xil_testmem.o ps
TRACE::2022-08-26.11:47:44::SCWMssOS::u_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/abort.o psu_c
TRACE::2022-08-26.11:47:44::SCWMssOS::ortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xa
TRACE::2022-08-26.11:47:44::SCWMssOS::xipmon.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/_s
TRACE::2022-08-26.11:47:44::SCWMssOS::brk.o psu_cortexa53_0/lib/xiicps.o

TRACE::2022-08-26.11:47:44::SCWMssOS::Finished building libraries

TRACE::2022-08-26.11:47:44::SCWMssOS::Copying to export directory.
TRACE::2022-08-26.11:47:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-26.11:47:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-26.11:47:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-08-26.11:47:44::SCWSystem::Completed Processing the sysconfig AXI_GPIO_Adder_Platform
LOG::2022-08-26.11:47:44::SCWPlatform::Completed generating the artifacts for system configuration AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:47:44::SCWPlatform::Started preparing the platform 
TRACE::2022-08-26.11:47:44::SCWSystem::Writing the bif file for system config AXI_GPIO_Adder_Platform
TRACE::2022-08-26.11:47:44::SCWSystem::dir created 
TRACE::2022-08-26.11:47:44::SCWSystem::Writing the bif 
TRACE::2022-08-26.11:47:44::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-26.11:47:44::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-26.11:47:44::SCWPlatform::Completed generating the platform
TRACE::2022-08-26.11:47:44::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:47:44::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:47:44::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:47:44::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:47:44::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-26.11:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-26.11:47:44::SCWMssOS::Commit changes completed.
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:44::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:44::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:44::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWWriter::formatted JSON is {
	"platformName":	"AXI_GPIO_Adder_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_GPIO_Adder_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/adder_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/adder_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_GPIO_Adder_Platform",
	"systems":	[{
			"systemName":	"AXI_GPIO_Adder_Platform",
			"systemDesc":	"AXI_GPIO_Adder_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_GPIO_Adder_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6d1b5474c4997f4b9c6c8f2ca7e93676",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ea243b841bbefb232e1459f103f42a4a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5a7a72330933f5afa682a24f14c71b4d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-26.11:47:44::SCWPlatform::updated the xpfm file.
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw
TRACE::2022-08-26.11:47:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/hw/adder_bd_wrapper.xsa
TRACE::2022-08-26.11:47:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-26.11:47:44::SCWPlatform::Trying to set the existing hwdb with name adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Opened existing hwdb adder_bd_wrapper_1
TRACE::2022-08-26.11:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-26.11:47:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-26.11:47:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-26.11:47:44::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/app/AXI_GPIO_Adder_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
