
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a68 <.init>:
  401a68:	stp	x29, x30, [sp, #-16]!
  401a6c:	mov	x29, sp
  401a70:	bl	4027f4 <__fxstatat@plt+0x854>
  401a74:	ldp	x29, x30, [sp], #16
  401a78:	ret

Disassembly of section .plt:

0000000000401a80 <mbrtowc@plt-0x20>:
  401a80:	stp	x16, x30, [sp, #-16]!
  401a84:	adrp	x16, 41c000 <__fxstatat@plt+0x1a060>
  401a88:	ldr	x17, [x16, #4088]
  401a8c:	add	x16, x16, #0xff8
  401a90:	br	x17
  401a94:	nop
  401a98:	nop
  401a9c:	nop

0000000000401aa0 <mbrtowc@plt>:
  401aa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401aa4:	ldr	x17, [x16]
  401aa8:	add	x16, x16, #0x0
  401aac:	br	x17

0000000000401ab0 <memcpy@plt>:
  401ab0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ab4:	ldr	x17, [x16, #8]
  401ab8:	add	x16, x16, #0x8
  401abc:	br	x17

0000000000401ac0 <memmove@plt>:
  401ac0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ac4:	ldr	x17, [x16, #16]
  401ac8:	add	x16, x16, #0x10
  401acc:	br	x17

0000000000401ad0 <_exit@plt>:
  401ad0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ad4:	ldr	x17, [x16, #24]
  401ad8:	add	x16, x16, #0x18
  401adc:	br	x17

0000000000401ae0 <strlen@plt>:
  401ae0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ae4:	ldr	x17, [x16, #32]
  401ae8:	add	x16, x16, #0x20
  401aec:	br	x17

0000000000401af0 <fputs@plt>:
  401af0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401af4:	ldr	x17, [x16, #40]
  401af8:	add	x16, x16, #0x28
  401afc:	br	x17

0000000000401b00 <__sprintf_chk@plt>:
  401b00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b04:	ldr	x17, [x16, #48]
  401b08:	add	x16, x16, #0x30
  401b0c:	br	x17

0000000000401b10 <exit@plt>:
  401b10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b14:	ldr	x17, [x16, #56]
  401b18:	add	x16, x16, #0x38
  401b1c:	br	x17

0000000000401b20 <error@plt>:
  401b20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b24:	ldr	x17, [x16, #64]
  401b28:	add	x16, x16, #0x40
  401b2c:	br	x17

0000000000401b30 <fdatasync@plt>:
  401b30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b34:	ldr	x17, [x16, #72]
  401b38:	add	x16, x16, #0x48
  401b3c:	br	x17

0000000000401b40 <ferror_unlocked@plt>:
  401b40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b44:	ldr	x17, [x16, #80]
  401b48:	add	x16, x16, #0x50
  401b4c:	br	x17

0000000000401b50 <getuid@plt>:
  401b50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b54:	ldr	x17, [x16, #88]
  401b58:	add	x16, x16, #0x58
  401b5c:	br	x17

0000000000401b60 <__cxa_atexit@plt>:
  401b60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b64:	ldr	x17, [x16, #96]
  401b68:	add	x16, x16, #0x60
  401b6c:	br	x17

0000000000401b70 <setvbuf@plt>:
  401b70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b74:	ldr	x17, [x16, #104]
  401b78:	add	x16, x16, #0x68
  401b7c:	br	x17

0000000000401b80 <lseek@plt>:
  401b80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b84:	ldr	x17, [x16, #112]
  401b88:	add	x16, x16, #0x70
  401b8c:	br	x17

0000000000401b90 <__fpending@plt>:
  401b90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401b94:	ldr	x17, [x16, #120]
  401b98:	add	x16, x16, #0x78
  401b9c:	br	x17

0000000000401ba0 <localeconv@plt>:
  401ba0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ba4:	ldr	x17, [x16, #128]
  401ba8:	add	x16, x16, #0x80
  401bac:	br	x17

0000000000401bb0 <fileno@plt>:
  401bb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401bb4:	ldr	x17, [x16, #136]
  401bb8:	add	x16, x16, #0x88
  401bbc:	br	x17

0000000000401bc0 <putc_unlocked@plt>:
  401bc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401bc4:	ldr	x17, [x16, #144]
  401bc8:	add	x16, x16, #0x90
  401bcc:	br	x17

0000000000401bd0 <__memcpy_chk@plt>:
  401bd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401bd4:	ldr	x17, [x16, #152]
  401bd8:	add	x16, x16, #0x98
  401bdc:	br	x17

0000000000401be0 <fclose@plt>:
  401be0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401be4:	ldr	x17, [x16, #160]
  401be8:	add	x16, x16, #0xa0
  401bec:	br	x17

0000000000401bf0 <fsync@plt>:
  401bf0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401bf4:	ldr	x17, [x16, #168]
  401bf8:	add	x16, x16, #0xa8
  401bfc:	br	x17

0000000000401c00 <getpid@plt>:
  401c00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c04:	ldr	x17, [x16, #176]
  401c08:	add	x16, x16, #0xb0
  401c0c:	br	x17

0000000000401c10 <nl_langinfo@plt>:
  401c10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c14:	ldr	x17, [x16, #184]
  401c18:	add	x16, x16, #0xb8
  401c1c:	br	x17

0000000000401c20 <fopen@plt>:
  401c20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c24:	ldr	x17, [x16, #192]
  401c28:	add	x16, x16, #0xc0
  401c2c:	br	x17

0000000000401c30 <time@plt>:
  401c30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c34:	ldr	x17, [x16, #200]
  401c38:	add	x16, x16, #0xc8
  401c3c:	br	x17

0000000000401c40 <malloc@plt>:
  401c40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c44:	ldr	x17, [x16, #208]
  401c48:	add	x16, x16, #0xd0
  401c4c:	br	x17

0000000000401c50 <chmod@plt>:
  401c50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c54:	ldr	x17, [x16, #216]
  401c58:	add	x16, x16, #0xd8
  401c5c:	br	x17

0000000000401c60 <open@plt>:
  401c60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c64:	ldr	x17, [x16, #224]
  401c68:	add	x16, x16, #0xe0
  401c6c:	br	x17

0000000000401c70 <__strcpy_chk@plt>:
  401c70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c74:	ldr	x17, [x16, #232]
  401c78:	add	x16, x16, #0xe8
  401c7c:	br	x17

0000000000401c80 <getppid@plt>:
  401c80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c84:	ldr	x17, [x16, #240]
  401c88:	add	x16, x16, #0xf0
  401c8c:	br	x17

0000000000401c90 <strncmp@plt>:
  401c90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401c94:	ldr	x17, [x16, #248]
  401c98:	add	x16, x16, #0xf8
  401c9c:	br	x17

0000000000401ca0 <bindtextdomain@plt>:
  401ca0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ca4:	ldr	x17, [x16, #256]
  401ca8:	add	x16, x16, #0x100
  401cac:	br	x17

0000000000401cb0 <__libc_start_main@plt>:
  401cb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401cb4:	ldr	x17, [x16, #264]
  401cb8:	add	x16, x16, #0x108
  401cbc:	br	x17

0000000000401cc0 <__printf_chk@plt>:
  401cc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401cc4:	ldr	x17, [x16, #272]
  401cc8:	add	x16, x16, #0x110
  401ccc:	br	x17

0000000000401cd0 <memset@plt>:
  401cd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401cd4:	ldr	x17, [x16, #280]
  401cd8:	add	x16, x16, #0x118
  401cdc:	br	x17

0000000000401ce0 <fdopen@plt>:
  401ce0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ce4:	ldr	x17, [x16, #288]
  401ce8:	add	x16, x16, #0x120
  401cec:	br	x17

0000000000401cf0 <gettimeofday@plt>:
  401cf0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401cf4:	ldr	x17, [x16, #296]
  401cf8:	add	x16, x16, #0x128
  401cfc:	br	x17

0000000000401d00 <calloc@plt>:
  401d00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d04:	ldr	x17, [x16, #304]
  401d08:	add	x16, x16, #0x130
  401d0c:	br	x17

0000000000401d10 <realloc@plt>:
  401d10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d14:	ldr	x17, [x16, #312]
  401d18:	add	x16, x16, #0x138
  401d1c:	br	x17

0000000000401d20 <getpagesize@plt>:
  401d20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d24:	ldr	x17, [x16, #320]
  401d28:	add	x16, x16, #0x140
  401d2c:	br	x17

0000000000401d30 <close@plt>:
  401d30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d34:	ldr	x17, [x16, #328]
  401d38:	add	x16, x16, #0x148
  401d3c:	br	x17

0000000000401d40 <strrchr@plt>:
  401d40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d44:	ldr	x17, [x16, #336]
  401d48:	add	x16, x16, #0x150
  401d4c:	br	x17

0000000000401d50 <__gmon_start__@plt>:
  401d50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d54:	ldr	x17, [x16, #344]
  401d58:	add	x16, x16, #0x158
  401d5c:	br	x17

0000000000401d60 <write@plt>:
  401d60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d64:	ldr	x17, [x16, #352]
  401d68:	add	x16, x16, #0x160
  401d6c:	br	x17

0000000000401d70 <strtoumax@plt>:
  401d70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d74:	ldr	x17, [x16, #360]
  401d78:	add	x16, x16, #0x168
  401d7c:	br	x17

0000000000401d80 <abort@plt>:
  401d80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d84:	ldr	x17, [x16, #368]
  401d88:	add	x16, x16, #0x170
  401d8c:	br	x17

0000000000401d90 <mbsinit@plt>:
  401d90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401d94:	ldr	x17, [x16, #376]
  401d98:	add	x16, x16, #0x178
  401d9c:	br	x17

0000000000401da0 <fread_unlocked@plt>:
  401da0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401da4:	ldr	x17, [x16, #384]
  401da8:	add	x16, x16, #0x180
  401dac:	br	x17

0000000000401db0 <memcmp@plt>:
  401db0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401db4:	ldr	x17, [x16, #392]
  401db8:	add	x16, x16, #0x188
  401dbc:	br	x17

0000000000401dc0 <textdomain@plt>:
  401dc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401dc4:	ldr	x17, [x16, #400]
  401dc8:	add	x16, x16, #0x190
  401dcc:	br	x17

0000000000401dd0 <getopt_long@plt>:
  401dd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401dd4:	ldr	x17, [x16, #408]
  401dd8:	add	x16, x16, #0x198
  401ddc:	br	x17

0000000000401de0 <__fprintf_chk@plt>:
  401de0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401de4:	ldr	x17, [x16, #416]
  401de8:	add	x16, x16, #0x1a0
  401dec:	br	x17

0000000000401df0 <strcmp@plt>:
  401df0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401df4:	ldr	x17, [x16, #424]
  401df8:	add	x16, x16, #0x1a8
  401dfc:	br	x17

0000000000401e00 <__ctype_b_loc@plt>:
  401e00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e04:	ldr	x17, [x16, #432]
  401e08:	add	x16, x16, #0x1b0
  401e0c:	br	x17

0000000000401e10 <fseeko@plt>:
  401e10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e14:	ldr	x17, [x16, #440]
  401e18:	add	x16, x16, #0x1b8
  401e1c:	br	x17

0000000000401e20 <free@plt>:
  401e20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e24:	ldr	x17, [x16, #448]
  401e28:	add	x16, x16, #0x1c0
  401e2c:	br	x17

0000000000401e30 <sync@plt>:
  401e30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e34:	ldr	x17, [x16, #456]
  401e38:	add	x16, x16, #0x1c8
  401e3c:	br	x17

0000000000401e40 <renameat2@plt>:
  401e40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e44:	ldr	x17, [x16, #464]
  401e48:	add	x16, x16, #0x1d0
  401e4c:	br	x17

0000000000401e50 <__ctype_get_mb_cur_max@plt>:
  401e50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e54:	ldr	x17, [x16, #472]
  401e58:	add	x16, x16, #0x1d8
  401e5c:	br	x17

0000000000401e60 <getgid@plt>:
  401e60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e64:	ldr	x17, [x16, #480]
  401e68:	add	x16, x16, #0x1e0
  401e6c:	br	x17

0000000000401e70 <renameat@plt>:
  401e70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e74:	ldr	x17, [x16, #488]
  401e78:	add	x16, x16, #0x1e8
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e84:	ldr	x17, [x16, #496]
  401e88:	add	x16, x16, #0x1f0
  401e8c:	br	x17

0000000000401e90 <__read_chk@plt>:
  401e90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401e94:	ldr	x17, [x16, #504]
  401e98:	add	x16, x16, #0x1f8
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ea4:	ldr	x17, [x16, #512]
  401ea8:	add	x16, x16, #0x200
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401eb4:	ldr	x17, [x16, #520]
  401eb8:	add	x16, x16, #0x208
  401ebc:	br	x17

0000000000401ec0 <__explicit_bzero_chk@plt>:
  401ec0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ec4:	ldr	x17, [x16, #528]
  401ec8:	add	x16, x16, #0x210
  401ecc:	br	x17

0000000000401ed0 <isatty@plt>:
  401ed0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ed4:	ldr	x17, [x16, #536]
  401ed8:	add	x16, x16, #0x218
  401edc:	br	x17

0000000000401ee0 <__fxstat@plt>:
  401ee0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ee4:	ldr	x17, [x16, #544]
  401ee8:	add	x16, x16, #0x220
  401eec:	br	x17

0000000000401ef0 <dcgettext@plt>:
  401ef0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401ef4:	ldr	x17, [x16, #552]
  401ef8:	add	x16, x16, #0x228
  401efc:	br	x17

0000000000401f00 <fputs_unlocked@plt>:
  401f00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f04:	ldr	x17, [x16, #560]
  401f08:	add	x16, x16, #0x230
  401f0c:	br	x17

0000000000401f10 <__freading@plt>:
  401f10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f14:	ldr	x17, [x16, #568]
  401f18:	add	x16, x16, #0x238
  401f1c:	br	x17

0000000000401f20 <ftruncate@plt>:
  401f20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f24:	ldr	x17, [x16, #576]
  401f28:	add	x16, x16, #0x240
  401f2c:	br	x17

0000000000401f30 <iswprint@plt>:
  401f30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f34:	ldr	x17, [x16, #584]
  401f38:	add	x16, x16, #0x248
  401f3c:	br	x17

0000000000401f40 <__assert_fail@plt>:
  401f40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f44:	ldr	x17, [x16, #592]
  401f48:	add	x16, x16, #0x250
  401f4c:	br	x17

0000000000401f50 <__errno_location@plt>:
  401f50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f54:	ldr	x17, [x16, #600]
  401f58:	add	x16, x16, #0x258
  401f5c:	br	x17

0000000000401f60 <getenv@plt>:
  401f60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f64:	ldr	x17, [x16, #608]
  401f68:	add	x16, x16, #0x260
  401f6c:	br	x17

0000000000401f70 <unlink@plt>:
  401f70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f74:	ldr	x17, [x16, #616]
  401f78:	add	x16, x16, #0x268
  401f7c:	br	x17

0000000000401f80 <ioctl@plt>:
  401f80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f84:	ldr	x17, [x16, #624]
  401f88:	add	x16, x16, #0x270
  401f8c:	br	x17

0000000000401f90 <setlocale@plt>:
  401f90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401f94:	ldr	x17, [x16, #632]
  401f98:	add	x16, x16, #0x278
  401f9c:	br	x17

0000000000401fa0 <__fxstatat@plt>:
  401fa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b060>
  401fa4:	ldr	x17, [x16, #640]
  401fa8:	add	x16, x16, #0x280
  401fac:	br	x17

Disassembly of section .text:

0000000000401fb0 <.text>:
  401fb0:	stp	x29, x30, [sp, #-176]!
  401fb4:	mov	x29, sp
  401fb8:	stp	x21, x22, [sp, #32]
  401fbc:	mov	w21, w0
  401fc0:	adrp	x22, 409000 <__fxstatat@plt+0x7060>
  401fc4:	ldr	x0, [x1]
  401fc8:	add	x22, x22, #0x980
  401fcc:	stp	x19, x20, [sp, #16]
  401fd0:	mov	x19, x1
  401fd4:	adrp	x20, 409000 <__fxstatat@plt+0x7060>
  401fd8:	stp	x23, x24, [sp, #48]
  401fdc:	add	x20, x20, #0xa6b
  401fe0:	adrp	x23, 409000 <__fxstatat@plt+0x7060>
  401fe4:	stp	x25, x26, [sp, #64]
  401fe8:	adrp	x26, 409000 <__fxstatat@plt+0x7060>
  401fec:	add	x26, x26, #0xcd8
  401ff0:	stp	x27, x28, [sp, #80]
  401ff4:	add	x25, x26, #0x180
  401ff8:	add	x23, x23, #0xb90
  401ffc:	stp	xzr, xzr, [sp, #144]
  402000:	add	x24, x26, #0x150
  402004:	stp	xzr, xzr, [sp, #160]
  402008:	bl	4046cc <__fxstatat@plt+0x272c>
  40200c:	mov	x1, x22
  402010:	mov	w0, #0x6                   	// #6
  402014:	bl	401f90 <setlocale@plt>
  402018:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40201c:	add	x1, x1, #0xb0e
  402020:	mov	x0, x20
  402024:	bl	401ca0 <bindtextdomain@plt>
  402028:	mov	x0, x20
  40202c:	mov	x20, #0x0                   	// #0
  402030:	bl	401dc0 <textdomain@plt>
  402034:	adrp	x0, 403000 <__fxstatat@plt+0x1060>
  402038:	add	x0, x0, #0xbc8
  40203c:	bl	408c98 <__fxstatat@plt+0x6cf8>
  402040:	mov	x0, #0x3                   	// #3
  402044:	str	x0, [sp, #152]
  402048:	mov	x0, #0xffffffffffffffff    	// #-1
  40204c:	str	x0, [sp, #160]
  402050:	mov	x3, x25
  402054:	mov	x2, x23
  402058:	mov	x1, x19
  40205c:	mov	w0, w21
  402060:	mov	x4, #0x0                   	// #0
  402064:	bl	401dd0 <getopt_long@plt>
  402068:	cmn	w0, #0x1
  40206c:	b.ne	4020ac <__fxstatat@plt+0x10c>  // b.any
  402070:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402074:	ldr	w22, [x0, #800]
  402078:	subs	w0, w21, w22
  40207c:	str	w0, [sp, #124]
  402080:	b.ne	40227c <__fxstatat@plt+0x2dc>  // b.any
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40208c:	mov	x0, #0x0                   	// #0
  402090:	add	x1, x1, #0xb9a
  402094:	bl	401ef0 <dcgettext@plt>
  402098:	mov	x2, x0
  40209c:	mov	w1, #0x0                   	// #0
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	bl	401b20 <error@plt>
  4020a8:	b	4020cc <__fxstatat@plt+0x12c>
  4020ac:	cmp	w0, #0x7a
  4020b0:	b.gt	4020f8 <__fxstatat@plt+0x158>
  4020b4:	cmp	w0, #0x65
  4020b8:	b.gt	4020d4 <__fxstatat@plt+0x134>
  4020bc:	cmn	w0, #0x3
  4020c0:	b.eq	402244 <__fxstatat@plt+0x2a4>  // b.none
  4020c4:	cmn	w0, #0x2
  4020c8:	b.eq	40223c <__fxstatat@plt+0x29c>  // b.none
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	b	402240 <__fxstatat@plt+0x2a0>
  4020d4:	sub	w2, w0, #0x66
  4020d8:	cmp	w2, #0x14
  4020dc:	b.hi	4020cc <__fxstatat@plt+0x12c>  // b.pmore
  4020e0:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  4020e4:	add	x0, x0, #0xcc0
  4020e8:	ldrb	w0, [x0, w2, uxtw]
  4020ec:	adr	x1, 4020f8 <__fxstatat@plt+0x158>
  4020f0:	add	x0, x1, w0, sxtb #2
  4020f4:	br	x0
  4020f8:	cmp	w0, #0x100
  4020fc:	b.ne	4020cc <__fxstatat@plt+0x12c>  // b.any
  402100:	adrp	x27, 41d000 <__fxstatat@plt+0x1b060>
  402104:	cbz	x20, 402188 <__fxstatat@plt+0x1e8>
  402108:	ldr	x1, [x27, #792]
  40210c:	mov	x0, x20
  402110:	bl	401df0 <strcmp@plt>
  402114:	cbz	w0, 402188 <__fxstatat@plt+0x1e8>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0xb39
  402128:	bl	401ef0 <dcgettext@plt>
  40212c:	mov	x2, x0
  402130:	mov	w1, #0x0                   	// #0
  402134:	mov	w0, #0x1                   	// #1
  402138:	bl	401b20 <error@plt>
  40213c:	mov	w0, #0x1                   	// #1
  402140:	strb	w0, [sp, #144]
  402144:	b	402050 <__fxstatat@plt+0xb0>
  402148:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402154:	add	x1, x1, #0xb20
  402158:	ldr	x27, [x0, #792]
  40215c:	mov	x0, #0x0                   	// #0
  402160:	bl	401ef0 <dcgettext@plt>
  402164:	mov	x4, x0
  402168:	mov	x3, x22
  40216c:	mov	x0, x27
  402170:	mov	w5, #0x0                   	// #0
  402174:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402178:	mov	x1, #0x0                   	// #0
  40217c:	bl	407008 <__fxstatat@plt+0x5068>
  402180:	str	x0, [sp, #152]
  402184:	b	402050 <__fxstatat@plt+0xb0>
  402188:	ldr	x20, [x27, #792]
  40218c:	b	402050 <__fxstatat@plt+0xb0>
  402190:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402194:	ldr	x1, [x0, #792]
  402198:	cbnz	x1, 4021a8 <__fxstatat@plt+0x208>
  40219c:	mov	w0, #0x3                   	// #3
  4021a0:	str	w0, [sp, #168]
  4021a4:	b	402050 <__fxstatat@plt+0xb0>
  4021a8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4021ac:	mov	x3, x24
  4021b0:	add	x2, x26, #0x160
  4021b4:	mov	x4, #0x4                   	// #4
  4021b8:	ldr	x5, [x0, #672]
  4021bc:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  4021c0:	add	x0, x0, #0xb5b
  4021c4:	bl	403ad0 <__fxstatat@plt+0x1b30>
  4021c8:	ldr	w0, [x24, x0, lsl #2]
  4021cc:	b	4021a0 <__fxstatat@plt+0x200>
  4021d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4021dc:	add	x1, x1, #0xb64
  4021e0:	ldr	x27, [x0, #792]
  4021e4:	mov	x0, #0x0                   	// #0
  4021e8:	bl	401ef0 <dcgettext@plt>
  4021ec:	mov	x5, x0
  4021f0:	mov	w6, #0x0                   	// #0
  4021f4:	mov	x0, x27
  4021f8:	adrp	x4, 409000 <__fxstatat@plt+0x7060>
  4021fc:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  402200:	add	x4, x4, #0xb76
  402204:	mov	x2, #0x0                   	// #0
  402208:	mov	w1, #0x0                   	// #0
  40220c:	bl	406f20 <__fxstatat@plt+0x4f80>
  402210:	str	x0, [sp, #160]
  402214:	b	402050 <__fxstatat@plt+0xb0>
  402218:	mov	w0, #0x1                   	// #1
  40221c:	strb	w0, [sp, #172]
  402220:	b	402050 <__fxstatat@plt+0xb0>
  402224:	mov	w0, #0x1                   	// #1
  402228:	strb	w0, [sp, #173]
  40222c:	b	402050 <__fxstatat@plt+0xb0>
  402230:	mov	w0, #0x1                   	// #1
  402234:	strb	w0, [sp, #174]
  402238:	b	402050 <__fxstatat@plt+0xb0>
  40223c:	mov	w0, #0x0                   	// #0
  402240:	bl	403530 <__fxstatat@plt+0x1590>
  402244:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402248:	adrp	x4, 409000 <__fxstatat@plt+0x7060>
  40224c:	adrp	x2, 409000 <__fxstatat@plt+0x7060>
  402250:	add	x4, x4, #0xb84
  402254:	ldr	x3, [x0, #664]
  402258:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  40225c:	add	x2, x2, #0xa67
  402260:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402264:	ldr	x0, [x0, #808]
  402268:	add	x1, x1, #0xe9d
  40226c:	mov	x5, #0x0                   	// #0
  402270:	bl	406bf4 <__fxstatat@plt+0x4c54>
  402274:	mov	w0, #0x0                   	// #0
  402278:	bl	401b10 <exit@plt>
  40227c:	mov	x1, #0xffffffffffffffff    	// #-1
  402280:	mov	x0, x20
  402284:	bl	405c64 <__fxstatat@plt+0x3cc4>
  402288:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  40228c:	str	x0, [x1, #832]
  402290:	cbnz	x0, 4022c4 <__fxstatat@plt+0x324>
  402294:	bl	401f50 <__errno_location@plt>
  402298:	ldr	w19, [x0]
  40229c:	mov	x2, x20
  4022a0:	mov	w1, #0x3                   	// #3
  4022a4:	mov	w0, #0x0                   	// #0
  4022a8:	bl	405af8 <__fxstatat@plt+0x3b58>
  4022ac:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  4022b0:	mov	x3, x0
  4022b4:	add	x2, x2, #0x5d
  4022b8:	mov	w1, w19
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	bl	401b20 <error@plt>
  4022c4:	adrp	x0, 402000 <__fxstatat@plt+0x60>
  4022c8:	add	x0, x0, #0x8d0
  4022cc:	bl	408c98 <__fxstatat@plt+0x6cf8>
  4022d0:	str	wzr, [sp, #120]
  4022d4:	add	x0, x19, w22, sxtw #3
  4022d8:	str	x0, [sp, #104]
  4022dc:	mov	w0, #0x1                   	// #1
  4022e0:	str	w0, [sp, #100]
  4022e4:	add	x0, x26, #0x2e0
  4022e8:	str	x0, [sp, #128]
  4022ec:	ldp	w0, w1, [sp, #120]
  4022f0:	cmp	w0, w1
  4022f4:	b.lt	40231c <__fxstatat@plt+0x37c>  // b.tstop
  4022f8:	ldr	w0, [sp, #100]
  4022fc:	ldp	x19, x20, [sp, #16]
  402300:	eor	w0, w0, #0x1
  402304:	ldp	x21, x22, [sp, #32]
  402308:	ldp	x23, x24, [sp, #48]
  40230c:	ldp	x25, x26, [sp, #64]
  402310:	ldp	x27, x28, [sp, #80]
  402314:	ldp	x29, x30, [sp], #176
  402318:	ret
  40231c:	ldr	x0, [sp, #104]
  402320:	mov	w1, #0x3                   	// #3
  402324:	ldr	x2, [x0]
  402328:	mov	w0, #0x0                   	// #0
  40232c:	bl	405af8 <__fxstatat@plt+0x3b58>
  402330:	bl	406eb4 <__fxstatat@plt+0x4f14>
  402334:	mov	x19, x0
  402338:	ldr	x0, [sp, #104]
  40233c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  402340:	add	x1, x1, #0x172
  402344:	ldr	x21, [x0]
  402348:	mov	x0, x21
  40234c:	bl	401df0 <strcmp@plt>
  402350:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  402354:	ldr	x20, [x1, #832]
  402358:	cbnz	w0, 402414 <__fxstatat@plt+0x474>
  40235c:	mov	w1, #0x3                   	// #3
  402360:	mov	w0, #0x1                   	// #1
  402364:	bl	407448 <__fxstatat@plt+0x54a8>
  402368:	tbz	w0, #31, 4023d0 <__fxstatat@plt+0x430>
  40236c:	bl	401f50 <__errno_location@plt>
  402370:	ldr	w20, [x0]
  402374:	mov	w2, #0x5                   	// #5
  402378:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40237c:	mov	x0, #0x0                   	// #0
  402380:	add	x1, x1, #0xbaf
  402384:	bl	401ef0 <dcgettext@plt>
  402388:	mov	x2, x0
  40238c:	mov	x3, x19
  402390:	mov	w1, w20
  402394:	mov	w0, #0x0                   	// #0
  402398:	bl	401b20 <error@plt>
  40239c:	mov	w0, #0x0                   	// #0
  4023a0:	ldr	w1, [sp, #100]
  4023a4:	and	w0, w1, w0
  4023a8:	str	w0, [sp, #100]
  4023ac:	mov	x0, x19
  4023b0:	bl	401e20 <free@plt>
  4023b4:	ldr	w0, [sp, #120]
  4023b8:	add	w0, w0, #0x1
  4023bc:	str	w0, [sp, #120]
  4023c0:	ldr	x0, [sp, #104]
  4023c4:	add	x0, x0, #0x8
  4023c8:	str	x0, [sp, #104]
  4023cc:	b	4022ec <__fxstatat@plt+0x34c>
  4023d0:	tbz	w0, #10, 4023f8 <__fxstatat@plt+0x458>
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	add	x1, x1, #0xbc0
  4023e4:	bl	401ef0 <dcgettext@plt>
  4023e8:	mov	x2, x0
  4023ec:	mov	x3, x19
  4023f0:	mov	w1, #0x0                   	// #0
  4023f4:	b	402394 <__fxstatat@plt+0x3f4>
  4023f8:	add	x3, sp, #0x90
  4023fc:	mov	x2, x20
  402400:	mov	x1, x19
  402404:	mov	w0, #0x1                   	// #1
  402408:	bl	4030a8 <__fxstatat@plt+0x1108>
  40240c:	and	w0, w0, #0xff
  402410:	b	4023a0 <__fxstatat@plt+0x400>
  402414:	mov	x0, x21
  402418:	mov	w1, #0x101                 	// #257
  40241c:	bl	403dfc <__fxstatat@plt+0x1e5c>
  402420:	mov	w22, w0
  402424:	tbz	w0, #31, 4024a4 <__fxstatat@plt+0x504>
  402428:	bl	401f50 <__errno_location@plt>
  40242c:	mov	x23, x0
  402430:	ldr	w0, [x0]
  402434:	cmp	w0, #0xd
  402438:	b.eq	402478 <__fxstatat@plt+0x4d8>  // b.none
  40243c:	ldr	w20, [x23]
  402440:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402444:	add	x1, x1, #0xbed
  402448:	mov	w2, #0x5                   	// #5
  40244c:	mov	x0, #0x0                   	// #0
  402450:	bl	401ef0 <dcgettext@plt>
  402454:	mov	w1, w20
  402458:	mov	w20, #0x0                   	// #0
  40245c:	mov	x2, x0
  402460:	mov	x3, x19
  402464:	mov	w0, #0x0                   	// #0
  402468:	bl	401b20 <error@plt>
  40246c:	ldr	w0, [sp, #100]
  402470:	and	w0, w0, w20
  402474:	b	4023a8 <__fxstatat@plt+0x408>
  402478:	ldrb	w0, [sp, #144]
  40247c:	cbz	w0, 40243c <__fxstatat@plt+0x49c>
  402480:	mov	x0, x21
  402484:	mov	w1, #0x80                  	// #128
  402488:	bl	401c50 <chmod@plt>
  40248c:	cbnz	w0, 40243c <__fxstatat@plt+0x49c>
  402490:	mov	x0, x21
  402494:	mov	w1, #0x101                 	// #257
  402498:	bl	403dfc <__fxstatat@plt+0x1e5c>
  40249c:	mov	w22, w0
  4024a0:	tbnz	w0, #31, 40243c <__fxstatat@plt+0x49c>
  4024a4:	mov	x2, x20
  4024a8:	add	x3, sp, #0x90
  4024ac:	mov	x1, x19
  4024b0:	mov	w0, w22
  4024b4:	bl	4030a8 <__fxstatat@plt+0x1108>
  4024b8:	and	w20, w0, #0xff
  4024bc:	mov	w0, w22
  4024c0:	bl	401d30 <close@plt>
  4024c4:	cbz	w0, 4024e0 <__fxstatat@plt+0x540>
  4024c8:	bl	401f50 <__errno_location@plt>
  4024cc:	ldr	w20, [x0]
  4024d0:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	add	x1, x1, #0xc0c
  4024dc:	b	40244c <__fxstatat@plt+0x4ac>
  4024e0:	cbz	w20, 40246c <__fxstatat@plt+0x4cc>
  4024e4:	ldr	w0, [sp, #168]
  4024e8:	cbz	w0, 40246c <__fxstatat@plt+0x4cc>
  4024ec:	mov	x0, x21
  4024f0:	bl	406eb4 <__fxstatat@plt+0x4f14>
  4024f4:	mov	x25, x0
  4024f8:	bl	403d6c <__fxstatat@plt+0x1dcc>
  4024fc:	mov	x22, x0
  402500:	mov	x0, x25
  402504:	bl	403c98 <__fxstatat@plt+0x1cf8>
  402508:	mov	x2, x0
  40250c:	mov	w1, #0x3                   	// #3
  402510:	mov	x28, x0
  402514:	mov	w0, #0x0                   	// #0
  402518:	bl	405af8 <__fxstatat@plt+0x3b58>
  40251c:	bl	406eb4 <__fxstatat@plt+0x4f14>
  402520:	mov	x27, x0
  402524:	ldr	w0, [sp, #168]
  402528:	cmp	w0, #0x3
  40252c:	b.ne	402644 <__fxstatat@plt+0x6a4>  // b.any
  402530:	mov	x0, x28
  402534:	mov	w1, #0x4900                	// #18688
  402538:	bl	403dfc <__fxstatat@plt+0x1e5c>
  40253c:	mov	w24, w0
  402540:	ldrb	w0, [sp, #172]
  402544:	cbz	w0, 402570 <__fxstatat@plt+0x5d0>
  402548:	mov	w2, #0x5                   	// #5
  40254c:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402550:	mov	x0, #0x0                   	// #0
  402554:	add	x1, x1, #0xc20
  402558:	bl	401ef0 <dcgettext@plt>
  40255c:	mov	x2, x0
  402560:	mov	x3, x19
  402564:	mov	w1, #0x0                   	// #0
  402568:	mov	w0, #0x0                   	// #0
  40256c:	bl	401b20 <error@plt>
  402570:	ldr	w0, [sp, #168]
  402574:	cmp	w0, #0x1
  402578:	b.eq	402590 <__fxstatat@plt+0x5f0>  // b.none
  40257c:	mov	x0, x22
  402580:	bl	403dbc <__fxstatat@plt+0x1e1c>
  402584:	mov	x23, x0
  402588:	str	w20, [sp, #112]
  40258c:	cbnz	x23, 40264c <__fxstatat@plt+0x6ac>
  402590:	mov	x0, x21
  402594:	bl	401f70 <unlink@plt>
  402598:	cbz	w0, 4026f8 <__fxstatat@plt+0x758>
  40259c:	bl	401f50 <__errno_location@plt>
  4025a0:	ldr	w20, [x0]
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0xc4b
  4025b4:	bl	401ef0 <dcgettext@plt>
  4025b8:	mov	x2, x0
  4025bc:	mov	w1, w20
  4025c0:	mov	w20, #0x0                   	// #0
  4025c4:	mov	x3, x19
  4025c8:	mov	w0, #0x0                   	// #0
  4025cc:	bl	401b20 <error@plt>
  4025d0:	tbnz	w24, #31, 402628 <__fxstatat@plt+0x688>
  4025d4:	mov	x1, x27
  4025d8:	mov	w0, w24
  4025dc:	bl	402938 <__fxstatat@plt+0x998>
  4025e0:	cmp	w0, #0x0
  4025e4:	csel	w20, w20, wzr, eq  // eq = none
  4025e8:	mov	w0, w24
  4025ec:	bl	401d30 <close@plt>
  4025f0:	cbz	w0, 402628 <__fxstatat@plt+0x688>
  4025f4:	bl	401f50 <__errno_location@plt>
  4025f8:	ldr	w20, [x0]
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402604:	mov	x0, #0x0                   	// #0
  402608:	add	x1, x1, #0xc0c
  40260c:	bl	401ef0 <dcgettext@plt>
  402610:	mov	x2, x0
  402614:	mov	w1, w20
  402618:	mov	w20, #0x0                   	// #0
  40261c:	mov	x3, x27
  402620:	mov	w0, #0x0                   	// #0
  402624:	bl	401b20 <error@plt>
  402628:	mov	x0, x25
  40262c:	bl	401e20 <free@plt>
  402630:	mov	x0, x28
  402634:	bl	401e20 <free@plt>
  402638:	mov	x0, x27
  40263c:	bl	401e20 <free@plt>
  402640:	b	40246c <__fxstatat@plt+0x4cc>
  402644:	mov	w24, #0xffffffff            	// #-1
  402648:	b	402540 <__fxstatat@plt+0x5a0>
  40264c:	mov	x2, x23
  402650:	mov	x0, x22
  402654:	mov	w1, #0x30                  	// #48
  402658:	bl	401cd0 <memset@plt>
  40265c:	strb	wzr, [x22, x23]
  402660:	mov	w2, #0xffffff9c            	// #-100
  402664:	mov	x3, x25
  402668:	mov	x1, x21
  40266c:	mov	w0, w2
  402670:	mov	w4, #0x1                   	// #1
  402674:	bl	406610 <__fxstatat@plt+0x4670>
  402678:	cbz	w0, 40272c <__fxstatat@plt+0x78c>
  40267c:	bl	401f50 <__errno_location@plt>
  402680:	ldr	w0, [x0]
  402684:	cmp	w0, #0x11
  402688:	b.ne	402698 <__fxstatat@plt+0x6f8>  // b.any
  40268c:	add	x0, x23, x22
  402690:	cmp	x22, x0
  402694:	b.ne	4026a0 <__fxstatat@plt+0x700>  // b.any
  402698:	sub	x23, x23, #0x1
  40269c:	b	40258c <__fxstatat@plt+0x5ec>
  4026a0:	sub	x2, x0, #0x1
  4026a4:	ldurb	w1, [x0, #-1]
  4026a8:	ldr	x0, [sp, #128]
  4026ac:	str	x2, [sp, #136]
  4026b0:	bl	401e80 <strchr@plt>
  4026b4:	ldr	x2, [sp, #136]
  4026b8:	cbnz	x0, 4026d8 <__fxstatat@plt+0x738>
  4026bc:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4026c0:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  4026c4:	add	x3, x26, #0x321
  4026c8:	add	x1, x1, #0xc2d
  4026cc:	add	x0, x0, #0xca1
  4026d0:	mov	w2, #0x40c                 	// #1036
  4026d4:	bl	401f40 <__assert_fail@plt>
  4026d8:	ldrb	w1, [x0, #1]
  4026dc:	mov	x0, x2
  4026e0:	cbz	w1, 4026ec <__fxstatat@plt+0x74c>
  4026e4:	strb	w1, [x2]
  4026e8:	b	402660 <__fxstatat@plt+0x6c0>
  4026ec:	mov	w1, #0x30                  	// #48
  4026f0:	strb	w1, [x2]
  4026f4:	b	402690 <__fxstatat@plt+0x6f0>
  4026f8:	ldrb	w0, [sp, #172]
  4026fc:	cbz	w0, 4025d0 <__fxstatat@plt+0x630>
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	add	x1, x1, #0xc60
  402710:	bl	401ef0 <dcgettext@plt>
  402714:	mov	x2, x0
  402718:	mov	x3, x19
  40271c:	mov	w1, #0x0                   	// #0
  402720:	mov	w0, #0x0                   	// #0
  402724:	bl	401b20 <error@plt>
  402728:	b	4025d0 <__fxstatat@plt+0x630>
  40272c:	tbnz	w24, #31, 402744 <__fxstatat@plt+0x7a4>
  402730:	mov	x1, x27
  402734:	mov	w0, w24
  402738:	bl	402938 <__fxstatat@plt+0x998>
  40273c:	cmp	w0, #0x0
  402740:	csel	w20, w20, wzr, eq  // eq = none
  402744:	ldrb	w0, [sp, #172]
  402748:	cbz	w0, 40278c <__fxstatat@plt+0x7ec>
  40274c:	ldr	w0, [sp, #112]
  402750:	mov	w2, #0x5                   	// #5
  402754:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  402758:	add	x1, x1, #0xc39
  40275c:	cmp	w0, #0x0
  402760:	mov	x0, #0x0                   	// #0
  402764:	csel	x3, x19, x21, ne  // ne = any
  402768:	str	x3, [sp, #112]
  40276c:	bl	401ef0 <dcgettext@plt>
  402770:	mov	x2, x0
  402774:	ldr	x3, [sp, #112]
  402778:	mov	x4, x25
  40277c:	mov	w1, #0x0                   	// #0
  402780:	mov	w0, #0x0                   	// #0
  402784:	bl	401b20 <error@plt>
  402788:	str	wzr, [sp, #112]
  40278c:	sub	x0, x22, x25
  402790:	add	x2, x23, #0x1
  402794:	mov	x1, x22
  402798:	add	x0, x21, x0
  40279c:	bl	401ab0 <memcpy@plt>
  4027a0:	b	402698 <__fxstatat@plt+0x6f8>
  4027a4:	mov	x29, #0x0                   	// #0
  4027a8:	mov	x30, #0x0                   	// #0
  4027ac:	mov	x5, x0
  4027b0:	ldr	x1, [sp]
  4027b4:	add	x2, sp, #0x8
  4027b8:	mov	x6, sp
  4027bc:	movz	x0, #0x0, lsl #48
  4027c0:	movk	x0, #0x0, lsl #32
  4027c4:	movk	x0, #0x40, lsl #16
  4027c8:	movk	x0, #0x1fb0
  4027cc:	movz	x3, #0x0, lsl #48
  4027d0:	movk	x3, #0x0, lsl #32
  4027d4:	movk	x3, #0x40, lsl #16
  4027d8:	movk	x3, #0x8c10
  4027dc:	movz	x4, #0x0, lsl #48
  4027e0:	movk	x4, #0x0, lsl #32
  4027e4:	movk	x4, #0x40, lsl #16
  4027e8:	movk	x4, #0x8c90
  4027ec:	bl	401cb0 <__libc_start_main@plt>
  4027f0:	bl	401d80 <abort@plt>
  4027f4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a060>
  4027f8:	ldr	x0, [x0, #4064]
  4027fc:	cbz	x0, 402804 <__fxstatat@plt+0x864>
  402800:	b	401d50 <__gmon_start__@plt>
  402804:	ret
  402808:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  40280c:	add	x1, x0, #0x308
  402810:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402814:	add	x0, x0, #0x308
  402818:	cmp	x1, x0
  40281c:	b.eq	402848 <__fxstatat@plt+0x8a8>  // b.none
  402820:	sub	sp, sp, #0x10
  402824:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402828:	ldr	x1, [x1, #3320]
  40282c:	str	x1, [sp, #8]
  402830:	cbz	x1, 402840 <__fxstatat@plt+0x8a0>
  402834:	mov	x16, x1
  402838:	add	sp, sp, #0x10
  40283c:	br	x16
  402840:	add	sp, sp, #0x10
  402844:	ret
  402848:	ret
  40284c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402850:	add	x1, x0, #0x308
  402854:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  402858:	add	x0, x0, #0x308
  40285c:	sub	x1, x1, x0
  402860:	mov	x2, #0x2                   	// #2
  402864:	asr	x1, x1, #3
  402868:	sdiv	x1, x1, x2
  40286c:	cbz	x1, 402898 <__fxstatat@plt+0x8f8>
  402870:	sub	sp, sp, #0x10
  402874:	adrp	x2, 408000 <__fxstatat@plt+0x6060>
  402878:	ldr	x2, [x2, #3328]
  40287c:	str	x2, [sp, #8]
  402880:	cbz	x2, 402890 <__fxstatat@plt+0x8f0>
  402884:	mov	x16, x2
  402888:	add	sp, sp, #0x10
  40288c:	br	x16
  402890:	add	sp, sp, #0x10
  402894:	ret
  402898:	ret
  40289c:	stp	x29, x30, [sp, #-32]!
  4028a0:	mov	x29, sp
  4028a4:	str	x19, [sp, #16]
  4028a8:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  4028ac:	ldrb	w0, [x19, #824]
  4028b0:	cbnz	w0, 4028c0 <__fxstatat@plt+0x920>
  4028b4:	bl	402808 <__fxstatat@plt+0x868>
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	strb	w0, [x19, #824]
  4028c0:	ldr	x19, [sp, #16]
  4028c4:	ldp	x29, x30, [sp], #32
  4028c8:	ret
  4028cc:	b	40284c <__fxstatat@plt+0x8ac>
  4028d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4028d4:	ldr	x0, [x0, #832]
  4028d8:	b	405d88 <__fxstatat@plt+0x3de8>
  4028dc:	stp	x29, x30, [sp, #-32]!
  4028e0:	mov	x29, sp
  4028e4:	stp	x19, x20, [sp, #16]
  4028e8:	mov	w19, w0
  4028ec:	and	w20, w1, #0xff
  4028f0:	mov	w1, #0x3                   	// #3
  4028f4:	bl	407448 <__fxstatat@plt+0x54a8>
  4028f8:	cmp	w0, #0x0
  4028fc:	b.le	40292c <__fxstatat@plt+0x98c>
  402900:	cmp	w20, #0x0
  402904:	orr	w1, w0, #0x10000
  402908:	and	w2, w0, #0xfffeffff
  40290c:	csel	w2, w2, w1, eq  // eq = none
  402910:	cmp	w2, w0
  402914:	b.eq	40292c <__fxstatat@plt+0x98c>  // b.none
  402918:	mov	w0, w19
  40291c:	mov	w1, #0x4                   	// #4
  402920:	ldp	x19, x20, [sp, #16]
  402924:	ldp	x29, x30, [sp], #32
  402928:	b	407448 <__fxstatat@plt+0x54a8>
  40292c:	ldp	x19, x20, [sp, #16]
  402930:	ldp	x29, x30, [sp], #32
  402934:	ret
  402938:	stp	x29, x30, [sp, #-48]!
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	stp	x21, x22, [sp, #32]
  402948:	mov	w22, w0
  40294c:	mov	x21, x1
  402950:	bl	401b30 <fdatasync@plt>
  402954:	cbnz	w0, 402960 <__fxstatat@plt+0x9c0>
  402958:	mov	w0, #0x0                   	// #0
  40295c:	b	4029b0 <__fxstatat@plt+0xa10>
  402960:	bl	401f50 <__errno_location@plt>
  402964:	ldr	w20, [x0]
  402968:	mov	x19, x0
  40296c:	cmp	w20, #0x9
  402970:	b.eq	4029c0 <__fxstatat@plt+0xa20>  // b.none
  402974:	sub	w0, w20, #0x15
  402978:	cmp	w0, #0x1
  40297c:	b.ls	4029c0 <__fxstatat@plt+0xa20>  // b.plast
  402980:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402984:	add	x1, x1, #0xd67
  402988:	mov	w2, #0x5                   	// #5
  40298c:	mov	x0, #0x0                   	// #0
  402990:	bl	401ef0 <dcgettext@plt>
  402994:	mov	x3, x21
  402998:	mov	x2, x0
  40299c:	mov	w1, w20
  4029a0:	mov	w0, #0x0                   	// #0
  4029a4:	bl	401b20 <error@plt>
  4029a8:	str	w20, [x19]
  4029ac:	mov	w0, #0xffffffff            	// #-1
  4029b0:	ldp	x19, x20, [sp, #16]
  4029b4:	ldp	x21, x22, [sp, #32]
  4029b8:	ldp	x29, x30, [sp], #48
  4029bc:	ret
  4029c0:	mov	w0, w22
  4029c4:	bl	401bf0 <fsync@plt>
  4029c8:	cbz	w0, 402958 <__fxstatat@plt+0x9b8>
  4029cc:	ldr	w20, [x19]
  4029d0:	cmp	w20, #0x9
  4029d4:	b.eq	4029f4 <__fxstatat@plt+0xa54>  // b.none
  4029d8:	sub	w0, w20, #0x15
  4029dc:	cmp	w0, #0x1
  4029e0:	b.ls	4029f4 <__fxstatat@plt+0xa54>  // b.plast
  4029e4:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	add	x1, x1, #0xd7c
  4029f0:	b	40298c <__fxstatat@plt+0x9ec>
  4029f4:	bl	401e30 <sync@plt>
  4029f8:	b	402958 <__fxstatat@plt+0x9b8>
  4029fc:	sub	sp, sp, #0x890
  402a00:	stp	x29, x30, [sp, #16]
  402a04:	add	x29, sp, #0x10
  402a08:	stp	x19, x20, [sp, #32]
  402a0c:	stp	x21, x22, [sp, #48]
  402a10:	mov	x22, x1
  402a14:	stp	x23, x24, [sp, #64]
  402a18:	mov	w24, w0
  402a1c:	mov	x23, x2
  402a20:	stp	x25, x26, [sp, #80]
  402a24:	mov	w25, w4
  402a28:	stp	x27, x28, [sp, #96]
  402a2c:	mov	x28, x7
  402a30:	str	x6, [sp, #136]
  402a34:	stp	x3, x5, [sp, #168]
  402a38:	ldr	x20, [x3]
  402a3c:	bl	401d20 <getpagesize@plt>
  402a40:	cmp	w25, #0x0
  402a44:	sxtw	x27, w0
  402a48:	b.le	402b98 <__fxstatat@plt+0xbf8>
  402a4c:	and	w0, w25, #0xfff
  402a50:	ubfiz	w1, w25, #12, #12
  402a54:	orr	w1, w0, w1
  402a58:	ubfx	x2, x0, #4, #8
  402a5c:	ubfx	x3, x1, #8, #8
  402a60:	cmp	w3, w0, lsr #4
  402a64:	b.ne	402ba0 <__fxstatat@plt+0xc00>  // b.any
  402a68:	cmp	w2, w1, uxtb
  402a6c:	mov	x26, #0x10000               	// #65536
  402a70:	mov	x0, #0xf000                	// #61440
  402a74:	csel	x26, x26, x0, eq  // eq = none
  402a78:	add	x21, x26, #0x2
  402a7c:	mov	x0, #0x3                   	// #3
  402a80:	sub	x19, x27, #0x1
  402a84:	udiv	x21, x21, x0
  402a88:	add	x21, x21, x21, lsl #1
  402a8c:	add	x0, x21, x19
  402a90:	bl	406ce8 <__fxstatat@plt+0x4d48>
  402a94:	add	x19, x0, x19
  402a98:	str	x0, [sp, #160]
  402a9c:	cmp	x20, #0x0
  402aa0:	cset	w1, gt
  402aa4:	cmp	x20, x26
  402aa8:	udiv	x0, x19, x27
  402aac:	msub	x27, x0, x27, x19
  402ab0:	cset	w0, cc  // cc = lo, ul, last
  402ab4:	ands	w0, w1, w0
  402ab8:	str	w0, [sp, #200]
  402abc:	sub	x19, x19, x27
  402ac0:	b.ne	402ad0 <__fxstatat@plt+0xb30>  // b.any
  402ac4:	mov	w0, w24
  402ac8:	mov	w1, #0x1                   	// #1
  402acc:	bl	4028dc <__fxstatat@plt+0x93c>
  402ad0:	ldr	w0, [x22, #16]
  402ad4:	and	w0, w0, #0xf000
  402ad8:	cmp	w0, #0x2, lsl #12
  402adc:	b.ne	402b08 <__fxstatat@plt+0xb68>  // b.any
  402ae0:	mov	w0, #0x6                   	// #6
  402ae4:	mov	x1, #0x6d01                	// #27905
  402ae8:	strh	w0, [sp, #1536]
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	add	x2, sp, #0x600
  402af4:	movk	x1, #0x4008, lsl #16
  402af8:	str	w0, [sp, #1540]
  402afc:	mov	w0, w24
  402b00:	bl	401f80 <ioctl@plt>
  402b04:	cbz	w0, 402bac <__fxstatat@plt+0xc0c>
  402b08:	mov	w0, w24
  402b0c:	mov	w2, #0x0                   	// #0
  402b10:	mov	x1, #0x0                   	// #0
  402b14:	bl	401b80 <lseek@plt>
  402b18:	cmp	x0, #0x0
  402b1c:	b.le	402ba8 <__fxstatat@plt+0xc08>
  402b20:	bl	401f50 <__errno_location@plt>
  402b24:	mov	w1, #0x16                  	// #22
  402b28:	str	w1, [x0]
  402b2c:	bl	401f50 <__errno_location@plt>
  402b30:	ldr	w19, [x0]
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	add	x1, x1, #0xd8d
  402b44:	bl	401ef0 <dcgettext@plt>
  402b48:	mov	x2, x0
  402b4c:	mov	w1, w19
  402b50:	mov	x3, x23
  402b54:	mov	w0, #0x0                   	// #0
  402b58:	mov	w19, #0x1                   	// #1
  402b5c:	bl	401b20 <error@plt>
  402b60:	str	wzr, [sp, #116]
  402b64:	ldr	x0, [sp, #160]
  402b68:	bl	401e20 <free@plt>
  402b6c:	ldr	w0, [sp, #116]
  402b70:	cmp	w19, #0x0
  402b74:	ldp	x29, x30, [sp, #16]
  402b78:	csinv	w0, w0, wzr, eq  // eq = none
  402b7c:	ldp	x19, x20, [sp, #32]
  402b80:	ldp	x21, x22, [sp, #48]
  402b84:	ldp	x23, x24, [sp, #64]
  402b88:	ldp	x25, x26, [sp, #80]
  402b8c:	ldp	x27, x28, [sp, #96]
  402b90:	add	sp, sp, #0x890
  402b94:	ret
  402b98:	mov	x26, #0x10000               	// #65536
  402b9c:	b	402a78 <__fxstatat@plt+0xad8>
  402ba0:	mov	x26, #0xf000                	// #61440
  402ba4:	b	402a78 <__fxstatat@plt+0xad8>
  402ba8:	b.ne	402b2c <__fxstatat@plt+0xb8c>  // b.any
  402bac:	tbnz	w25, #31, 402c68 <__fxstatat@plt+0xcc8>
  402bb0:	tbnz	x20, #63, 402bbc <__fxstatat@plt+0xc1c>
  402bb4:	cmp	x21, x20
  402bb8:	csel	x21, x21, x20, ls  // ls = plast
  402bbc:	ubfiz	w1, w25, #12, #12
  402bc0:	and	w0, w25, #0xfff
  402bc4:	orr	w0, w0, w1
  402bc8:	lsr	x27, x21, #1
  402bcc:	mov	x22, #0x3                   	// #3
  402bd0:	lsr	w1, w0, #4
  402bd4:	rev16	w0, w0
  402bd8:	strb	w1, [x19]
  402bdc:	sturh	w0, [x19, #1]
  402be0:	cmp	x22, x27
  402be4:	b.ls	402c2c <__fxstatat@plt+0xc8c>  // b.plast
  402be8:	cmp	x21, x22
  402bec:	b.ls	402c00 <__fxstatat@plt+0xc60>  // b.plast
  402bf0:	sub	x2, x21, x22
  402bf4:	mov	x1, x19
  402bf8:	add	x0, x19, x22
  402bfc:	bl	401ab0 <memcpy@plt>
  402c00:	tbnz	w25, #12, 402c60 <__fxstatat@plt+0xcc0>
  402c04:	ldrb	w6, [x19, #2]
  402c08:	add	x0, sp, #0xd8
  402c0c:	ldrb	w5, [x19, #1]
  402c10:	adrp	x3, 408000 <__fxstatat@plt+0x6060>
  402c14:	ldrb	w4, [x19]
  402c18:	add	x3, x3, #0xe39
  402c1c:	mov	x2, #0x7                   	// #7
  402c20:	mov	w1, #0x1                   	// #1
  402c24:	bl	401b00 <__sprintf_chk@plt>
  402c28:	b	402c80 <__fxstatat@plt+0xce0>
  402c2c:	mov	x2, x22
  402c30:	add	x0, x19, x22
  402c34:	mov	x1, x19
  402c38:	lsl	x22, x22, #1
  402c3c:	bl	401ab0 <memcpy@plt>
  402c40:	b	402be0 <__fxstatat@plt+0xc40>
  402c44:	ldrb	w1, [x19, x0]
  402c48:	eor	w1, w1, #0xffffff80
  402c4c:	strb	w1, [x19, x0]
  402c50:	add	x0, x0, #0x200
  402c54:	cmp	x21, x0
  402c58:	b.hi	402c44 <__fxstatat@plt+0xca4>  // b.pmore
  402c5c:	b	402c04 <__fxstatat@plt+0xc64>
  402c60:	mov	x0, #0x0                   	// #0
  402c64:	b	402c54 <__fxstatat@plt+0xcb4>
  402c68:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  402c6c:	add	x0, x0, #0x378
  402c70:	ldr	w1, [x0]
  402c74:	ldur	w0, [x0, #3]
  402c78:	str	w1, [sp, #216]
  402c7c:	stur	w0, [sp, #219]
  402c80:	cbz	x28, 402cc8 <__fxstatat@plt+0xd28>
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	add	x1, x1, #0xd9f
  402c94:	bl	401ef0 <dcgettext@plt>
  402c98:	mov	x2, x0
  402c9c:	ldr	x4, [sp, #136]
  402ca0:	add	x6, sp, #0xd8
  402ca4:	mov	x5, x28
  402ca8:	mov	x3, x23
  402cac:	mov	w1, #0x0                   	// #0
  402cb0:	mov	w0, #0x0                   	// #0
  402cb4:	bl	401b20 <error@plt>
  402cb8:	mov	x0, #0x0                   	// #0
  402cbc:	bl	401c30 <time@plt>
  402cc0:	add	x0, x0, #0x5
  402cc4:	str	x0, [sp, #152]
  402cc8:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  402ccc:	add	x0, x0, #0x980
  402cd0:	mov	x21, #0x0                   	// #0
  402cd4:	str	wzr, [sp, #116]
  402cd8:	stp	x0, xzr, [sp, #120]
  402cdc:	adrp	x0, 408000 <__fxstatat@plt+0x6060>
  402ce0:	add	x0, x0, #0xdb8
  402ce4:	str	x0, [sp, #184]
  402ce8:	tbnz	x20, #63, 402d34 <__fxstatat@plt+0xd94>
  402cec:	sub	x27, x20, x21
  402cf0:	cmp	x27, x26
  402cf4:	b.cs	402d34 <__fxstatat@plt+0xd94>  // b.hs, b.nlast
  402cf8:	cmp	x20, x21
  402cfc:	b.lt	402d04 <__fxstatat@plt+0xd64>  // b.tstop
  402d00:	cbnz	x27, 402d38 <__fxstatat@plt+0xd98>
  402d04:	mov	x1, x23
  402d08:	mov	w0, w24
  402d0c:	bl	402938 <__fxstatat@plt+0x998>
  402d10:	cbz	w0, 4030a0 <__fxstatat@plt+0x1100>
  402d14:	bl	401f50 <__errno_location@plt>
  402d18:	ldr	w0, [x0]
  402d1c:	cmp	w0, #0x5
  402d20:	ldr	w0, [sp, #116]
  402d24:	cset	w19, ne  // ne = any
  402d28:	csinc	w0, w0, wzr, ne  // ne = any
  402d2c:	str	w0, [sp, #116]
  402d30:	b	402b64 <__fxstatat@plt+0xbc4>
  402d34:	mov	x27, x26
  402d38:	tbz	w25, #31, 402d4c <__fxstatat@plt+0xdac>
  402d3c:	ldr	x0, [sp, #176]
  402d40:	mov	x2, x27
  402d44:	mov	x1, x19
  402d48:	bl	406068 <__fxstatat@plt+0x40c8>
  402d4c:	mov	x22, #0x0                   	// #0
  402d50:	sub	x2, x27, x22
  402d54:	add	x1, x19, x22
  402d58:	mov	w0, w24
  402d5c:	bl	401d60 <write@plt>
  402d60:	cmp	x0, #0x0
  402d64:	b.gt	402e04 <__fxstatat@plt+0xe64>
  402d68:	tbz	x20, #63, 402dd0 <__fxstatat@plt+0xe30>
  402d6c:	cbz	x0, 402d80 <__fxstatat@plt+0xde0>
  402d70:	bl	401f50 <__errno_location@plt>
  402d74:	ldr	w0, [x0]
  402d78:	cmp	w0, #0x1c
  402d7c:	b.ne	402dd0 <__fxstatat@plt+0xe30>  // b.any
  402d80:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402d84:	sub	x0, x0, x21
  402d88:	cmp	x0, x22
  402d8c:	b.cc	402d9c <__fxstatat@plt+0xdfc>  // b.lo, b.ul, b.last
  402d90:	ldr	x0, [sp, #168]
  402d94:	add	x20, x21, x22
  402d98:	str	x20, [x0]
  402d9c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402da0:	sub	x0, x0, x21
  402da4:	cmp	x0, x22
  402da8:	b.cs	402eec <__fxstatat@plt+0xf4c>  // b.hs, b.nlast
  402dac:	mov	w2, #0x5                   	// #5
  402db0:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402db4:	mov	x0, #0x0                   	// #0
  402db8:	add	x1, x1, #0xde8
  402dbc:	bl	401ef0 <dcgettext@plt>
  402dc0:	mov	x2, x0
  402dc4:	mov	x3, x23
  402dc8:	mov	w1, #0x0                   	// #0
  402dcc:	b	402edc <__fxstatat@plt+0xf3c>
  402dd0:	bl	401f50 <__errno_location@plt>
  402dd4:	ldr	w5, [x0]
  402dd8:	str	x0, [sp, #144]
  402ddc:	ldr	w0, [sp, #200]
  402de0:	cbnz	w0, 402e14 <__fxstatat@plt+0xe74>
  402de4:	cmp	w5, #0x16
  402de8:	b.ne	402e14 <__fxstatat@plt+0xe74>  // b.any
  402dec:	mov	w0, w24
  402df0:	mov	w1, #0x0                   	// #0
  402df4:	bl	4028dc <__fxstatat@plt+0x93c>
  402df8:	mov	w0, #0x1                   	// #1
  402dfc:	str	w0, [sp, #200]
  402e00:	mov	x0, #0x0                   	// #0
  402e04:	add	x22, x22, x0
  402e08:	cmp	x27, x22
  402e0c:	b.hi	402d50 <__fxstatat@plt+0xdb0>  // b.pmore
  402e10:	b	402d9c <__fxstatat@plt+0xdfc>
  402e14:	ldr	x1, [sp, #184]
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	mov	x0, #0x0                   	// #0
  402e20:	str	w5, [sp, #204]
  402e24:	bl	401ef0 <dcgettext@plt>
  402e28:	mov	x2, x0
  402e2c:	add	x1, sp, #0x600
  402e30:	add	x0, x21, x22
  402e34:	str	x2, [sp, #192]
  402e38:	bl	404698 <__fxstatat@plt+0x26f8>
  402e3c:	mov	x4, x0
  402e40:	ldr	w5, [sp, #204]
  402e44:	mov	x3, x23
  402e48:	ldr	x2, [sp, #192]
  402e4c:	mov	w1, w5
  402e50:	mov	w0, #0x0                   	// #0
  402e54:	str	w5, [sp, #192]
  402e58:	bl	401b20 <error@plt>
  402e5c:	ldr	w5, [sp, #192]
  402e60:	str	w5, [sp, #204]
  402e64:	cmp	w5, #0x5
  402e68:	b.ne	402ee4 <__fxstatat@plt+0xf44>  // b.any
  402e6c:	tbnz	x20, #63, 402ee4 <__fxstatat@plt+0xf44>
  402e70:	orr	x0, x22, #0x1ff
  402e74:	cmp	x0, x27
  402e78:	b.cs	402ee4 <__fxstatat@plt+0xf44>  // b.hs, b.nlast
  402e7c:	add	x3, x0, #0x1
  402e80:	mov	w2, #0x0                   	// #0
  402e84:	add	x1, x21, x3
  402e88:	mov	w0, w24
  402e8c:	str	x3, [sp, #192]
  402e90:	bl	401b80 <lseek@plt>
  402e94:	cmn	x0, #0x1
  402e98:	ldr	w5, [sp, #204]
  402e9c:	b.eq	402eb4 <__fxstatat@plt+0xf14>  // b.none
  402ea0:	ldr	x3, [sp, #192]
  402ea4:	mov	w1, #0x1                   	// #1
  402ea8:	str	w1, [sp, #116]
  402eac:	sub	x0, x3, x22
  402eb0:	b	402e04 <__fxstatat@plt+0xe64>
  402eb4:	ldr	x0, [sp, #144]
  402eb8:	mov	w2, w5
  402ebc:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402ec0:	add	x1, x1, #0xdd7
  402ec4:	ldr	w19, [x0]
  402ec8:	mov	x0, #0x0                   	// #0
  402ecc:	bl	401ef0 <dcgettext@plt>
  402ed0:	mov	x2, x0
  402ed4:	mov	x3, x23
  402ed8:	mov	w1, w19
  402edc:	mov	w0, #0x0                   	// #0
  402ee0:	bl	401b20 <error@plt>
  402ee4:	mov	w19, #0x1                   	// #1
  402ee8:	b	402b64 <__fxstatat@plt+0xbc4>
  402eec:	add	x21, x21, x22
  402ef0:	cbz	x28, 402ce8 <__fxstatat@plt+0xd48>
  402ef4:	cmp	x20, x21
  402ef8:	b.ne	402f08 <__fxstatat@plt+0xf68>  // b.any
  402efc:	ldr	x0, [sp, #120]
  402f00:	ldrb	w0, [x0]
  402f04:	cbnz	w0, 402f24 <__fxstatat@plt+0xf84>
  402f08:	mov	x0, #0x0                   	// #0
  402f0c:	bl	401c30 <time@plt>
  402f10:	str	x0, [sp, #128]
  402f14:	ldr	x0, [sp, #152]
  402f18:	ldr	x1, [sp, #128]
  402f1c:	cmp	x0, x1
  402f20:	b.gt	402ce8 <__fxstatat@plt+0xd48>
  402f24:	mov	x4, #0x1                   	// #1
  402f28:	add	x1, sp, #0x370
  402f2c:	mov	x3, x4
  402f30:	mov	x0, x21
  402f34:	mov	w2, #0x1b2                 	// #434
  402f38:	bl	403ec8 <__fxstatat@plt+0x1f28>
  402f3c:	cmp	x20, x21
  402f40:	mov	x22, x0
  402f44:	b.eq	402f58 <__fxstatat@plt+0xfb8>  // b.none
  402f48:	mov	x1, x0
  402f4c:	ldr	x0, [sp, #120]
  402f50:	bl	401df0 <strcmp@plt>
  402f54:	cbz	w0, 402ce8 <__fxstatat@plt+0xd48>
  402f58:	cmp	x20, #0x0
  402f5c:	b.ge	402fe8 <__fxstatat@plt+0x1048>  // b.tcont
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  402f68:	mov	x0, #0x0                   	// #0
  402f6c:	add	x1, x1, #0xdfb
  402f70:	bl	401ef0 <dcgettext@plt>
  402f74:	mov	x2, x0
  402f78:	ldr	x4, [sp, #136]
  402f7c:	mov	x7, x22
  402f80:	add	x6, sp, #0xd8
  402f84:	mov	x5, x28
  402f88:	mov	x3, x23
  402f8c:	mov	w1, #0x0                   	// #0
  402f90:	mov	w0, #0x0                   	// #0
  402f94:	bl	401b20 <error@plt>
  402f98:	mov	x1, x22
  402f9c:	add	x0, sp, #0xe0
  402fa0:	mov	x2, #0x28c                 	// #652
  402fa4:	bl	401c70 <__strcpy_chk@plt>
  402fa8:	ldr	x0, [sp, #128]
  402fac:	mov	x1, x23
  402fb0:	add	x0, x0, #0x5
  402fb4:	str	x0, [sp, #152]
  402fb8:	mov	w0, w24
  402fbc:	bl	402938 <__fxstatat@plt+0x998>
  402fc0:	cbz	w0, 403094 <__fxstatat@plt+0x10f4>
  402fc4:	bl	401f50 <__errno_location@plt>
  402fc8:	ldr	w0, [x0]
  402fcc:	cmp	w0, #0x5
  402fd0:	b.ne	402ee4 <__fxstatat@plt+0xf44>  // b.any
  402fd4:	add	x0, sp, #0xe0
  402fd8:	str	x0, [sp, #120]
  402fdc:	mov	w0, #0x1                   	// #1
  402fe0:	str	w0, [sp, #116]
  402fe4:	b	402ce8 <__fxstatat@plt+0xd48>
  402fe8:	b.eq	40308c <__fxstatat@plt+0x10ec>  // b.none
  402fec:	mov	x0, #0x8f5c                	// #36700
  402ff0:	mov	x27, #0x64                  	// #100
  402ff4:	movk	x0, #0xf5c2, lsl #16
  402ff8:	movk	x0, #0x5c28, lsl #32
  402ffc:	movk	x0, #0x28f, lsl #48
  403000:	cmp	x21, x0
  403004:	b.hi	403080 <__fxstatat@plt+0x10e0>  // b.pmore
  403008:	mul	x27, x21, x27
  40300c:	udiv	x27, x27, x20
  403010:	mov	x4, #0x1                   	// #1
  403014:	add	x1, sp, #0x600
  403018:	mov	x3, x4
  40301c:	mov	x0, x20
  403020:	mov	w2, #0x1b0                 	// #432
  403024:	bl	403ec8 <__fxstatat@plt+0x1f28>
  403028:	cmp	x20, x21
  40302c:	mov	x3, x0
  403030:	csel	x22, x22, x0, ne  // ne = any
  403034:	mov	w2, #0x5                   	// #5
  403038:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  40303c:	mov	x0, #0x0                   	// #0
  403040:	add	x1, x1, #0xe16
  403044:	str	x3, [sp, #120]
  403048:	bl	401ef0 <dcgettext@plt>
  40304c:	str	w27, [sp, #8]
  403050:	ldr	x4, [sp, #136]
  403054:	mov	x2, x0
  403058:	ldr	x3, [sp, #120]
  40305c:	str	x3, [sp]
  403060:	mov	x7, x22
  403064:	add	x6, sp, #0xd8
  403068:	mov	x5, x28
  40306c:	mov	x3, x23
  403070:	mov	w1, #0x0                   	// #0
  403074:	mov	w0, #0x0                   	// #0
  403078:	bl	401b20 <error@plt>
  40307c:	b	402f98 <__fxstatat@plt+0xff8>
  403080:	sdiv	x27, x20, x27
  403084:	udiv	x27, x21, x27
  403088:	b	403010 <__fxstatat@plt+0x1070>
  40308c:	mov	w27, #0x64                  	// #100
  403090:	b	403010 <__fxstatat@plt+0x1070>
  403094:	add	x0, sp, #0xe0
  403098:	str	x0, [sp, #120]
  40309c:	b	402ce8 <__fxstatat@plt+0xd48>
  4030a0:	mov	w19, #0x0                   	// #0
  4030a4:	b	402b64 <__fxstatat@plt+0xbc4>
  4030a8:	stp	x29, x30, [sp, #-288]!
  4030ac:	mov	x29, sp
  4030b0:	stp	x25, x26, [sp, #64]
  4030b4:	mov	w25, w0
  4030b8:	ldrb	w0, [x3, #28]
  4030bc:	stp	x19, x20, [sp, #16]
  4030c0:	mov	x26, x2
  4030c4:	stp	x21, x22, [sp, #32]
  4030c8:	stp	x23, x24, [sp, #48]
  4030cc:	mov	x24, x1
  4030d0:	mov	x23, x3
  4030d4:	stp	x27, x28, [sp, #80]
  4030d8:	cbz	w0, 403150 <__fxstatat@plt+0x11b0>
  4030dc:	ldr	x0, [x3, #8]
  4030e0:	ldrb	w27, [x3, #30]
  4030e4:	add	x0, x27, x0
  4030e8:	str	x0, [sp, #104]
  4030ec:	add	x1, sp, #0xa0
  4030f0:	mov	w0, w25
  4030f4:	bl	408ca8 <__fxstatat@plt+0x6d08>
  4030f8:	cbz	w0, 403158 <__fxstatat@plt+0x11b8>
  4030fc:	bl	401f50 <__errno_location@plt>
  403100:	ldr	w19, [x0]
  403104:	mov	w2, #0x5                   	// #5
  403108:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  40310c:	mov	x0, #0x0                   	// #0
  403110:	add	x1, x1, #0xe46
  403114:	bl	401ef0 <dcgettext@plt>
  403118:	mov	x2, x0
  40311c:	mov	x3, x24
  403120:	mov	w1, w19
  403124:	mov	w20, #0x0                   	// #0
  403128:	mov	w0, #0x0                   	// #0
  40312c:	bl	401b20 <error@plt>
  403130:	mov	w0, w20
  403134:	ldp	x19, x20, [sp, #16]
  403138:	ldp	x21, x22, [sp, #32]
  40313c:	ldp	x23, x24, [sp, #48]
  403140:	ldp	x25, x26, [sp, #64]
  403144:	ldp	x27, x28, [sp, #80]
  403148:	ldp	x29, x30, [sp], #288
  40314c:	ret
  403150:	str	xzr, [sp, #104]
  403154:	b	4030ec <__fxstatat@plt+0x114c>
  403158:	ldr	w0, [sp, #176]
  40315c:	and	w0, w0, #0xf000
  403160:	cmp	w0, #0x2, lsl #12
  403164:	b.eq	40319c <__fxstatat@plt+0x11fc>  // b.none
  403168:	ldr	w0, [sp, #176]
  40316c:	and	w0, w0, #0xf000
  403170:	cmp	w0, #0x1, lsl #12
  403174:	b.ne	4031ac <__fxstatat@plt+0x120c>  // b.any
  403178:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  40317c:	add	x1, x1, #0xe57
  403180:	mov	w2, #0x5                   	// #5
  403184:	mov	x0, #0x0                   	// #0
  403188:	bl	401ef0 <dcgettext@plt>
  40318c:	mov	x3, x24
  403190:	mov	x2, x0
  403194:	mov	w1, #0x0                   	// #0
  403198:	b	403124 <__fxstatat@plt+0x1184>
  40319c:	mov	w0, w25
  4031a0:	bl	401ed0 <isatty@plt>
  4031a4:	cbz	w0, 403168 <__fxstatat@plt+0x11c8>
  4031a8:	b	403178 <__fxstatat@plt+0x11d8>
  4031ac:	cmp	w0, #0xc, lsl #12
  4031b0:	b.eq	403178 <__fxstatat@plt+0x11d8>  // b.none
  4031b4:	cmp	w0, #0x8, lsl #12
  4031b8:	b.ne	4031d4 <__fxstatat@plt+0x1234>  // b.any
  4031bc:	ldr	x0, [sp, #208]
  4031c0:	tbz	x0, #63, 4031d4 <__fxstatat@plt+0x1234>
  4031c4:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	add	x1, x1, #0xe6d
  4031d0:	b	403184 <__fxstatat@plt+0x11e4>
  4031d4:	ldr	x0, [x23, #8]
  4031d8:	mov	x1, #0x4                   	// #4
  4031dc:	bl	406d18 <__fxstatat@plt+0x4d78>
  4031e0:	mov	x22, x0
  4031e4:	ldr	x19, [x23, #16]
  4031e8:	ldr	w0, [sp, #176]
  4031ec:	cmn	x19, #0x1
  4031f0:	and	w0, w0, #0xf000
  4031f4:	b.ne	4032c0 <__fxstatat@plt+0x1320>  // b.any
  4031f8:	cmp	w0, #0x8, lsl #12
  4031fc:	b.ne	4032a0 <__fxstatat@plt+0x1300>  // b.any
  403200:	ldrb	w0, [x23, #29]
  403204:	ldr	x19, [sp, #208]
  403208:	cbnz	w0, 4032f4 <__fxstatat@plt+0x1354>
  40320c:	ldr	w0, [sp, #216]
  403210:	mov	w1, #0x200                 	// #512
  403214:	cmp	w0, #0x0
  403218:	csel	w0, w0, w1, gt
  40321c:	cbz	x19, 4032f4 <__fxstatat@plt+0x1354>
  403220:	sxtw	x1, w0
  403224:	cmp	x19, w0, sxtw
  403228:	csel	x27, x19, xzr, lt  // lt = tstop
  40322c:	sdiv	x2, x19, x1
  403230:	msub	x2, x2, x1, x19
  403234:	cbz	x2, 403250 <__fxstatat@plt+0x12b0>
  403238:	sub	x1, x1, x2
  40323c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  403240:	sub	x0, x0, x19
  403244:	cmp	x0, x1
  403248:	csel	x0, x0, x1, le
  40324c:	add	x19, x19, x0
  403250:	ldr	x6, [x23, #8]
  403254:	cbnz	x6, 4032fc <__fxstatat@plt+0x135c>
  403258:	mov	x0, x26
  40325c:	mov	w20, #0x1                   	// #1
  403260:	bl	405c84 <__fxstatat@plt+0x3ce4>
  403264:	mov	x26, x0
  403268:	cbz	x27, 40328c <__fxstatat@plt+0x12ec>
  40326c:	mov	x28, #0x0                   	// #0
  403270:	str	x27, [sp, #152]
  403274:	mov	x21, #0x0                   	// #0
  403278:	ldr	x1, [x23, #8]
  40327c:	ldrb	w0, [x23, #30]
  403280:	add	x0, x0, x1
  403284:	cmp	x0, x21
  403288:	b.hi	40347c <__fxstatat@plt+0x14dc>  // b.pmore
  40328c:	cbz	x19, 4034d0 <__fxstatat@plt+0x1530>
  403290:	str	x19, [sp, #152]
  403294:	mov	x19, #0x0                   	// #0
  403298:	ldr	x28, [sp, #104]
  40329c:	b	403274 <__fxstatat@plt+0x12d4>
  4032a0:	mov	w0, w25
  4032a4:	mov	w2, #0x2                   	// #2
  4032a8:	mov	x1, #0x0                   	// #0
  4032ac:	bl	401b80 <lseek@plt>
  4032b0:	cmp	x0, #0x0
  4032b4:	mov	x27, #0x0                   	// #0
  4032b8:	csel	x19, x0, x19, gt
  4032bc:	b	403250 <__fxstatat@plt+0x12b0>
  4032c0:	cmp	w0, #0x8, lsl #12
  4032c4:	b.ne	4032f4 <__fxstatat@plt+0x1354>  // b.any
  4032c8:	ldr	w0, [sp, #216]
  4032cc:	mov	w1, #0x200                 	// #512
  4032d0:	ldr	x27, [sp, #208]
  4032d4:	cmp	w0, #0x0
  4032d8:	csel	w0, w0, w1, gt
  4032dc:	cmp	x19, w0, sxtw
  4032e0:	sxtw	x1, w0
  4032e4:	csel	x0, x1, x19, ge  // ge = tcont
  4032e8:	cmp	x27, x0
  4032ec:	csel	x27, x27, xzr, lt  // lt = tstop
  4032f0:	b	403250 <__fxstatat@plt+0x12b0>
  4032f4:	mov	x27, #0x0                   	// #0
  4032f8:	b	403250 <__fxstatat@plt+0x12b0>
  4032fc:	adrp	x21, 409000 <__fxstatat@plt+0x7060>
  403300:	add	x21, x21, #0xcd8
  403304:	mov	x20, x6
  403308:	mov	x5, x22
  40330c:	mov	x7, x21
  403310:	mov	x28, #0x0                   	// #0
  403314:	ldr	w0, [x21]
  403318:	cmp	w0, #0x0
  40331c:	cbz	w0, 4033c0 <__fxstatat@plt+0x1420>
  403320:	add	x21, x21, #0x4
  403324:	b.ge	4033d4 <__fxstatat@plt+0x1434>  // b.tcont
  403328:	neg	w0, w0
  40332c:	sxtw	x1, w0
  403330:	cmp	x20, w0, sxtw
  403334:	b.hi	4033c8 <__fxstatat@plt+0x1428>  // b.pmore
  403338:	add	x28, x28, x20
  40333c:	sub	x2, x6, x28
  403340:	sub	x28, x28, #0x1
  403344:	mov	x21, x28
  403348:	sub	x5, x6, #0x1
  40334c:	mov	x20, #0x0                   	// #0
  403350:	mov	w7, #0xffffffff            	// #-1
  403354:	mov	x4, x2
  403358:	ldr	w0, [x22, x20, lsl #2]
  40335c:	add	x21, x21, x5
  403360:	add	x2, x2, #0x1
  403364:	str	w0, [x22, x4, lsl #2]
  403368:	str	w7, [x22, x20, lsl #2]
  40336c:	add	x20, x20, #0x1
  403370:	sub	x21, x21, x28
  403374:	cmp	x6, x20
  403378:	b.eq	403258 <__fxstatat@plt+0x12b8>  // b.none
  40337c:	cmp	x28, x21
  403380:	b.cs	403354 <__fxstatat@plt+0x13b4>  // b.hs, b.nlast
  403384:	sub	x1, x4, x20
  403388:	mov	x0, x26
  40338c:	stp	x4, x6, [sp, #112]
  403390:	stp	x2, x5, [sp, #128]
  403394:	bl	405c8c <__fxstatat@plt+0x3cec>
  403398:	add	x0, x20, x0
  40339c:	ldr	w1, [x22, x20, lsl #2]
  4033a0:	mov	w7, #0xffffffff            	// #-1
  4033a4:	lsl	x0, x0, #2
  4033a8:	ldp	x4, x6, [sp, #112]
  4033ac:	ldr	w8, [x22, x0]
  4033b0:	str	w8, [x22, x20, lsl #2]
  4033b4:	str	w1, [x22, x0]
  4033b8:	ldp	x2, x5, [sp, #128]
  4033bc:	b	40336c <__fxstatat@plt+0x13cc>
  4033c0:	mov	x21, x7
  4033c4:	b	403314 <__fxstatat@plt+0x1374>
  4033c8:	add	x28, x28, x1
  4033cc:	sub	x20, x20, x1
  4033d0:	b	403314 <__fxstatat@plt+0x1374>
  4033d4:	sxtw	x4, w0
  4033d8:	cmp	x20, w0, sxtw
  4033dc:	b.cc	40341c <__fxstatat@plt+0x147c>  // b.lo, b.ul, b.last
  4033e0:	lsl	x2, x4, #2
  4033e4:	mov	x1, x21
  4033e8:	mov	x0, x5
  4033ec:	stp	x2, x4, [sp, #112]
  4033f0:	str	x6, [sp, #128]
  4033f4:	bl	401ab0 <memcpy@plt>
  4033f8:	ldp	x2, x4, [sp, #112]
  4033fc:	mov	x5, x0
  403400:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  403404:	add	x7, x0, #0xcd8
  403408:	ldr	x6, [sp, #128]
  40340c:	add	x21, x21, x2
  403410:	add	x5, x5, x2
  403414:	sub	x20, x20, x4
  403418:	b	403314 <__fxstatat@plt+0x1374>
  40341c:	cmp	x20, #0x1
  403420:	b.ls	403338 <__fxstatat@plt+0x1398>  // b.plast
  403424:	add	x0, x20, x20, lsl #1
  403428:	cmp	x4, x0
  40342c:	b.hi	403338 <__fxstatat@plt+0x1398>  // b.pmore
  403430:	cmp	x4, x20
  403434:	sub	x4, x4, #0x1
  403438:	b.ne	403454 <__fxstatat@plt+0x14b4>  // b.any
  40343c:	ldr	w0, [x21]
  403440:	sub	x20, x20, #0x1
  403444:	str	w0, [x5], #4
  403448:	add	x21, x21, #0x4
  40344c:	cbnz	x20, 403430 <__fxstatat@plt+0x1490>
  403450:	b	40333c <__fxstatat@plt+0x139c>
  403454:	mov	x1, x4
  403458:	mov	x0, x26
  40345c:	stp	x4, x6, [sp, #112]
  403460:	str	x5, [sp, #128]
  403464:	bl	405c8c <__fxstatat@plt+0x3cec>
  403468:	cmp	x20, x0
  40346c:	ldp	x4, x6, [sp, #112]
  403470:	ldr	x5, [sp, #128]
  403474:	b.hi	40343c <__fxstatat@plt+0x149c>  // b.pmore
  403478:	b	403448 <__fxstatat@plt+0x14a8>
  40347c:	cmp	x1, x21
  403480:	b.ls	4034c8 <__fxstatat@plt+0x1528>  // b.plast
  403484:	ldr	w4, [x22, x21, lsl #2]
  403488:	add	x21, x21, #0x1
  40348c:	mov	x7, x28
  403490:	mov	x6, x21
  403494:	mov	x5, x26
  403498:	add	x3, sp, #0x98
  40349c:	mov	x2, x24
  4034a0:	add	x1, sp, #0xa0
  4034a4:	mov	w0, w25
  4034a8:	bl	4029fc <__fxstatat@plt+0xa5c>
  4034ac:	cmp	w0, #0x0
  4034b0:	cbz	w0, 403278 <__fxstatat@plt+0x12d8>
  4034b4:	mov	w20, #0x0                   	// #0
  4034b8:	b.ge	403278 <__fxstatat@plt+0x12d8>  // b.tcont
  4034bc:	mov	x0, x22
  4034c0:	bl	401e20 <free@plt>
  4034c4:	b	403130 <__fxstatat@plt+0x1190>
  4034c8:	mov	w4, #0x0                   	// #0
  4034cc:	b	403488 <__fxstatat@plt+0x14e8>
  4034d0:	ldr	w0, [x23, #24]
  4034d4:	cbz	w0, 4034bc <__fxstatat@plt+0x151c>
  4034d8:	mov	w0, w25
  4034dc:	mov	x1, #0x0                   	// #0
  4034e0:	bl	401f20 <ftruncate@plt>
  4034e4:	cbz	w0, 4034bc <__fxstatat@plt+0x151c>
  4034e8:	ldr	w0, [sp, #176]
  4034ec:	and	w0, w0, #0xf000
  4034f0:	cmp	w0, #0x8, lsl #12
  4034f4:	b.ne	4034bc <__fxstatat@plt+0x151c>  // b.any
  4034f8:	bl	401f50 <__errno_location@plt>
  4034fc:	ldr	w19, [x0]
  403500:	mov	w2, #0x5                   	// #5
  403504:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  403508:	mov	x0, #0x0                   	// #0
  40350c:	add	x1, x1, #0xe88
  403510:	bl	401ef0 <dcgettext@plt>
  403514:	mov	w20, #0x0                   	// #0
  403518:	mov	x2, x0
  40351c:	mov	x3, x24
  403520:	mov	w1, w19
  403524:	mov	w0, #0x0                   	// #0
  403528:	bl	401b20 <error@plt>
  40352c:	b	4034bc <__fxstatat@plt+0x151c>
  403530:	stp	x29, x30, [sp, #-176]!
  403534:	mov	x29, sp
  403538:	stp	x19, x20, [sp, #16]
  40353c:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  403540:	stp	x21, x22, [sp, #32]
  403544:	mov	w22, w0
  403548:	str	x23, [sp, #48]
  40354c:	cbz	w0, 403588 <__fxstatat@plt+0x15e8>
  403550:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  403554:	mov	w2, #0x5                   	// #5
  403558:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  40355c:	add	x1, x1, #0xea3
  403560:	ldr	x20, [x0, #784]
  403564:	mov	x0, #0x0                   	// #0
  403568:	bl	401ef0 <dcgettext@plt>
  40356c:	mov	x2, x0
  403570:	ldr	x3, [x19, #856]
  403574:	mov	x0, x20
  403578:	mov	w1, #0x1                   	// #1
  40357c:	bl	401de0 <__fprintf_chk@plt>
  403580:	mov	w0, w22
  403584:	bl	401b10 <exit@plt>
  403588:	mov	w2, #0x5                   	// #5
  40358c:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  403590:	mov	x0, #0x0                   	// #0
  403594:	add	x1, x1, #0xeca
  403598:	bl	401ef0 <dcgettext@plt>
  40359c:	mov	x1, x0
  4035a0:	ldr	x2, [x19, #856]
  4035a4:	mov	w0, #0x1                   	// #1
  4035a8:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  4035ac:	adrp	x21, 408000 <__fxstatat@plt+0x6060>
  4035b0:	add	x20, sp, #0x40
  4035b4:	add	x21, x21, #0xe9d
  4035b8:	bl	401cc0 <__printf_chk@plt>
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  4035c4:	mov	x0, #0x0                   	// #0
  4035c8:	add	x1, x1, #0xee9
  4035cc:	bl	401ef0 <dcgettext@plt>
  4035d0:	ldr	x1, [x19, #808]
  4035d4:	bl	401f00 <fputs_unlocked@plt>
  4035d8:	mov	w2, #0x5                   	// #5
  4035dc:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  4035e0:	mov	x0, #0x0                   	// #0
  4035e4:	add	x1, x1, #0xf6f
  4035e8:	bl	401ef0 <dcgettext@plt>
  4035ec:	ldr	x1, [x19, #808]
  4035f0:	bl	401f00 <fputs_unlocked@plt>
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  4035fc:	mov	x0, #0x0                   	// #0
  403600:	add	x1, x1, #0xf96
  403604:	bl	401ef0 <dcgettext@plt>
  403608:	ldr	x1, [x19, #808]
  40360c:	bl	401f00 <fputs_unlocked@plt>
  403610:	mov	w2, #0x5                   	// #5
  403614:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  403618:	mov	x0, #0x0                   	// #0
  40361c:	add	x1, x1, #0xfe1
  403620:	bl	401ef0 <dcgettext@plt>
  403624:	mov	x1, x0
  403628:	mov	w2, #0x3                   	// #3
  40362c:	mov	w0, #0x1                   	// #1
  403630:	bl	401cc0 <__printf_chk@plt>
  403634:	mov	w2, #0x5                   	// #5
  403638:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40363c:	mov	x0, #0x0                   	// #0
  403640:	add	x1, x1, #0xe7
  403644:	bl	401ef0 <dcgettext@plt>
  403648:	ldr	x1, [x19, #808]
  40364c:	bl	401f00 <fputs_unlocked@plt>
  403650:	mov	w2, #0x5                   	// #5
  403654:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403658:	mov	x0, #0x0                   	// #0
  40365c:	add	x1, x1, #0x256
  403660:	bl	401ef0 <dcgettext@plt>
  403664:	ldr	x1, [x19, #808]
  403668:	bl	401f00 <fputs_unlocked@plt>
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403674:	mov	x0, #0x0                   	// #0
  403678:	add	x1, x1, #0x283
  40367c:	bl	401ef0 <dcgettext@plt>
  403680:	ldr	x1, [x19, #808]
  403684:	bl	401f00 <fputs_unlocked@plt>
  403688:	mov	w2, #0x5                   	// #5
  40368c:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403690:	mov	x0, #0x0                   	// #0
  403694:	add	x1, x1, #0x2b9
  403698:	bl	401ef0 <dcgettext@plt>
  40369c:	ldr	x1, [x19, #808]
  4036a0:	bl	401f00 <fputs_unlocked@plt>
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4036ac:	mov	x0, #0x0                   	// #0
  4036b0:	add	x1, x1, #0x494
  4036b4:	bl	401ef0 <dcgettext@plt>
  4036b8:	ldr	x1, [x19, #808]
  4036bc:	bl	401f00 <fputs_unlocked@plt>
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4036c8:	mov	x0, #0x0                   	// #0
  4036cc:	add	x1, x1, #0x600
  4036d0:	bl	401ef0 <dcgettext@plt>
  4036d4:	ldr	x1, [x19, #808]
  4036d8:	bl	401f00 <fputs_unlocked@plt>
  4036dc:	mov	w2, #0x5                   	// #5
  4036e0:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4036e4:	mov	x0, #0x0                   	// #0
  4036e8:	add	x1, x1, #0x73c
  4036ec:	bl	401ef0 <dcgettext@plt>
  4036f0:	ldr	x1, [x19, #808]
  4036f4:	bl	401f00 <fputs_unlocked@plt>
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403700:	mov	x0, #0x0                   	// #0
  403704:	add	x1, x1, #0x7a9
  403708:	bl	401ef0 <dcgettext@plt>
  40370c:	ldr	x1, [x19, #808]
  403710:	bl	401f00 <fputs_unlocked@plt>
  403714:	mov	w2, #0x5                   	// #5
  403718:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40371c:	mov	x0, #0x0                   	// #0
  403720:	add	x1, x1, #0x981
  403724:	bl	401ef0 <dcgettext@plt>
  403728:	ldr	x1, [x19, #808]
  40372c:	bl	401f00 <fputs_unlocked@plt>
  403730:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403734:	add	x1, x1, #0xcd8
  403738:	add	x1, x1, #0xe0
  40373c:	add	x0, sp, #0x40
  403740:	mov	x2, #0x70                  	// #112
  403744:	bl	401ab0 <memcpy@plt>
  403748:	ldr	x1, [x20]
  40374c:	cbnz	x1, 403808 <__fxstatat@plt+0x1868>
  403750:	ldr	x20, [x20, #8]
  403754:	mov	w2, #0x5                   	// #5
  403758:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  40375c:	mov	x0, #0x0                   	// #0
  403760:	cmp	x20, #0x0
  403764:	add	x1, x1, #0xa28
  403768:	csel	x20, x20, x21, ne  // ne = any
  40376c:	adrp	x23, 409000 <__fxstatat@plt+0x7060>
  403770:	add	x23, x23, #0xa3f
  403774:	bl	401ef0 <dcgettext@plt>
  403778:	mov	x1, x0
  40377c:	mov	x3, x23
  403780:	adrp	x2, 409000 <__fxstatat@plt+0x7060>
  403784:	add	x2, x2, #0xa67
  403788:	mov	w0, #0x1                   	// #1
  40378c:	bl	401cc0 <__printf_chk@plt>
  403790:	mov	x1, #0x0                   	// #0
  403794:	mov	w0, #0x5                   	// #5
  403798:	bl	401f90 <setlocale@plt>
  40379c:	cbnz	x0, 40381c <__fxstatat@plt+0x187c>
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4037a8:	mov	x0, #0x0                   	// #0
  4037ac:	add	x1, x1, #0xac0
  4037b0:	bl	401ef0 <dcgettext@plt>
  4037b4:	mov	x1, x0
  4037b8:	mov	x3, x21
  4037bc:	mov	x2, x23
  4037c0:	mov	w0, #0x1                   	// #1
  4037c4:	bl	401cc0 <__printf_chk@plt>
  4037c8:	mov	w2, #0x5                   	// #5
  4037cc:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  4037d0:	mov	x0, #0x0                   	// #0
  4037d4:	add	x1, x1, #0xadb
  4037d8:	bl	401ef0 <dcgettext@plt>
  4037dc:	mov	x1, x0
  4037e0:	cmp	x20, x21
  4037e4:	adrp	x2, 409000 <__fxstatat@plt+0x7060>
  4037e8:	adrp	x3, 408000 <__fxstatat@plt+0x6060>
  4037ec:	add	x2, x2, #0x980
  4037f0:	add	x3, x3, #0xd24
  4037f4:	mov	w0, #0x1                   	// #1
  4037f8:	csel	x3, x3, x2, eq  // eq = none
  4037fc:	mov	x2, x20
  403800:	bl	401cc0 <__printf_chk@plt>
  403804:	b	403580 <__fxstatat@plt+0x15e0>
  403808:	mov	x0, x21
  40380c:	bl	401df0 <strcmp@plt>
  403810:	cbz	w0, 403750 <__fxstatat@plt+0x17b0>
  403814:	add	x20, x20, #0x10
  403818:	b	403748 <__fxstatat@plt+0x17a8>
  40381c:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403820:	mov	x2, #0x3                   	// #3
  403824:	add	x1, x1, #0xa75
  403828:	bl	401c90 <strncmp@plt>
  40382c:	cbz	w0, 4037a0 <__fxstatat@plt+0x1800>
  403830:	mov	w2, #0x5                   	// #5
  403834:	adrp	x1, 409000 <__fxstatat@plt+0x7060>
  403838:	mov	x0, #0x0                   	// #0
  40383c:	add	x1, x1, #0xa79
  403840:	bl	401ef0 <dcgettext@plt>
  403844:	ldr	x1, [x19, #808]
  403848:	bl	401f00 <fputs_unlocked@plt>
  40384c:	b	4037a0 <__fxstatat@plt+0x1800>
  403850:	mov	w0, #0x1                   	// #1
  403854:	b	403530 <__fxstatat@plt+0x1590>
  403858:	stp	x29, x30, [sp, #-112]!
  40385c:	mov	x29, sp
  403860:	stp	x21, x22, [sp, #32]
  403864:	mov	x21, x2
  403868:	mov	x22, x3
  40386c:	stp	x19, x20, [sp, #16]
  403870:	mov	x19, #0xffffffffffffffff    	// #-1
  403874:	mov	x20, #0x0                   	// #0
  403878:	stp	x23, x24, [sp, #48]
  40387c:	mov	w23, #0x0                   	// #0
  403880:	stp	x25, x26, [sp, #64]
  403884:	mov	x25, x1
  403888:	mov	x26, x21
  40388c:	stp	x27, x28, [sp, #80]
  403890:	mov	x27, x0
  403894:	bl	401ae0 <strlen@plt>
  403898:	mov	x24, x0
  40389c:	mov	w28, #0x1                   	// #1
  4038a0:	ldr	x3, [x25, x20, lsl #3]
  4038a4:	cbnz	x3, 4038b8 <__fxstatat@plt+0x1918>
  4038a8:	cmp	w23, #0x0
  4038ac:	mov	x0, #0xfffffffffffffffe    	// #-2
  4038b0:	csel	x19, x19, x0, eq  // eq = none
  4038b4:	b	4038e8 <__fxstatat@plt+0x1948>
  4038b8:	mov	x2, x24
  4038bc:	mov	x1, x27
  4038c0:	mov	x0, x3
  4038c4:	str	x3, [sp, #104]
  4038c8:	bl	401c90 <strncmp@plt>
  4038cc:	cbnz	w0, 403914 <__fxstatat@plt+0x1974>
  4038d0:	ldr	x3, [sp, #104]
  4038d4:	mov	x0, x3
  4038d8:	bl	401ae0 <strlen@plt>
  4038dc:	cmp	x0, x24
  4038e0:	b.ne	403908 <__fxstatat@plt+0x1968>  // b.any
  4038e4:	mov	x19, x20
  4038e8:	mov	x0, x19
  4038ec:	ldp	x19, x20, [sp, #16]
  4038f0:	ldp	x21, x22, [sp, #32]
  4038f4:	ldp	x23, x24, [sp, #48]
  4038f8:	ldp	x25, x26, [sp, #64]
  4038fc:	ldp	x27, x28, [sp, #80]
  403900:	ldp	x29, x30, [sp], #112
  403904:	ret
  403908:	cmn	x19, #0x1
  40390c:	b.ne	403920 <__fxstatat@plt+0x1980>  // b.any
  403910:	mov	x19, x20
  403914:	add	x20, x20, #0x1
  403918:	add	x26, x26, x22
  40391c:	b	4038a0 <__fxstatat@plt+0x1900>
  403920:	cbz	x21, 403940 <__fxstatat@plt+0x19a0>
  403924:	madd	x0, x19, x22, x21
  403928:	mov	x2, x22
  40392c:	mov	x1, x26
  403930:	bl	401db0 <memcmp@plt>
  403934:	cmp	w0, #0x0
  403938:	csel	w23, w23, w28, eq  // eq = none
  40393c:	b	403914 <__fxstatat@plt+0x1974>
  403940:	mov	w23, #0x1                   	// #1
  403944:	b	403914 <__fxstatat@plt+0x1974>
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	cmn	x2, #0x1
  403950:	mov	w2, #0x5                   	// #5
  403954:	mov	x29, sp
  403958:	stp	x19, x20, [sp, #16]
  40395c:	mov	x20, x1
  403960:	str	x21, [sp, #32]
  403964:	mov	x21, x0
  403968:	b.ne	4039c4 <__fxstatat@plt+0x1a24>  // b.any
  40396c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  403970:	add	x1, x1, #0x6
  403974:	mov	x0, #0x0                   	// #0
  403978:	bl	401ef0 <dcgettext@plt>
  40397c:	mov	x2, x20
  403980:	mov	x19, x0
  403984:	mov	w1, #0x8                   	// #8
  403988:	mov	w0, #0x0                   	// #0
  40398c:	bl	4059c4 <__fxstatat@plt+0x3a24>
  403990:	mov	x20, x0
  403994:	mov	x1, x21
  403998:	mov	w0, #0x1                   	// #1
  40399c:	bl	405c24 <__fxstatat@plt+0x3c84>
  4039a0:	mov	x4, x0
  4039a4:	mov	x3, x20
  4039a8:	mov	x2, x19
  4039ac:	ldp	x19, x20, [sp, #16]
  4039b0:	mov	w1, #0x0                   	// #0
  4039b4:	ldr	x21, [sp, #32]
  4039b8:	mov	w0, #0x0                   	// #0
  4039bc:	ldp	x29, x30, [sp], #48
  4039c0:	b	401b20 <error@plt>
  4039c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4039c8:	add	x1, x1, #0x21
  4039cc:	b	403974 <__fxstatat@plt+0x19d4>
  4039d0:	stp	x29, x30, [sp, #-112]!
  4039d4:	mov	x29, sp
  4039d8:	stp	x19, x20, [sp, #16]
  4039dc:	adrp	x20, 41d000 <__fxstatat@plt+0x1b060>
  4039e0:	mov	x19, x1
  4039e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4039e8:	add	x1, x1, #0x3e
  4039ec:	stp	x21, x22, [sp, #32]
  4039f0:	mov	x22, x2
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	stp	x23, x24, [sp, #48]
  4039fc:	mov	x21, #0x0                   	// #0
  403a00:	stp	x25, x26, [sp, #64]
  403a04:	adrp	x26, 40a000 <__fxstatat@plt+0x8060>
  403a08:	mov	x25, #0x0                   	// #0
  403a0c:	stp	x27, x28, [sp, #80]
  403a10:	add	x26, x26, #0x53
  403a14:	adrp	x27, 40a000 <__fxstatat@plt+0x8060>
  403a18:	str	x0, [sp, #104]
  403a1c:	mov	x0, #0x0                   	// #0
  403a20:	bl	401ef0 <dcgettext@plt>
  403a24:	add	x27, x27, #0x5b
  403a28:	ldr	x1, [x20, #784]
  403a2c:	bl	401f00 <fputs_unlocked@plt>
  403a30:	ldr	x0, [sp, #104]
  403a34:	ldr	x23, [x20, #784]
  403a38:	ldr	x24, [x0, x21, lsl #3]
  403a3c:	cbnz	x24, 403a64 <__fxstatat@plt+0x1ac4>
  403a40:	mov	x1, x23
  403a44:	mov	w0, #0xa                   	// #10
  403a48:	ldp	x19, x20, [sp, #16]
  403a4c:	ldp	x21, x22, [sp, #32]
  403a50:	ldp	x23, x24, [sp, #48]
  403a54:	ldp	x25, x26, [sp, #64]
  403a58:	ldp	x27, x28, [sp, #80]
  403a5c:	ldp	x29, x30, [sp], #112
  403a60:	b	401bc0 <putc_unlocked@plt>
  403a64:	mov	x28, x19
  403a68:	cbz	x21, 403a80 <__fxstatat@plt+0x1ae0>
  403a6c:	mov	x2, x22
  403a70:	mov	x1, x19
  403a74:	mov	x0, x25
  403a78:	bl	401db0 <memcmp@plt>
  403a7c:	cbz	w0, 403aac <__fxstatat@plt+0x1b0c>
  403a80:	mov	x0, x24
  403a84:	bl	405c2c <__fxstatat@plt+0x3c8c>
  403a88:	mov	x2, x26
  403a8c:	mov	x3, x0
  403a90:	mov	w1, #0x1                   	// #1
  403a94:	mov	x0, x23
  403a98:	bl	401de0 <__fprintf_chk@plt>
  403a9c:	add	x21, x21, #0x1
  403aa0:	add	x19, x19, x22
  403aa4:	mov	x25, x28
  403aa8:	b	403a30 <__fxstatat@plt+0x1a90>
  403aac:	mov	x0, x24
  403ab0:	bl	405c2c <__fxstatat@plt+0x3c8c>
  403ab4:	mov	x2, x27
  403ab8:	mov	x3, x0
  403abc:	mov	w1, #0x1                   	// #1
  403ac0:	mov	x0, x23
  403ac4:	mov	x28, x25
  403ac8:	bl	401de0 <__fprintf_chk@plt>
  403acc:	b	403a9c <__fxstatat@plt+0x1afc>
  403ad0:	stp	x29, x30, [sp, #-64]!
  403ad4:	mov	x29, sp
  403ad8:	stp	x19, x20, [sp, #16]
  403adc:	mov	x19, x2
  403ae0:	mov	x20, x3
  403ae4:	stp	x21, x22, [sp, #32]
  403ae8:	mov	x22, x1
  403aec:	mov	x21, x4
  403af0:	mov	x3, x4
  403af4:	mov	x2, x20
  403af8:	mov	x1, x19
  403afc:	stp	x23, x24, [sp, #48]
  403b00:	mov	x24, x0
  403b04:	mov	x23, x5
  403b08:	mov	x0, x22
  403b0c:	bl	403858 <__fxstatat@plt+0x18b8>
  403b10:	tbz	x0, #63, 403b3c <__fxstatat@plt+0x1b9c>
  403b14:	mov	x2, x0
  403b18:	mov	x1, x22
  403b1c:	mov	x0, x24
  403b20:	bl	403948 <__fxstatat@plt+0x19a8>
  403b24:	mov	x0, x19
  403b28:	mov	x2, x21
  403b2c:	mov	x1, x20
  403b30:	bl	4039d0 <__fxstatat@plt+0x1a30>
  403b34:	blr	x23
  403b38:	mov	x0, #0xffffffffffffffff    	// #-1
  403b3c:	ldp	x19, x20, [sp, #16]
  403b40:	ldp	x21, x22, [sp, #32]
  403b44:	ldp	x23, x24, [sp, #48]
  403b48:	ldp	x29, x30, [sp], #64
  403b4c:	ret
  403b50:	stp	x29, x30, [sp, #-64]!
  403b54:	mov	x29, sp
  403b58:	stp	x19, x20, [sp, #16]
  403b5c:	mov	x19, x1
  403b60:	mov	x20, x2
  403b64:	stp	x21, x22, [sp, #32]
  403b68:	mov	x22, x0
  403b6c:	mov	x21, x3
  403b70:	str	x23, [sp, #48]
  403b74:	ldr	x23, [x19]
  403b78:	cbz	x23, 403b98 <__fxstatat@plt+0x1bf8>
  403b7c:	mov	x1, x20
  403b80:	mov	x2, x21
  403b84:	mov	x0, x22
  403b88:	add	x19, x19, #0x8
  403b8c:	add	x20, x20, x21
  403b90:	bl	401db0 <memcmp@plt>
  403b94:	cbnz	w0, 403b74 <__fxstatat@plt+0x1bd4>
  403b98:	mov	x0, x23
  403b9c:	ldp	x19, x20, [sp, #16]
  403ba0:	ldp	x21, x22, [sp, #32]
  403ba4:	ldr	x23, [sp, #48]
  403ba8:	ldp	x29, x30, [sp], #64
  403bac:	ret
  403bb0:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  403bb4:	str	x0, [x1, #840]
  403bb8:	ret
  403bbc:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  403bc0:	strb	w0, [x1, #848]
  403bc4:	ret
  403bc8:	stp	x29, x30, [sp, #-48]!
  403bcc:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  403bd0:	mov	x29, sp
  403bd4:	ldr	x0, [x0, #808]
  403bd8:	stp	x19, x20, [sp, #16]
  403bdc:	stp	x21, x22, [sp, #32]
  403be0:	bl	4077ac <__fxstatat@plt+0x580c>
  403be4:	cbz	w0, 403c78 <__fxstatat@plt+0x1cd8>
  403be8:	adrp	x21, 41d000 <__fxstatat@plt+0x1b060>
  403bec:	add	x0, x21, #0x348
  403bf0:	ldrb	w22, [x0, #8]
  403bf4:	bl	401f50 <__errno_location@plt>
  403bf8:	mov	x19, x0
  403bfc:	cbz	w22, 403c0c <__fxstatat@plt+0x1c6c>
  403c00:	ldr	w0, [x0]
  403c04:	cmp	w0, #0x20
  403c08:	b.eq	403c78 <__fxstatat@plt+0x1cd8>  // b.none
  403c0c:	mov	w2, #0x5                   	// #5
  403c10:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  403c14:	mov	x0, #0x0                   	// #0
  403c18:	add	x1, x1, #0x60
  403c1c:	bl	401ef0 <dcgettext@plt>
  403c20:	mov	x20, x0
  403c24:	ldr	x0, [x21, #840]
  403c28:	cbz	x0, 403c5c <__fxstatat@plt+0x1cbc>
  403c2c:	ldr	w19, [x19]
  403c30:	bl	405ae8 <__fxstatat@plt+0x3b48>
  403c34:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  403c38:	mov	x3, x0
  403c3c:	mov	x4, x20
  403c40:	add	x2, x2, #0x6c
  403c44:	mov	w1, w19
  403c48:	mov	w0, #0x0                   	// #0
  403c4c:	bl	401b20 <error@plt>
  403c50:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  403c54:	ldr	w0, [x0, #680]
  403c58:	bl	401ad0 <_exit@plt>
  403c5c:	ldr	w1, [x19]
  403c60:	mov	x3, x20
  403c64:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  403c68:	mov	w0, #0x0                   	// #0
  403c6c:	add	x2, x2, #0x5d
  403c70:	bl	401b20 <error@plt>
  403c74:	b	403c50 <__fxstatat@plt+0x1cb0>
  403c78:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  403c7c:	ldr	x0, [x0, #784]
  403c80:	bl	4077ac <__fxstatat@plt+0x580c>
  403c84:	cbnz	w0, 403c50 <__fxstatat@plt+0x1cb0>
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldp	x29, x30, [sp], #48
  403c94:	ret
  403c98:	stp	x29, x30, [sp, #-16]!
  403c9c:	mov	x29, sp
  403ca0:	bl	403d04 <__fxstatat@plt+0x1d64>
  403ca4:	cbnz	x0, 403cac <__fxstatat@plt+0x1d0c>
  403ca8:	bl	406edc <__fxstatat@plt+0x4f3c>
  403cac:	ldp	x29, x30, [sp], #16
  403cb0:	ret
  403cb4:	stp	x29, x30, [sp, #-32]!
  403cb8:	mov	x29, sp
  403cbc:	stp	x19, x20, [sp, #16]
  403cc0:	mov	x19, x0
  403cc4:	ldrb	w1, [x0]
  403cc8:	cmp	w1, #0x2f
  403ccc:	cset	x20, eq  // eq = none
  403cd0:	bl	403d6c <__fxstatat@plt+0x1dcc>
  403cd4:	sub	x0, x0, x19
  403cd8:	cmp	x0, x20
  403cdc:	b.hi	403cec <__fxstatat@plt+0x1d4c>  // b.pmore
  403ce0:	ldp	x19, x20, [sp, #16]
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	sub	x1, x0, #0x1
  403cf0:	ldrb	w2, [x19, x1]
  403cf4:	cmp	w2, #0x2f
  403cf8:	b.ne	403ce0 <__fxstatat@plt+0x1d40>  // b.any
  403cfc:	mov	x0, x1
  403d00:	b	403cd8 <__fxstatat@plt+0x1d38>
  403d04:	stp	x29, x30, [sp, #-48]!
  403d08:	mov	x29, sp
  403d0c:	stp	x19, x20, [sp, #16]
  403d10:	str	x21, [sp, #32]
  403d14:	mov	x21, x0
  403d18:	bl	403cb4 <__fxstatat@plt+0x1d14>
  403d1c:	cmp	x0, #0x0
  403d20:	mov	x19, x0
  403d24:	add	x0, x0, #0x1
  403d28:	cinc	x0, x0, eq  // eq = none
  403d2c:	bl	401c40 <malloc@plt>
  403d30:	mov	x20, x0
  403d34:	cbz	x0, 403d58 <__fxstatat@plt+0x1db8>
  403d38:	mov	x2, x19
  403d3c:	mov	x1, x21
  403d40:	bl	401ab0 <memcpy@plt>
  403d44:	cbnz	x19, 403d54 <__fxstatat@plt+0x1db4>
  403d48:	mov	w0, #0x2e                  	// #46
  403d4c:	mov	x19, #0x1                   	// #1
  403d50:	strb	w0, [x20]
  403d54:	strb	wzr, [x20, x19]
  403d58:	mov	x0, x20
  403d5c:	ldp	x19, x20, [sp, #16]
  403d60:	ldr	x21, [sp, #32]
  403d64:	ldp	x29, x30, [sp], #48
  403d68:	ret
  403d6c:	ldrb	w1, [x0]
  403d70:	cmp	w1, #0x2f
  403d74:	b.eq	403d8c <__fxstatat@plt+0x1dec>  // b.none
  403d78:	mov	x1, x0
  403d7c:	mov	w2, #0x0                   	// #0
  403d80:	ldrb	w3, [x1]
  403d84:	cbnz	w3, 403d94 <__fxstatat@plt+0x1df4>
  403d88:	ret
  403d8c:	add	x0, x0, #0x1
  403d90:	b	403d6c <__fxstatat@plt+0x1dcc>
  403d94:	cmp	w3, #0x2f
  403d98:	b.eq	403da8 <__fxstatat@plt+0x1e08>  // b.none
  403d9c:	cbnz	w2, 403db0 <__fxstatat@plt+0x1e10>
  403da0:	add	x1, x1, #0x1
  403da4:	b	403d80 <__fxstatat@plt+0x1de0>
  403da8:	mov	w2, #0x1                   	// #1
  403dac:	b	403da0 <__fxstatat@plt+0x1e00>
  403db0:	mov	x0, x1
  403db4:	mov	w2, #0x0                   	// #0
  403db8:	b	403da0 <__fxstatat@plt+0x1e00>
  403dbc:	stp	x29, x30, [sp, #-32]!
  403dc0:	mov	x29, sp
  403dc4:	str	x19, [sp, #16]
  403dc8:	mov	x19, x0
  403dcc:	bl	401ae0 <strlen@plt>
  403dd0:	cmp	x0, #0x1
  403dd4:	b.ls	403de8 <__fxstatat@plt+0x1e48>  // b.plast
  403dd8:	sub	x1, x0, #0x1
  403ddc:	ldrb	w2, [x19, x1]
  403de0:	cmp	w2, #0x2f
  403de4:	b.eq	403df4 <__fxstatat@plt+0x1e54>  // b.none
  403de8:	ldr	x19, [sp, #16]
  403dec:	ldp	x29, x30, [sp], #32
  403df0:	ret
  403df4:	mov	x0, x1
  403df8:	b	403dd0 <__fxstatat@plt+0x1e30>
  403dfc:	stp	x29, x30, [sp, #-64]!
  403e00:	mov	x29, sp
  403e04:	str	x2, [sp, #56]
  403e08:	tbz	w1, #6, 403e3c <__fxstatat@plt+0x1e9c>
  403e0c:	add	x2, sp, #0x40
  403e10:	stp	x2, x2, [sp, #16]
  403e14:	add	x2, sp, #0x30
  403e18:	str	x2, [sp, #32]
  403e1c:	mov	w2, #0xfffffff8            	// #-8
  403e20:	str	w2, [sp, #40]
  403e24:	ldr	w2, [sp, #56]
  403e28:	str	wzr, [sp, #44]
  403e2c:	bl	401c60 <open@plt>
  403e30:	bl	4067dc <__fxstatat@plt+0x483c>
  403e34:	ldp	x29, x30, [sp], #64
  403e38:	ret
  403e3c:	mov	w2, #0x0                   	// #0
  403e40:	b	403e2c <__fxstatat@plt+0x1e8c>
  403e44:	cmp	w0, #0x1
  403e48:	b.eq	403ec4 <__fxstatat@plt+0x1f24>  // b.none
  403e4c:	stp	x29, x30, [sp, #-48]!
  403e50:	mov	x29, sp
  403e54:	stp	x19, x20, [sp, #16]
  403e58:	mov	w19, w0
  403e5c:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  403e60:	add	x0, x0, #0xd0
  403e64:	str	q0, [sp, #32]
  403e68:	ldr	q1, [x0]
  403e6c:	bl	40820c <__fxstatat@plt+0x626c>
  403e70:	ldr	q2, [sp, #32]
  403e74:	tbz	w0, #31, 403eac <__fxstatat@plt+0x1f0c>
  403e78:	mov	v0.16b, v2.16b
  403e7c:	bl	408a24 <__fxstatat@plt+0x6a84>
  403e80:	mov	x20, x0
  403e84:	cbnz	w19, 403ebc <__fxstatat@plt+0x1f1c>
  403e88:	bl	408b30 <__fxstatat@plt+0x6b90>
  403e8c:	ldr	q2, [sp, #32]
  403e90:	mov	v1.16b, v2.16b
  403e94:	bl	40810c <__fxstatat@plt+0x616c>
  403e98:	cmp	w0, #0x0
  403e9c:	cset	w0, ne  // ne = any
  403ea0:	add	x0, x20, w0, sxtw
  403ea4:	bl	408b30 <__fxstatat@plt+0x6b90>
  403ea8:	mov	v2.16b, v0.16b
  403eac:	mov	v0.16b, v2.16b
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #48
  403eb8:	ret
  403ebc:	mov	w0, #0x0                   	// #0
  403ec0:	b	403ea0 <__fxstatat@plt+0x1f00>
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-224]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x27, x28, [sp, #80]
  403ed4:	mov	x28, x0
  403ed8:	ands	w0, w2, #0x20
  403edc:	str	w0, [sp, #116]
  403ee0:	mov	x0, #0x3e8                 	// #1000
  403ee4:	stp	x19, x20, [sp, #16]
  403ee8:	mov	x20, x1
  403eec:	stp	x21, x22, [sp, #32]
  403ef0:	mov	w22, w2
  403ef4:	stp	x23, x24, [sp, #48]
  403ef8:	mov	x24, x4
  403efc:	mov	x23, #0x400                 	// #1024
  403f00:	csel	x23, x23, x0, ne  // ne = any
  403f04:	stp	x25, x26, [sp, #64]
  403f08:	mov	x26, x3
  403f0c:	and	w25, w2, #0x3
  403f10:	bl	401ba0 <localeconv@plt>
  403f14:	ldr	x27, [x0]
  403f18:	mov	x19, x0
  403f1c:	mov	x0, x27
  403f20:	bl	401ae0 <strlen@plt>
  403f24:	mov	x21, x0
  403f28:	sub	x0, x0, #0x1
  403f2c:	cmp	x0, #0xf
  403f30:	b.ls	403f40 <__fxstatat@plt+0x1fa0>  // b.plast
  403f34:	adrp	x1, 408000 <__fxstatat@plt+0x6060>
  403f38:	add	x27, x1, #0xdb6
  403f3c:	mov	x21, #0x1                   	// #1
  403f40:	ldr	x0, [x19, #16]
  403f44:	str	x0, [sp, #120]
  403f48:	ldr	x0, [x19, #8]
  403f4c:	str	x0, [sp, #104]
  403f50:	bl	401ae0 <strlen@plt>
  403f54:	cmp	x0, #0x10
  403f58:	b.ls	403f68 <__fxstatat@plt+0x1fc8>  // b.plast
  403f5c:	adrp	x0, 409000 <__fxstatat@plt+0x7060>
  403f60:	add	x0, x0, #0x980
  403f64:	str	x0, [sp, #104]
  403f68:	add	x19, x20, #0x287
  403f6c:	cmp	x24, x26
  403f70:	and	w7, w22, #0x10
  403f74:	b.hi	403fa0 <__fxstatat@plt+0x2000>  // b.pmore
  403f78:	udiv	x0, x26, x24
  403f7c:	msub	x2, x0, x24, x26
  403f80:	cbnz	x2, 404054 <__fxstatat@plt+0x20b4>
  403f84:	mul	x6, x28, x0
  403f88:	udiv	x0, x6, x0
  403f8c:	cmp	x0, x28
  403f90:	b.ne	404054 <__fxstatat@plt+0x20b4>  // b.any
  403f94:	mov	w0, #0x0                   	// #0
  403f98:	mov	w2, #0x0                   	// #0
  403f9c:	b	403fdc <__fxstatat@plt+0x203c>
  403fa0:	cbz	x26, 404054 <__fxstatat@plt+0x20b4>
  403fa4:	udiv	x4, x24, x26
  403fa8:	msub	x0, x4, x26, x24
  403fac:	cbnz	x0, 404054 <__fxstatat@plt+0x20b4>
  403fb0:	udiv	x6, x28, x4
  403fb4:	mov	x0, #0xa                   	// #10
  403fb8:	msub	x5, x6, x4, x28
  403fbc:	mul	x5, x5, x0
  403fc0:	udiv	x2, x5, x4
  403fc4:	msub	x5, x2, x4, x5
  403fc8:	lsl	x5, x5, #1
  403fcc:	cmp	x4, x5
  403fd0:	b.ls	404048 <__fxstatat@plt+0x20a8>  // b.plast
  403fd4:	cmp	x5, #0x0
  403fd8:	cset	w0, ne  // ne = any
  403fdc:	cbz	w7, 404404 <__fxstatat@plt+0x2464>
  403fe0:	mov	w9, w23
  403fe4:	cmp	x6, w23, uxtw
  403fe8:	b.cc	404410 <__fxstatat@plt+0x2470>  // b.lo, b.ul, b.last
  403fec:	mov	w28, #0x0                   	// #0
  403ff0:	mov	w10, #0xa                   	// #10
  403ff4:	udiv	x8, x6, x9
  403ff8:	asr	w3, w0, #1
  403ffc:	msub	x6, x8, x9, x6
  404000:	madd	w2, w10, w6, w2
  404004:	mov	x6, x8
  404008:	udiv	w4, w2, w23
  40400c:	msub	w2, w4, w23, w2
  404010:	add	w3, w3, w2, lsl #1
  404014:	mov	w2, w4
  404018:	add	w0, w0, w3
  40401c:	cmp	w23, w3
  404020:	b.ls	4042c8 <__fxstatat@plt+0x2328>  // b.plast
  404024:	cmp	w0, #0x0
  404028:	cset	w0, ne  // ne = any
  40402c:	add	w28, w28, #0x1
  404030:	cmp	x9, x8
  404034:	b.hi	4042d8 <__fxstatat@plt+0x2338>  // b.pmore
  404038:	cmp	w28, #0x8
  40403c:	b.ne	403ff4 <__fxstatat@plt+0x2054>  // b.any
  404040:	mov	x26, x19
  404044:	b	404358 <__fxstatat@plt+0x23b8>
  404048:	cset	w0, cc  // cc = lo, ul, last
  40404c:	add	w0, w0, #0x2
  404050:	b	403fdc <__fxstatat@plt+0x203c>
  404054:	mov	x0, x26
  404058:	str	w7, [sp, #144]
  40405c:	bl	408b30 <__fxstatat@plt+0x6b90>
  404060:	str	q0, [sp, #128]
  404064:	mov	x0, x24
  404068:	bl	408b30 <__fxstatat@plt+0x6b90>
  40406c:	ldr	q2, [sp, #128]
  404070:	mov	v1.16b, v0.16b
  404074:	mov	v0.16b, v2.16b
  404078:	bl	40795c <__fxstatat@plt+0x59bc>
  40407c:	mov	x0, x28
  404080:	str	q0, [sp, #128]
  404084:	bl	408b30 <__fxstatat@plt+0x6b90>
  404088:	mov	v1.16b, v0.16b
  40408c:	ldr	q2, [sp, #128]
  404090:	mov	v0.16b, v2.16b
  404094:	bl	40834c <__fxstatat@plt+0x63ac>
  404098:	ldr	w7, [sp, #144]
  40409c:	mov	v4.16b, v0.16b
  4040a0:	cbnz	w7, 404188 <__fxstatat@plt+0x21e8>
  4040a4:	mov	w0, w25
  4040a8:	bl	403e44 <__fxstatat@plt+0x1ea4>
  4040ac:	adrp	x3, 40a000 <__fxstatat@plt+0x8060>
  4040b0:	add	x3, x3, #0x73
  4040b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4040b8:	mov	w1, #0x1                   	// #1
  4040bc:	mov	x0, x20
  4040c0:	bl	401b00 <__sprintf_chk@plt>
  4040c4:	mov	x0, x20
  4040c8:	bl	401ae0 <strlen@plt>
  4040cc:	mov	x26, x0
  4040d0:	mov	x21, #0x0                   	// #0
  4040d4:	mov	w28, #0xffffffff            	// #-1
  4040d8:	sub	x27, x19, x26
  4040dc:	mov	x2, x26
  4040e0:	mov	x1, x20
  4040e4:	mov	x0, x27
  4040e8:	bl	401ac0 <memmove@plt>
  4040ec:	sub	x2, x26, x21
  4040f0:	add	x26, x27, x2
  4040f4:	tbz	w22, #2, 40444c <__fxstatat@plt+0x24ac>
  4040f8:	ldr	x0, [sp, #104]
  4040fc:	sub	x21, x26, x27
  404100:	mov	x25, #0xffffffffffffffff    	// #-1
  404104:	bl	401ae0 <strlen@plt>
  404108:	str	x0, [sp, #128]
  40410c:	mov	x2, x21
  404110:	mov	x1, x27
  404114:	add	x0, sp, #0xb0
  404118:	mov	x3, #0x29                  	// #41
  40411c:	bl	401bd0 <__memcpy_chk@plt>
  404120:	ldr	x0, [sp, #120]
  404124:	ldrb	w0, [x0]
  404128:	cbz	w0, 404144 <__fxstatat@plt+0x21a4>
  40412c:	and	x25, x0, #0xff
  404130:	cmp	w0, #0xff
  404134:	ldr	x0, [sp, #120]
  404138:	csel	x25, x25, x21, ne  // ne = any
  40413c:	add	x0, x0, #0x1
  404140:	str	x0, [sp, #120]
  404144:	cmp	x25, x21
  404148:	add	x0, sp, #0xb0
  40414c:	csel	x25, x25, x21, ls  // ls = plast
  404150:	sub	x21, x21, x25
  404154:	sub	x27, x26, x25
  404158:	add	x1, x0, x21
  40415c:	mov	x2, x25
  404160:	mov	x0, x27
  404164:	bl	401ab0 <memcpy@plt>
  404168:	cbz	x21, 40444c <__fxstatat@plt+0x24ac>
  40416c:	ldr	x1, [sp, #104]
  404170:	ldr	x0, [sp, #128]
  404174:	sub	x26, x27, x0
  404178:	mov	x2, x0
  40417c:	mov	x0, x26
  404180:	bl	401ab0 <memcpy@plt>
  404184:	b	404120 <__fxstatat@plt+0x2180>
  404188:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  40418c:	add	x0, x0, #0xe0
  404190:	mov	w28, #0x0                   	// #0
  404194:	ldr	q2, [x0]
  404198:	mov	w0, w23
  40419c:	str	q2, [sp, #144]
  4041a0:	str	q4, [sp, #160]
  4041a4:	bl	4089d8 <__fxstatat@plt+0x6a38>
  4041a8:	ldr	q2, [sp, #144]
  4041ac:	mov	v1.16b, v0.16b
  4041b0:	str	q0, [sp, #128]
  4041b4:	add	w28, w28, #0x1
  4041b8:	mov	v0.16b, v2.16b
  4041bc:	bl	40834c <__fxstatat@plt+0x63ac>
  4041c0:	ldr	q6, [sp, #128]
  4041c4:	mov	v1.16b, v0.16b
  4041c8:	str	q0, [sp, #144]
  4041cc:	mov	v0.16b, v6.16b
  4041d0:	bl	40834c <__fxstatat@plt+0x63ac>
  4041d4:	ldr	q4, [sp, #160]
  4041d8:	mov	v1.16b, v4.16b
  4041dc:	str	q4, [sp, #128]
  4041e0:	bl	40820c <__fxstatat@plt+0x626c>
  4041e4:	cmp	w0, #0x0
  4041e8:	ldr	q4, [sp, #128]
  4041ec:	ldr	q2, [sp, #144]
  4041f0:	b.gt	4041fc <__fxstatat@plt+0x225c>
  4041f4:	cmp	w28, #0x8
  4041f8:	b.ne	404198 <__fxstatat@plt+0x21f8>  // b.any
  4041fc:	mov	v1.16b, v2.16b
  404200:	mov	v0.16b, v4.16b
  404204:	bl	40795c <__fxstatat@plt+0x59bc>
  404208:	str	q0, [sp, #128]
  40420c:	mov	w0, w25
  404210:	add	x21, x21, #0x1
  404214:	bl	403e44 <__fxstatat@plt+0x1ea4>
  404218:	adrp	x3, 40a000 <__fxstatat@plt+0x8060>
  40421c:	add	x3, x3, #0x79
  404220:	mov	x2, #0xffffffffffffffff    	// #-1
  404224:	mov	w1, #0x1                   	// #1
  404228:	mov	x0, x20
  40422c:	bl	401b00 <__sprintf_chk@plt>
  404230:	mov	x0, x20
  404234:	bl	401ae0 <strlen@plt>
  404238:	mov	x26, x0
  40423c:	ldr	w0, [sp, #116]
  404240:	ldr	q2, [sp, #128]
  404244:	cmp	w0, #0x0
  404248:	cset	x0, eq  // eq = none
  40424c:	add	x0, x0, #0x1
  404250:	add	x0, x0, x21
  404254:	cmp	x0, x26
  404258:	b.cc	404270 <__fxstatat@plt+0x22d0>  // b.lo, b.ul, b.last
  40425c:	tbz	w22, #3, 4040d8 <__fxstatat@plt+0x2138>
  404260:	add	x0, x20, x26
  404264:	ldurb	w0, [x0, #-1]
  404268:	cmp	w0, #0x30
  40426c:	b.ne	4040d8 <__fxstatat@plt+0x2138>  // b.any
  404270:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404274:	add	x0, x0, #0xf0
  404278:	mov	v0.16b, v2.16b
  40427c:	mov	x21, #0x0                   	// #0
  404280:	ldr	q1, [x0]
  404284:	bl	40834c <__fxstatat@plt+0x63ac>
  404288:	mov	w0, w25
  40428c:	bl	403e44 <__fxstatat@plt+0x1ea4>
  404290:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404294:	add	x0, x0, #0xf0
  404298:	ldr	q1, [x0]
  40429c:	bl	40795c <__fxstatat@plt+0x59bc>
  4042a0:	adrp	x3, 40a000 <__fxstatat@plt+0x8060>
  4042a4:	add	x3, x3, #0x73
  4042a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4042ac:	mov	w1, #0x1                   	// #1
  4042b0:	mov	x0, x20
  4042b4:	bl	401b00 <__sprintf_chk@plt>
  4042b8:	mov	x0, x20
  4042bc:	bl	401ae0 <strlen@plt>
  4042c0:	mov	x26, x0
  4042c4:	b	4040d8 <__fxstatat@plt+0x2138>
  4042c8:	cmp	w23, w0
  4042cc:	cset	w0, cc  // cc = lo, ul, last
  4042d0:	add	w0, w0, #0x2
  4042d4:	b	40402c <__fxstatat@plt+0x208c>
  4042d8:	cmp	x8, #0x9
  4042dc:	b.hi	404040 <__fxstatat@plt+0x20a0>  // b.pmore
  4042e0:	cmp	w25, #0x1
  4042e4:	b.ne	4043ec <__fxstatat@plt+0x244c>  // b.any
  4042e8:	and	w3, w4, #0x1
  4042ec:	add	w3, w3, w0
  4042f0:	cmp	w3, #0x2
  4042f4:	cset	w3, gt
  4042f8:	cbz	w3, 404508 <__fxstatat@plt+0x2568>
  4042fc:	add	w2, w4, #0x1
  404300:	cmp	w4, #0x9
  404304:	b.ne	404320 <__fxstatat@plt+0x2380>  // b.any
  404308:	add	x6, x8, #0x1
  40430c:	cmp	x8, #0x9
  404310:	b.eq	40441c <__fxstatat@plt+0x247c>  // b.none
  404314:	mov	w0, #0x0                   	// #0
  404318:	and	w2, w22, #0x8
  40431c:	tbnz	w22, #3, 40442c <__fxstatat@plt+0x248c>
  404320:	add	x4, x20, #0x286
  404324:	add	w2, w2, #0x30
  404328:	strb	w2, [x20, #646]
  40432c:	sub	x26, x4, x21
  404330:	mov	x2, x21
  404334:	mov	x1, x27
  404338:	mov	x0, x26
  40433c:	str	x6, [sp, #128]
  404340:	str	w7, [sp, #144]
  404344:	bl	401ab0 <memcpy@plt>
  404348:	ldr	w7, [sp, #144]
  40434c:	mov	w0, #0x0                   	// #0
  404350:	ldr	x6, [sp, #128]
  404354:	mov	w2, #0x0                   	// #0
  404358:	cmp	w25, #0x1
  40435c:	b.ne	404434 <__fxstatat@plt+0x2494>  // b.any
  404360:	and	x3, x6, #0x1
  404364:	add	x0, x3, w0, sxtw
  404368:	cmp	x0, #0x0
  40436c:	cinc	w2, w2, ne  // ne = any
  404370:	cmp	w2, #0x5
  404374:	cset	w0, gt
  404378:	cbz	w0, 4043c0 <__fxstatat@plt+0x2420>
  40437c:	add	x6, x6, #0x1
  404380:	cbz	w7, 4043c0 <__fxstatat@plt+0x2420>
  404384:	cmp	x6, w23, uxtw
  404388:	b.ne	4043c0 <__fxstatat@plt+0x2420>  // b.any
  40438c:	cmp	w28, #0x8
  404390:	b.eq	4043c0 <__fxstatat@plt+0x2420>  // b.none
  404394:	add	w28, w28, #0x1
  404398:	tbnz	w22, #3, 4043bc <__fxstatat@plt+0x241c>
  40439c:	mov	w0, #0x30                  	// #48
  4043a0:	sturb	w0, [x26, #-1]
  4043a4:	mvn	x0, x21
  4043a8:	mov	x2, x21
  4043ac:	add	x26, x26, x0
  4043b0:	mov	x1, x27
  4043b4:	mov	x0, x26
  4043b8:	bl	401ab0 <memcpy@plt>
  4043bc:	mov	x6, #0x1                   	// #1
  4043c0:	mov	x27, x26
  4043c4:	mov	x2, #0xa                   	// #10
  4043c8:	udiv	x1, x6, x2
  4043cc:	msub	x0, x1, x2, x6
  4043d0:	add	w0, w0, #0x30
  4043d4:	strb	w0, [x27, #-1]!
  4043d8:	mov	x0, x6
  4043dc:	mov	x6, x1
  4043e0:	cmp	x0, #0x9
  4043e4:	b.hi	4043c8 <__fxstatat@plt+0x2428>  // b.pmore
  4043e8:	b	4040f4 <__fxstatat@plt+0x2154>
  4043ec:	cmp	w25, #0x0
  4043f0:	cset	w3, eq  // eq = none
  4043f4:	cmp	w0, #0x0
  4043f8:	cset	w9, gt
  4043fc:	and	w3, w3, w9
  404400:	b	4042f8 <__fxstatat@plt+0x2358>
  404404:	mov	x26, x19
  404408:	mov	w28, #0xffffffff            	// #-1
  40440c:	b	404358 <__fxstatat@plt+0x23b8>
  404410:	mov	x26, x19
  404414:	mov	w28, #0x0                   	// #0
  404418:	b	404358 <__fxstatat@plt+0x23b8>
  40441c:	mov	x26, x19
  404420:	mov	w0, #0x0                   	// #0
  404424:	mov	w2, #0x0                   	// #0
  404428:	b	404358 <__fxstatat@plt+0x23b8>
  40442c:	mov	x26, x19
  404430:	b	404424 <__fxstatat@plt+0x2484>
  404434:	cbnz	w25, 404444 <__fxstatat@plt+0x24a4>
  404438:	add	w0, w2, w0
  40443c:	cmp	w0, #0x0
  404440:	b	404374 <__fxstatat@plt+0x23d4>
  404444:	mov	w0, #0x0                   	// #0
  404448:	b	404378 <__fxstatat@plt+0x23d8>
  40444c:	tbz	w22, #7, 4044dc <__fxstatat@plt+0x253c>
  404450:	cmn	w28, #0x1
  404454:	b.ne	40447c <__fxstatat@plt+0x24dc>  // b.any
  404458:	mov	x0, #0x1                   	// #1
  40445c:	mov	w28, #0x0                   	// #0
  404460:	b	404474 <__fxstatat@plt+0x24d4>
  404464:	add	w28, w28, #0x1
  404468:	cmp	w28, #0x8
  40446c:	b.eq	40447c <__fxstatat@plt+0x24dc>  // b.none
  404470:	mul	x0, x0, x23
  404474:	cmp	x0, x24
  404478:	b.cc	404464 <__fxstatat@plt+0x24c4>  // b.lo, b.ul, b.last
  40447c:	and	w1, w22, #0x100
  404480:	orr	w0, w1, w28
  404484:	cbz	w0, 4044dc <__fxstatat@plt+0x253c>
  404488:	tbz	w22, #6, 404498 <__fxstatat@plt+0x24f8>
  40448c:	add	x19, x20, #0x288
  404490:	mov	w0, #0x20                  	// #32
  404494:	strb	w0, [x20, #647]
  404498:	cbz	w28, 4044bc <__fxstatat@plt+0x251c>
  40449c:	ldr	w0, [sp, #116]
  4044a0:	cbnz	w0, 4044ac <__fxstatat@plt+0x250c>
  4044a4:	cmp	w28, #0x1
  4044a8:	b.eq	404500 <__fxstatat@plt+0x2560>  // b.none
  4044ac:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4044b0:	add	x0, x0, #0x100
  4044b4:	ldrb	w0, [x0, w28, sxtw]
  4044b8:	strb	w0, [x19], #1
  4044bc:	cbz	w1, 4044dc <__fxstatat@plt+0x253c>
  4044c0:	ldr	w0, [sp, #116]
  4044c4:	cbz	w0, 4044d4 <__fxstatat@plt+0x2534>
  4044c8:	cbz	w28, 4044d4 <__fxstatat@plt+0x2534>
  4044cc:	mov	w0, #0x69                  	// #105
  4044d0:	strb	w0, [x19], #1
  4044d4:	mov	w0, #0x42                  	// #66
  4044d8:	strb	w0, [x19], #1
  4044dc:	strb	wzr, [x19]
  4044e0:	mov	x0, x27
  4044e4:	ldp	x19, x20, [sp, #16]
  4044e8:	ldp	x21, x22, [sp, #32]
  4044ec:	ldp	x23, x24, [sp, #48]
  4044f0:	ldp	x25, x26, [sp, #64]
  4044f4:	ldp	x27, x28, [sp, #80]
  4044f8:	ldp	x29, x30, [sp], #224
  4044fc:	ret
  404500:	mov	w0, #0x6b                  	// #107
  404504:	b	4044b8 <__fxstatat@plt+0x2518>
  404508:	cbz	w4, 404318 <__fxstatat@plt+0x2378>
  40450c:	b	404320 <__fxstatat@plt+0x2380>
  404510:	stp	x29, x30, [sp, #-80]!
  404514:	mov	x29, sp
  404518:	stp	x19, x20, [sp, #16]
  40451c:	mov	x19, x0
  404520:	stp	x21, x22, [sp, #32]
  404524:	mov	x22, x1
  404528:	mov	x21, x2
  40452c:	str	x23, [sp, #48]
  404530:	cbnz	x0, 40458c <__fxstatat@plt+0x25ec>
  404534:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404538:	add	x0, x0, #0x7f
  40453c:	bl	401f60 <getenv@plt>
  404540:	mov	x19, x0
  404544:	cbnz	x0, 40458c <__fxstatat@plt+0x25ec>
  404548:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  40454c:	add	x0, x0, #0x8a
  404550:	bl	401f60 <getenv@plt>
  404554:	mov	x19, x0
  404558:	cbnz	x0, 40458c <__fxstatat@plt+0x25ec>
  40455c:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404560:	add	x0, x0, #0x94
  404564:	bl	401f60 <getenv@plt>
  404568:	cmp	x0, #0x0
  40456c:	mov	x1, #0x400                 	// #1024
  404570:	mov	x0, #0x200                 	// #512
  404574:	mov	w20, #0x0                   	// #0
  404578:	csel	x0, x0, x1, ne  // ne = any
  40457c:	str	x0, [x21]
  404580:	mov	w0, #0x0                   	// #0
  404584:	str	w20, [x22]
  404588:	b	40463c <__fxstatat@plt+0x269c>
  40458c:	ldrb	w0, [x19]
  404590:	cmp	w0, #0x27
  404594:	b.ne	4045d8 <__fxstatat@plt+0x2638>  // b.any
  404598:	add	x19, x19, #0x1
  40459c:	mov	w20, #0x4                   	// #4
  4045a0:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4045a4:	add	x23, x0, #0x100
  4045a8:	add	x2, x23, #0xc
  4045ac:	add	x1, x23, #0x18
  4045b0:	mov	x0, x19
  4045b4:	mov	x3, #0x4                   	// #4
  4045b8:	bl	403858 <__fxstatat@plt+0x18b8>
  4045bc:	tbnz	w0, #31, 4045e0 <__fxstatat@plt+0x2640>
  4045c0:	add	x0, x23, w0, sxtw #2
  4045c4:	ldr	w0, [x0, #12]
  4045c8:	orr	w20, w20, w0
  4045cc:	mov	x0, #0x1                   	// #1
  4045d0:	str	x0, [x21]
  4045d4:	b	404580 <__fxstatat@plt+0x25e0>
  4045d8:	mov	w20, #0x0                   	// #0
  4045dc:	b	4045a0 <__fxstatat@plt+0x2600>
  4045e0:	adrp	x4, 40a000 <__fxstatat@plt+0x8060>
  4045e4:	mov	x3, x21
  4045e8:	add	x4, x4, #0xa4
  4045ec:	add	x1, sp, #0x48
  4045f0:	mov	x0, x19
  4045f4:	mov	w2, #0x0                   	// #0
  4045f8:	bl	407068 <__fxstatat@plt+0x50c8>
  4045fc:	cbnz	w0, 404638 <__fxstatat@plt+0x2698>
  404600:	ldr	x1, [sp, #72]
  404604:	ldrb	w0, [x19]
  404608:	sub	w0, w0, #0x30
  40460c:	and	w0, w0, #0xff
  404610:	cmp	w0, #0x9
  404614:	b.ls	404580 <__fxstatat@plt+0x25e0>  // b.plast
  404618:	cmp	x1, x19
  40461c:	b.ne	404690 <__fxstatat@plt+0x26f0>  // b.any
  404620:	ldurb	w0, [x1, #-1]
  404624:	cmp	w0, #0x42
  404628:	b.eq	40467c <__fxstatat@plt+0x26dc>  // b.none
  40462c:	orr	w20, w20, #0x80
  404630:	orr	w20, w20, #0x20
  404634:	b	404580 <__fxstatat@plt+0x25e0>
  404638:	str	wzr, [x22]
  40463c:	ldr	x1, [x21]
  404640:	cbnz	x1, 404668 <__fxstatat@plt+0x26c8>
  404644:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404648:	add	x0, x0, #0x94
  40464c:	bl	401f60 <getenv@plt>
  404650:	cmp	x0, #0x0
  404654:	mov	x1, #0x400                 	// #1024
  404658:	mov	x0, #0x200                 	// #512
  40465c:	csel	x0, x0, x1, ne  // ne = any
  404660:	str	x0, [x21]
  404664:	mov	w0, #0x4                   	// #4
  404668:	ldp	x19, x20, [sp, #16]
  40466c:	ldp	x21, x22, [sp, #32]
  404670:	ldr	x23, [sp, #48]
  404674:	ldp	x29, x30, [sp], #80
  404678:	ret
  40467c:	ldurb	w0, [x1, #-2]
  404680:	orr	w20, w20, #0x180
  404684:	cmp	w0, #0x69
  404688:	b.ne	404580 <__fxstatat@plt+0x25e0>  // b.any
  40468c:	b	404630 <__fxstatat@plt+0x2690>
  404690:	add	x19, x19, #0x1
  404694:	b	404604 <__fxstatat@plt+0x2664>
  404698:	mov	x2, x0
  40469c:	add	x0, x1, #0x14
  4046a0:	mov	x4, #0xa                   	// #10
  4046a4:	strb	wzr, [x1, #20]
  4046a8:	udiv	x3, x2, x4
  4046ac:	msub	x1, x3, x4, x2
  4046b0:	add	w1, w1, #0x30
  4046b4:	strb	w1, [x0, #-1]!
  4046b8:	mov	x1, x2
  4046bc:	mov	x2, x3
  4046c0:	cmp	x1, #0x9
  4046c4:	b.hi	4046a8 <__fxstatat@plt+0x2708>  // b.pmore
  4046c8:	ret
  4046cc:	stp	x29, x30, [sp, #-48]!
  4046d0:	mov	x29, sp
  4046d4:	stp	x19, x20, [sp, #16]
  4046d8:	str	x21, [sp, #32]
  4046dc:	cbnz	x0, 4046f8 <__fxstatat@plt+0x2758>
  4046e0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4046e4:	ldr	x1, [x0, #784]
  4046e8:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4046ec:	add	x0, x0, #0x130
  4046f0:	bl	401af0 <fputs@plt>
  4046f4:	bl	401d80 <abort@plt>
  4046f8:	mov	x19, x0
  4046fc:	mov	w1, #0x2f                  	// #47
  404700:	bl	401d40 <strrchr@plt>
  404704:	mov	x20, x0
  404708:	cbz	x0, 404758 <__fxstatat@plt+0x27b8>
  40470c:	add	x21, x0, #0x1
  404710:	sub	x0, x21, x19
  404714:	cmp	x0, #0x6
  404718:	b.le	404758 <__fxstatat@plt+0x27b8>
  40471c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  404720:	sub	x0, x20, #0x6
  404724:	add	x1, x1, #0x168
  404728:	mov	x2, #0x7                   	// #7
  40472c:	bl	401c90 <strncmp@plt>
  404730:	cbnz	w0, 404758 <__fxstatat@plt+0x27b8>
  404734:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  404738:	mov	x0, x21
  40473c:	add	x1, x1, #0x170
  404740:	mov	x2, #0x3                   	// #3
  404744:	bl	401c90 <strncmp@plt>
  404748:	cbnz	w0, 404778 <__fxstatat@plt+0x27d8>
  40474c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  404750:	add	x19, x20, #0x4
  404754:	str	x19, [x0, #816]
  404758:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  40475c:	ldr	x21, [sp, #32]
  404760:	str	x19, [x0, #856]
  404764:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  404768:	str	x19, [x0, #776]
  40476c:	ldp	x19, x20, [sp, #16]
  404770:	ldp	x29, x30, [sp], #48
  404774:	ret
  404778:	mov	x19, x21
  40477c:	b	404758 <__fxstatat@plt+0x27b8>
  404780:	stp	xzr, xzr, [x8]
  404784:	cmp	w0, #0xa
  404788:	stp	xzr, xzr, [x8, #16]
  40478c:	stp	xzr, xzr, [x8, #32]
  404790:	str	xzr, [x8, #48]
  404794:	b.ne	4047a4 <__fxstatat@plt+0x2804>  // b.any
  404798:	stp	x29, x30, [sp, #-16]!
  40479c:	mov	x29, sp
  4047a0:	bl	401d80 <abort@plt>
  4047a4:	str	w0, [x8]
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-48]!
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	mov	x29, sp
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	mov	x20, x0
  4047c0:	str	x21, [sp, #32]
  4047c4:	mov	w21, w1
  4047c8:	mov	x1, x0
  4047cc:	mov	x0, #0x0                   	// #0
  4047d0:	bl	401ef0 <dcgettext@plt>
  4047d4:	mov	x19, x0
  4047d8:	cmp	x20, x0
  4047dc:	b.ne	404850 <__fxstatat@plt+0x28b0>  // b.any
  4047e0:	bl	407924 <__fxstatat@plt+0x5984>
  4047e4:	ldrb	w2, [x0]
  4047e8:	and	w2, w2, #0xffffffdf
  4047ec:	cmp	w2, #0x55
  4047f0:	b.ne	404864 <__fxstatat@plt+0x28c4>  // b.any
  4047f4:	ldrb	w1, [x0, #1]
  4047f8:	and	w1, w1, #0xffffffdf
  4047fc:	cmp	w1, #0x54
  404800:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  404804:	ldrb	w1, [x0, #2]
  404808:	and	w1, w1, #0xffffffdf
  40480c:	cmp	w1, #0x46
  404810:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  404814:	ldrb	w1, [x0, #3]
  404818:	cmp	w1, #0x2d
  40481c:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  404820:	ldrb	w1, [x0, #4]
  404824:	cmp	w1, #0x38
  404828:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  40482c:	ldrb	w0, [x0, #5]
  404830:	cbnz	w0, 4048dc <__fxstatat@plt+0x293c>
  404834:	ldrb	w1, [x19]
  404838:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  40483c:	adrp	x19, 40a000 <__fxstatat@plt+0x8060>
  404840:	add	x0, x0, #0x176
  404844:	cmp	w1, #0x60
  404848:	add	x19, x19, #0x181
  40484c:	csel	x19, x19, x0, eq  // eq = none
  404850:	mov	x0, x19
  404854:	ldp	x19, x20, [sp, #16]
  404858:	ldr	x21, [sp, #32]
  40485c:	ldp	x29, x30, [sp], #48
  404860:	ret
  404864:	cmp	w2, #0x47
  404868:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  40486c:	ldrb	w1, [x0, #1]
  404870:	and	w1, w1, #0xffffffdf
  404874:	cmp	w1, #0x42
  404878:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  40487c:	ldrb	w1, [x0, #2]
  404880:	cmp	w1, #0x31
  404884:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  404888:	ldrb	w1, [x0, #3]
  40488c:	cmp	w1, #0x38
  404890:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  404894:	ldrb	w1, [x0, #4]
  404898:	cmp	w1, #0x30
  40489c:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  4048a0:	ldrb	w1, [x0, #5]
  4048a4:	cmp	w1, #0x33
  4048a8:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  4048ac:	ldrb	w1, [x0, #6]
  4048b0:	cmp	w1, #0x30
  4048b4:	b.ne	4048dc <__fxstatat@plt+0x293c>  // b.any
  4048b8:	ldrb	w0, [x0, #7]
  4048bc:	cbnz	w0, 4048dc <__fxstatat@plt+0x293c>
  4048c0:	ldrb	w1, [x19]
  4048c4:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4048c8:	adrp	x19, 40a000 <__fxstatat@plt+0x8060>
  4048cc:	add	x0, x0, #0x17a
  4048d0:	cmp	w1, #0x60
  4048d4:	add	x19, x19, #0x17d
  4048d8:	b	40484c <__fxstatat@plt+0x28ac>
  4048dc:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4048e0:	adrp	x19, 40a000 <__fxstatat@plt+0x8060>
  4048e4:	cmp	w21, #0x9
  4048e8:	add	x0, x0, #0x185
  4048ec:	add	x19, x19, #0x174
  4048f0:	b	40484c <__fxstatat@plt+0x28ac>
  4048f4:	sub	sp, sp, #0xf0
  4048f8:	stp	x29, x30, [sp, #16]
  4048fc:	add	x29, sp, #0x10
  404900:	stp	x19, x20, [sp, #32]
  404904:	stp	x21, x22, [sp, #48]
  404908:	mov	x21, x2
  40490c:	stp	x23, x24, [sp, #64]
  404910:	mov	x24, x3
  404914:	stp	x25, x26, [sp, #80]
  404918:	mov	w25, w4
  40491c:	mov	x26, x0
  404920:	stp	x27, x28, [sp, #96]
  404924:	str	x1, [sp, #112]
  404928:	str	w5, [sp, #120]
  40492c:	str	x7, [sp, #128]
  404930:	str	x6, [sp, #152]
  404934:	bl	401e50 <__ctype_get_mb_cur_max@plt>
  404938:	str	x0, [sp, #160]
  40493c:	cmp	w25, #0xa
  404940:	ldr	x0, [sp, #120]
  404944:	str	xzr, [sp, #136]
  404948:	ubfx	x28, x0, #1, #1
  40494c:	mov	w0, #0x1                   	// #1
  404950:	str	w0, [sp, #148]
  404954:	b.hi	404b50 <__fxstatat@plt+0x2bb0>  // b.pmore
  404958:	mov	w20, #0x0                   	// #0
  40495c:	mov	w23, #0x0                   	// #0
  404960:	mov	w22, #0x0                   	// #0
  404964:	mov	x10, #0x0                   	// #0
  404968:	mov	x6, #0x0                   	// #0
  40496c:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404970:	add	x0, x0, #0x1d8
  404974:	ldrb	w0, [x0, w25, uxtw]
  404978:	adr	x1, 404984 <__fxstatat@plt+0x29e4>
  40497c:	add	x0, x1, w0, sxtb #2
  404980:	br	x0
  404984:	ldr	x0, [sp, #112]
  404988:	mov	w28, #0x0                   	// #0
  40498c:	str	x0, [sp, #136]
  404990:	b	40496c <__fxstatat@plt+0x29cc>
  404994:	mov	w28, #0x0                   	// #0
  404998:	mov	x19, #0x0                   	// #0
  40499c:	b	4049bc <__fxstatat@plt+0x2a1c>
  4049a0:	mov	w28, #0x1                   	// #1
  4049a4:	adrp	x6, 40a000 <__fxstatat@plt+0x8060>
  4049a8:	mov	w22, w28
  4049ac:	add	x6, x6, #0x174
  4049b0:	mov	x10, #0x1                   	// #1
  4049b4:	mov	x19, #0x0                   	// #0
  4049b8:	mov	w25, #0x5                   	// #5
  4049bc:	ldr	x0, [sp, #136]
  4049c0:	mov	x13, #0x0                   	// #0
  4049c4:	str	w20, [sp, #144]
  4049c8:	ldr	x27, [sp, #112]
  4049cc:	str	x0, [sp, #112]
  4049d0:	cmn	x24, #0x1
  4049d4:	b.ne	4053f0 <__fxstatat@plt+0x3450>  // b.any
  4049d8:	ldrb	w0, [x21, x13]
  4049dc:	cmp	w0, #0x0
  4049e0:	cset	w14, ne  // ne = any
  4049e4:	cmp	w25, #0x2
  4049e8:	cbnz	w14, 404b74 <__fxstatat@plt+0x2bd4>
  4049ec:	cset	w0, eq  // eq = none
  4049f0:	cmp	x19, #0x0
  4049f4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4049f8:	b.eq	404a00 <__fxstatat@plt+0x2a60>  // b.none
  4049fc:	cbnz	w28, 404c88 <__fxstatat@plt+0x2ce8>
  404a00:	eor	w5, w28, #0x1
  404a04:	ands	w0, w0, w5
  404a08:	b.eq	405454 <__fxstatat@plt+0x34b4>  // b.none
  404a0c:	ldr	w1, [sp, #144]
  404a10:	cbz	w1, 405418 <__fxstatat@plt+0x3478>
  404a14:	ldr	w0, [sp, #148]
  404a18:	cbz	w0, 4053f8 <__fxstatat@plt+0x3458>
  404a1c:	ldr	w5, [sp, #120]
  404a20:	mov	x3, x24
  404a24:	ldr	x1, [sp, #112]
  404a28:	mov	x2, x21
  404a2c:	ldr	x7, [sp, #128]
  404a30:	mov	w4, #0x5                   	// #5
  404a34:	ldr	x6, [sp, #152]
  404a38:	ldr	x0, [sp, #240]
  404a3c:	str	x0, [sp]
  404a40:	mov	x0, x26
  404a44:	bl	4048f4 <__fxstatat@plt+0x2954>
  404a48:	b	405434 <__fxstatat@plt+0x3494>
  404a4c:	adrp	x6, 40a000 <__fxstatat@plt+0x8060>
  404a50:	add	x6, x6, #0x174
  404a54:	cbnz	w28, 404b68 <__fxstatat@plt+0x2bc8>
  404a58:	ldr	x0, [sp, #112]
  404a5c:	cbz	x0, 404a68 <__fxstatat@plt+0x2ac8>
  404a60:	mov	w0, #0x22                  	// #34
  404a64:	strb	w0, [x26]
  404a68:	mov	x10, #0x1                   	// #1
  404a6c:	mov	w22, #0x1                   	// #1
  404a70:	mov	x19, x10
  404a74:	b	4049bc <__fxstatat@plt+0x2a1c>
  404a78:	cmp	w25, #0xa
  404a7c:	b.eq	404aa8 <__fxstatat@plt+0x2b08>  // b.none
  404a80:	mov	w1, w25
  404a84:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404a88:	add	x0, x0, #0x187
  404a8c:	bl	4047ac <__fxstatat@plt+0x280c>
  404a90:	mov	w1, w25
  404a94:	str	x0, [sp, #128]
  404a98:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404a9c:	add	x0, x0, #0x185
  404aa0:	bl	4047ac <__fxstatat@plt+0x280c>
  404aa4:	str	x0, [sp, #240]
  404aa8:	mov	x19, #0x0                   	// #0
  404aac:	cbnz	w28, 404abc <__fxstatat@plt+0x2b1c>
  404ab0:	ldr	x0, [sp, #128]
  404ab4:	ldrb	w0, [x0, x19]
  404ab8:	cbnz	w0, 404ad4 <__fxstatat@plt+0x2b34>
  404abc:	ldr	x0, [sp, #240]
  404ac0:	mov	w22, #0x1                   	// #1
  404ac4:	bl	401ae0 <strlen@plt>
  404ac8:	mov	x10, x0
  404acc:	ldr	x6, [sp, #240]
  404ad0:	b	4049bc <__fxstatat@plt+0x2a1c>
  404ad4:	ldr	x1, [sp, #112]
  404ad8:	cmp	x1, x19
  404adc:	b.ls	404ae4 <__fxstatat@plt+0x2b44>  // b.plast
  404ae0:	strb	w0, [x26, x19]
  404ae4:	add	x19, x19, #0x1
  404ae8:	b	404ab0 <__fxstatat@plt+0x2b10>
  404aec:	cbnz	w28, 404b38 <__fxstatat@plt+0x2b98>
  404af0:	mov	w22, #0x1                   	// #1
  404af4:	ldr	x0, [sp, #112]
  404af8:	adrp	x6, 40a000 <__fxstatat@plt+0x8060>
  404afc:	add	x6, x6, #0x185
  404b00:	cbz	x0, 404b0c <__fxstatat@plt+0x2b6c>
  404b04:	mov	w0, #0x27                  	// #39
  404b08:	strb	w0, [x26]
  404b0c:	mov	x10, #0x1                   	// #1
  404b10:	mov	w28, #0x0                   	// #0
  404b14:	mov	x19, x10
  404b18:	b	404b48 <__fxstatat@plt+0x2ba8>
  404b1c:	cbz	w28, 404af4 <__fxstatat@plt+0x2b54>
  404b20:	adrp	x6, 40a000 <__fxstatat@plt+0x8060>
  404b24:	mov	x10, #0x1                   	// #1
  404b28:	add	x6, x6, #0x185
  404b2c:	b	404998 <__fxstatat@plt+0x29f8>
  404b30:	mov	w28, #0x1                   	// #1
  404b34:	mov	w22, w28
  404b38:	adrp	x6, 40a000 <__fxstatat@plt+0x8060>
  404b3c:	add	x6, x6, #0x185
  404b40:	mov	x10, #0x1                   	// #1
  404b44:	mov	x19, #0x0                   	// #0
  404b48:	mov	w25, #0x2                   	// #2
  404b4c:	b	4049bc <__fxstatat@plt+0x2a1c>
  404b50:	bl	401d80 <abort@plt>
  404b54:	mov	w28, #0x0                   	// #0
  404b58:	mov	w22, #0x1                   	// #1
  404b5c:	b	404998 <__fxstatat@plt+0x29f8>
  404b60:	mov	w28, #0x1                   	// #1
  404b64:	b	404b38 <__fxstatat@plt+0x2b98>
  404b68:	mov	w22, w28
  404b6c:	mov	x10, #0x1                   	// #1
  404b70:	b	404998 <__fxstatat@plt+0x29f8>
  404b74:	add	x0, x21, x13
  404b78:	str	x0, [sp, #136]
  404b7c:	cset	w3, ne  // ne = any
  404b80:	ands	w3, w22, w3
  404b84:	b.eq	404c38 <__fxstatat@plt+0x2c98>  // b.none
  404b88:	cbz	x10, 404c38 <__fxstatat@plt+0x2c98>
  404b8c:	cmp	x10, #0x1
  404b90:	add	x20, x13, x10
  404b94:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  404b98:	b.ne	404bc8 <__fxstatat@plt+0x2c28>  // b.any
  404b9c:	mov	x0, x21
  404ba0:	stp	x13, x6, [sp, #168]
  404ba4:	str	x10, [sp, #184]
  404ba8:	str	w3, [sp, #192]
  404bac:	str	w14, [sp, #200]
  404bb0:	bl	401ae0 <strlen@plt>
  404bb4:	ldp	x13, x6, [sp, #168]
  404bb8:	mov	x24, x0
  404bbc:	ldr	w3, [sp, #192]
  404bc0:	ldr	w14, [sp, #200]
  404bc4:	ldr	x10, [sp, #184]
  404bc8:	cmp	x20, x24
  404bcc:	b.hi	404c38 <__fxstatat@plt+0x2c98>  // b.pmore
  404bd0:	ldr	x0, [sp, #136]
  404bd4:	mov	x2, x10
  404bd8:	mov	x1, x6
  404bdc:	stp	x6, x10, [sp, #168]
  404be0:	str	x13, [sp, #184]
  404be4:	str	w3, [sp, #192]
  404be8:	str	w14, [sp, #200]
  404bec:	bl	401db0 <memcmp@plt>
  404bf0:	ldr	w3, [sp, #192]
  404bf4:	ldr	w14, [sp, #200]
  404bf8:	ldp	x6, x10, [sp, #168]
  404bfc:	ldr	x13, [sp, #184]
  404c00:	cbnz	w0, 404c38 <__fxstatat@plt+0x2c98>
  404c04:	cbnz	w28, 405480 <__fxstatat@plt+0x34e0>
  404c08:	mov	w18, w3
  404c0c:	ldr	x0, [sp, #136]
  404c10:	ldrb	w7, [x0]
  404c14:	cmp	w7, #0x3f
  404c18:	b.ls	404c60 <__fxstatat@plt+0x2cc0>  // b.plast
  404c1c:	cmp	w7, #0x5a
  404c20:	b.hi	404d14 <__fxstatat@plt+0x2d74>  // b.pmore
  404c24:	cmp	w7, #0x40
  404c28:	b.eq	404d24 <__fxstatat@plt+0x2d84>  // b.none
  404c2c:	mov	w20, w14
  404c30:	mov	w3, #0x0                   	// #0
  404c34:	b	404f78 <__fxstatat@plt+0x2fd8>
  404c38:	mov	w18, #0x0                   	// #0
  404c3c:	b	404c0c <__fxstatat@plt+0x2c6c>
  404c40:	cmp	w0, #0x23
  404c44:	b.hi	404d24 <__fxstatat@plt+0x2d84>  // b.pmore
  404c48:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  404c4c:	add	x1, x1, #0x1e4
  404c50:	ldrh	w0, [x1, w0, uxtw #1]
  404c54:	adr	x1, 404c60 <__fxstatat@plt+0x2cc0>
  404c58:	add	x0, x1, w0, sxth #2
  404c5c:	br	x0
  404c60:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404c64:	add	x0, x0, #0x22c
  404c68:	ldrh	w0, [x0, w7, uxtw #1]
  404c6c:	adr	x1, 404c78 <__fxstatat@plt+0x2cd8>
  404c70:	add	x0, x1, w0, sxth #2
  404c74:	br	x0
  404c78:	mov	w0, #0x72                  	// #114
  404c7c:	cmp	w28, #0x0
  404c80:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  404c84:	b.ne	404c94 <__fxstatat@plt+0x2cf4>  // b.any
  404c88:	mov	w25, #0x2                   	// #2
  404c8c:	b	404ed0 <__fxstatat@plt+0x2f30>
  404c90:	mov	w0, #0x62                  	// #98
  404c94:	cbz	w22, 404e58 <__fxstatat@plt+0x2eb8>
  404c98:	mov	w7, w0
  404c9c:	mov	w20, #0x0                   	// #0
  404ca0:	cmp	w25, #0x2
  404ca4:	cset	w0, eq  // eq = none
  404ca8:	cbnz	w28, 404ed0 <__fxstatat@plt+0x2f30>
  404cac:	eor	w1, w23, #0x1
  404cb0:	ands	w0, w0, w1
  404cb4:	b.eq	404cf8 <__fxstatat@plt+0x2d58>  // b.none
  404cb8:	cmp	x27, x19
  404cbc:	b.ls	404cc8 <__fxstatat@plt+0x2d28>  // b.plast
  404cc0:	mov	w1, #0x27                  	// #39
  404cc4:	strb	w1, [x26, x19]
  404cc8:	add	x1, x19, #0x1
  404ccc:	cmp	x27, x1
  404cd0:	b.ls	404cdc <__fxstatat@plt+0x2d3c>  // b.plast
  404cd4:	mov	w2, #0x24                  	// #36
  404cd8:	strb	w2, [x26, x1]
  404cdc:	add	x1, x19, #0x2
  404ce0:	cmp	x27, x1
  404ce4:	b.ls	404cf0 <__fxstatat@plt+0x2d50>  // b.plast
  404ce8:	mov	w2, #0x27                  	// #39
  404cec:	strb	w2, [x26, x1]
  404cf0:	add	x19, x19, #0x3
  404cf4:	mov	w23, w0
  404cf8:	cmp	x27, x19
  404cfc:	b.ls	404d08 <__fxstatat@plt+0x2d68>  // b.plast
  404d00:	mov	w0, #0x5c                  	// #92
  404d04:	strb	w0, [x26, x19]
  404d08:	add	x19, x19, #0x1
  404d0c:	mov	w3, w14
  404d10:	b	404fb4 <__fxstatat@plt+0x3014>
  404d14:	sub	w0, w7, #0x5b
  404d18:	and	w1, w0, #0xff
  404d1c:	cmp	w1, #0x23
  404d20:	b.ls	404c40 <__fxstatat@plt+0x2ca0>  // b.plast
  404d24:	ldr	x0, [sp, #160]
  404d28:	cmp	x0, #0x1
  404d2c:	b.ne	405124 <__fxstatat@plt+0x3184>  // b.any
  404d30:	str	x13, [sp, #136]
  404d34:	stp	x6, x10, [sp, #168]
  404d38:	str	w7, [sp, #184]
  404d3c:	str	w18, [sp, #192]
  404d40:	str	w14, [sp, #200]
  404d44:	bl	401e00 <__ctype_b_loc@plt>
  404d48:	ldr	w7, [sp, #184]
  404d4c:	ldr	x0, [x0]
  404d50:	ldp	x15, x6, [sp, #160]
  404d54:	ldrh	w20, [x0, w7, uxtw #1]
  404d58:	ldr	w18, [sp, #192]
  404d5c:	ldr	w14, [sp, #200]
  404d60:	ldr	x13, [sp, #136]
  404d64:	ubfx	x20, x20, #14, #1
  404d68:	ldr	x10, [sp, #176]
  404d6c:	eor	w3, w20, #0x1
  404d70:	and	w3, w22, w3
  404d74:	ands	w3, w3, #0xff
  404d78:	b.eq	404f78 <__fxstatat@plt+0x2fd8>  // b.none
  404d7c:	mov	w20, #0x0                   	// #0
  404d80:	b	405294 <__fxstatat@plt+0x32f4>
  404d84:	cbz	w22, 404e50 <__fxstatat@plt+0x2eb0>
  404d88:	cmp	w25, #0x2
  404d8c:	cset	w0, eq  // eq = none
  404d90:	cbnz	w28, 405480 <__fxstatat@plt+0x34e0>
  404d94:	eor	w1, w23, #0x1
  404d98:	ands	w1, w0, w1
  404d9c:	b.eq	404e48 <__fxstatat@plt+0x2ea8>  // b.none
  404da0:	cmp	x27, x19
  404da4:	b.ls	404db0 <__fxstatat@plt+0x2e10>  // b.plast
  404da8:	mov	w0, #0x27                  	// #39
  404dac:	strb	w0, [x26, x19]
  404db0:	add	x0, x19, #0x1
  404db4:	cmp	x27, x0
  404db8:	b.ls	404dc4 <__fxstatat@plt+0x2e24>  // b.plast
  404dbc:	mov	w2, #0x24                  	// #36
  404dc0:	strb	w2, [x26, x0]
  404dc4:	add	x0, x19, #0x2
  404dc8:	cmp	x27, x0
  404dcc:	b.ls	404dd8 <__fxstatat@plt+0x2e38>  // b.plast
  404dd0:	mov	w2, #0x27                  	// #39
  404dd4:	strb	w2, [x26, x0]
  404dd8:	add	x0, x19, #0x3
  404ddc:	mov	w23, w1
  404de0:	cmp	x27, x0
  404de4:	b.ls	404df0 <__fxstatat@plt+0x2e50>  // b.plast
  404de8:	mov	w1, #0x5c                  	// #92
  404dec:	strb	w1, [x26, x0]
  404df0:	add	x19, x0, #0x1
  404df4:	cbz	w3, 4053c4 <__fxstatat@plt+0x3424>
  404df8:	add	x1, x13, #0x1
  404dfc:	cmp	x1, x24
  404e00:	b.cs	404e40 <__fxstatat@plt+0x2ea0>  // b.hs, b.nlast
  404e04:	ldrb	w1, [x21, x1]
  404e08:	sub	w1, w1, #0x30
  404e0c:	and	w1, w1, #0xff
  404e10:	cmp	w1, #0x9
  404e14:	b.hi	404e40 <__fxstatat@plt+0x2ea0>  // b.pmore
  404e18:	cmp	x27, x19
  404e1c:	b.ls	404e28 <__fxstatat@plt+0x2e88>  // b.plast
  404e20:	mov	w1, #0x30                  	// #48
  404e24:	strb	w1, [x26, x19]
  404e28:	add	x1, x0, #0x2
  404e2c:	cmp	x27, x1
  404e30:	b.ls	404e3c <__fxstatat@plt+0x2e9c>  // b.plast
  404e34:	mov	w2, #0x30                  	// #48
  404e38:	strb	w2, [x26, x1]
  404e3c:	add	x19, x0, #0x3
  404e40:	mov	w20, #0x0                   	// #0
  404e44:	b	4053cc <__fxstatat@plt+0x342c>
  404e48:	mov	x0, x19
  404e4c:	b	404de0 <__fxstatat@plt+0x2e40>
  404e50:	ldr	x0, [sp, #120]
  404e54:	tbnz	w0, #0, 40500c <__fxstatat@plt+0x306c>
  404e58:	mov	w20, #0x0                   	// #0
  404e5c:	b	404c30 <__fxstatat@plt+0x2c90>
  404e60:	cmp	w25, #0x2
  404e64:	b.eq	404ecc <__fxstatat@plt+0x2f2c>  // b.none
  404e68:	cmp	w25, #0x5
  404e6c:	b.ne	404e58 <__fxstatat@plt+0x2eb8>  // b.any
  404e70:	ldr	x0, [sp, #120]
  404e74:	tbz	w0, #2, 404e58 <__fxstatat@plt+0x2eb8>
  404e78:	add	x1, x13, #0x2
  404e7c:	cmp	x1, x24
  404e80:	b.cs	404e58 <__fxstatat@plt+0x2eb8>  // b.hs, b.nlast
  404e84:	ldr	x0, [sp, #136]
  404e88:	ldrb	w0, [x0, #1]
  404e8c:	cmp	w0, #0x3f
  404e90:	b.ne	404e58 <__fxstatat@plt+0x2eb8>  // b.any
  404e94:	ldrb	w7, [x21, x1]
  404e98:	cmp	w7, #0x2f
  404e9c:	b.hi	404f08 <__fxstatat@plt+0x2f68>  // b.pmore
  404ea0:	cmp	w7, #0x20
  404ea4:	b.ls	4053dc <__fxstatat@plt+0x343c>  // b.plast
  404ea8:	sub	w2, w7, #0x21
  404eac:	cmp	w2, #0xe
  404eb0:	b.hi	4053d4 <__fxstatat@plt+0x3434>  // b.pmore
  404eb4:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  404eb8:	add	x0, x0, #0x2ac
  404ebc:	ldrh	w0, [x0, w2, uxtw #1]
  404ec0:	adr	x2, 404ecc <__fxstatat@plt+0x2f2c>
  404ec4:	add	x0, x2, w0, sxth #2
  404ec8:	br	x0
  404ecc:	cbz	w28, 404e58 <__fxstatat@plt+0x2eb8>
  404ed0:	ldr	x0, [sp, #240]
  404ed4:	cmp	w22, #0x0
  404ed8:	str	x0, [sp]
  404edc:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  404ee0:	ldr	w0, [sp, #120]
  404ee4:	mov	x3, x24
  404ee8:	mov	x2, x21
  404eec:	mov	x1, x27
  404ef0:	and	w5, w0, #0xfffffffd
  404ef4:	mov	x6, #0x0                   	// #0
  404ef8:	mov	w0, #0x4                   	// #4
  404efc:	csel	w4, w25, w0, ne  // ne = any
  404f00:	ldr	x7, [sp, #128]
  404f04:	b	404a40 <__fxstatat@plt+0x2aa0>
  404f08:	sub	w2, w7, #0x3c
  404f0c:	and	w2, w2, #0xff
  404f10:	cmp	w2, #0x2
  404f14:	b.hi	4053dc <__fxstatat@plt+0x343c>  // b.pmore
  404f18:	cbnz	w28, 404ed0 <__fxstatat@plt+0x2f30>
  404f1c:	cmp	x27, x19
  404f20:	b.ls	404f2c <__fxstatat@plt+0x2f8c>  // b.plast
  404f24:	mov	w0, #0x3f                  	// #63
  404f28:	strb	w0, [x26, x19]
  404f2c:	add	x0, x19, #0x1
  404f30:	cmp	x27, x0
  404f34:	b.ls	404f40 <__fxstatat@plt+0x2fa0>  // b.plast
  404f38:	mov	w2, #0x22                  	// #34
  404f3c:	strb	w2, [x26, x0]
  404f40:	add	x0, x19, #0x2
  404f44:	cmp	x27, x0
  404f48:	b.ls	404f54 <__fxstatat@plt+0x2fb4>  // b.plast
  404f4c:	mov	w2, #0x22                  	// #34
  404f50:	strb	w2, [x26, x0]
  404f54:	add	x0, x19, #0x3
  404f58:	cmp	x27, x0
  404f5c:	b.ls	404f68 <__fxstatat@plt+0x2fc8>  // b.plast
  404f60:	mov	w2, #0x3f                  	// #63
  404f64:	strb	w2, [x26, x0]
  404f68:	add	x19, x19, #0x4
  404f6c:	mov	x13, x1
  404f70:	mov	w20, #0x0                   	// #0
  404f74:	mov	w3, #0x0                   	// #0
  404f78:	cmp	w25, #0x2
  404f7c:	eor	w0, w22, #0x1
  404f80:	cset	w1, eq  // eq = none
  404f84:	orr	w0, w1, w0
  404f88:	tst	w0, #0xff
  404f8c:	b.eq	404f94 <__fxstatat@plt+0x2ff4>  // b.none
  404f90:	cbz	w28, 404fb0 <__fxstatat@plt+0x3010>
  404f94:	ldr	x0, [sp, #152]
  404f98:	cbz	x0, 404fb0 <__fxstatat@plt+0x3010>
  404f9c:	ldr	x1, [sp, #152]
  404fa0:	ubfx	x0, x7, #5, #8
  404fa4:	ldr	w0, [x1, x0, lsl #2]
  404fa8:	lsr	w0, w0, w7
  404fac:	tbnz	w0, #0, 404ca0 <__fxstatat@plt+0x2d00>
  404fb0:	cbnz	w18, 404ca0 <__fxstatat@plt+0x2d00>
  404fb4:	eor	w3, w3, #0x1
  404fb8:	tst	w23, w3
  404fbc:	b.eq	404fec <__fxstatat@plt+0x304c>  // b.none
  404fc0:	cmp	x27, x19
  404fc4:	b.ls	404fd0 <__fxstatat@plt+0x3030>  // b.plast
  404fc8:	mov	w0, #0x27                  	// #39
  404fcc:	strb	w0, [x26, x19]
  404fd0:	add	x0, x19, #0x1
  404fd4:	cmp	x27, x0
  404fd8:	b.ls	404fe4 <__fxstatat@plt+0x3044>  // b.plast
  404fdc:	mov	w1, #0x27                  	// #39
  404fe0:	strb	w1, [x26, x0]
  404fe4:	add	x19, x19, #0x2
  404fe8:	mov	w23, #0x0                   	// #0
  404fec:	cmp	x27, x19
  404ff0:	b.ls	404ff8 <__fxstatat@plt+0x3058>  // b.plast
  404ff4:	strb	w7, [x26, x19]
  404ff8:	ldr	w0, [sp, #148]
  404ffc:	cmp	w20, #0x0
  405000:	add	x19, x19, #0x1
  405004:	csel	w0, w0, wzr, ne  // ne = any
  405008:	str	w0, [sp, #148]
  40500c:	add	x13, x13, #0x1
  405010:	b	4049d0 <__fxstatat@plt+0x2a30>
  405014:	mov	w0, #0x74                  	// #116
  405018:	b	404c7c <__fxstatat@plt+0x2cdc>
  40501c:	mov	w0, #0x76                  	// #118
  405020:	b	404c94 <__fxstatat@plt+0x2cf4>
  405024:	cmp	w25, #0x2
  405028:	b.ne	40503c <__fxstatat@plt+0x309c>  // b.any
  40502c:	cbnz	w28, 404ed0 <__fxstatat@plt+0x2f30>
  405030:	mov	w20, #0x0                   	// #0
  405034:	mov	w3, #0x0                   	// #0
  405038:	b	404fb4 <__fxstatat@plt+0x3014>
  40503c:	cmp	w22, #0x0
  405040:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  405044:	b.eq	40504c <__fxstatat@plt+0x30ac>  // b.none
  405048:	cbnz	x10, 405030 <__fxstatat@plt+0x3090>
  40504c:	mov	w0, w7
  405050:	b	404c7c <__fxstatat@plt+0x2cdc>
  405054:	mov	w0, #0x6e                  	// #110
  405058:	b	404c7c <__fxstatat@plt+0x2cdc>
  40505c:	mov	w0, #0x61                  	// #97
  405060:	b	404c94 <__fxstatat@plt+0x2cf4>
  405064:	mov	w0, #0x66                  	// #102
  405068:	b	404c94 <__fxstatat@plt+0x2cf4>
  40506c:	cmn	x24, #0x1
  405070:	b.ne	40509c <__fxstatat@plt+0x30fc>  // b.any
  405074:	ldrb	w0, [x21, #1]
  405078:	cmp	w0, #0x0
  40507c:	cset	w0, ne  // ne = any
  405080:	cbnz	w0, 404e58 <__fxstatat@plt+0x2eb8>
  405084:	cbnz	x13, 404e58 <__fxstatat@plt+0x2eb8>
  405088:	mov	w20, w14
  40508c:	cmp	w25, #0x2
  405090:	csel	w3, w28, wzr, eq  // eq = none
  405094:	cbz	w3, 404f78 <__fxstatat@plt+0x2fd8>
  405098:	b	404c88 <__fxstatat@plt+0x2ce8>
  40509c:	cmp	x24, #0x1
  4050a0:	b	40507c <__fxstatat@plt+0x30dc>
  4050a4:	mov	w20, #0x0                   	// #0
  4050a8:	b	40508c <__fxstatat@plt+0x30ec>
  4050ac:	cmp	w25, #0x2
  4050b0:	b.ne	4053e4 <__fxstatat@plt+0x3444>  // b.any
  4050b4:	cbnz	w28, 404ed0 <__fxstatat@plt+0x2f30>
  4050b8:	ldr	x0, [sp, #112]
  4050bc:	cmp	x27, #0x0
  4050c0:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4050c4:	b.eq	405118 <__fxstatat@plt+0x3178>  // b.none
  4050c8:	cmp	x27, x19
  4050cc:	b.ls	4050d8 <__fxstatat@plt+0x3138>  // b.plast
  4050d0:	mov	w0, #0x27                  	// #39
  4050d4:	strb	w0, [x26, x19]
  4050d8:	add	x0, x19, #0x1
  4050dc:	cmp	x0, x27
  4050e0:	b.cs	4050ec <__fxstatat@plt+0x314c>  // b.hs, b.nlast
  4050e4:	mov	w1, #0x5c                  	// #92
  4050e8:	strb	w1, [x26, x0]
  4050ec:	add	x0, x19, #0x2
  4050f0:	cmp	x0, x27
  4050f4:	b.cs	405100 <__fxstatat@plt+0x3160>  // b.hs, b.nlast
  4050f8:	mov	w1, #0x27                  	// #39
  4050fc:	strb	w1, [x26, x0]
  405100:	add	x19, x19, #0x3
  405104:	mov	w20, w14
  405108:	mov	w3, #0x0                   	// #0
  40510c:	mov	w23, #0x0                   	// #0
  405110:	str	w14, [sp, #144]
  405114:	b	404f78 <__fxstatat@plt+0x2fd8>
  405118:	str	x27, [sp, #112]
  40511c:	mov	x27, #0x0                   	// #0
  405120:	b	4050d8 <__fxstatat@plt+0x3138>
  405124:	str	xzr, [sp, #232]
  405128:	cmn	x24, #0x1
  40512c:	b.ne	405164 <__fxstatat@plt+0x31c4>  // b.any
  405130:	mov	x0, x21
  405134:	stp	x13, x6, [sp, #168]
  405138:	str	x10, [sp, #184]
  40513c:	str	w7, [sp, #192]
  405140:	str	w18, [sp, #200]
  405144:	str	w14, [sp, #208]
  405148:	bl	401ae0 <strlen@plt>
  40514c:	ldp	x13, x6, [sp, #168]
  405150:	mov	x24, x0
  405154:	ldr	w7, [sp, #192]
  405158:	ldr	w18, [sp, #200]
  40515c:	ldr	w14, [sp, #208]
  405160:	ldr	x10, [sp, #184]
  405164:	mov	w20, w14
  405168:	mov	x15, #0x0                   	// #0
  40516c:	add	x2, x13, x15
  405170:	add	x3, sp, #0xe8
  405174:	add	x1, x21, x2
  405178:	add	x0, sp, #0xe4
  40517c:	sub	x2, x24, x2
  405180:	stp	x1, x13, [sp, #168]
  405184:	stp	x15, x6, [sp, #184]
  405188:	str	x10, [sp, #200]
  40518c:	stp	w7, w18, [sp, #208]
  405190:	str	w14, [sp, #216]
  405194:	bl	407734 <__fxstatat@plt+0x5794>
  405198:	ldp	w7, w18, [sp, #208]
  40519c:	mov	x3, x0
  4051a0:	ldr	w14, [sp, #216]
  4051a4:	ldp	x13, x15, [sp, #176]
  4051a8:	ldp	x6, x10, [sp, #192]
  4051ac:	cbz	x0, 40528c <__fxstatat@plt+0x32ec>
  4051b0:	cmn	x0, #0x1
  4051b4:	b.eq	4051dc <__fxstatat@plt+0x323c>  // b.none
  4051b8:	cmn	x0, #0x2
  4051bc:	ldr	x1, [sp, #168]
  4051c0:	b.ne	4051ec <__fxstatat@plt+0x324c>  // b.any
  4051c4:	add	x0, x13, x15
  4051c8:	cmp	x24, x0
  4051cc:	b.ls	4051dc <__fxstatat@plt+0x323c>  // b.plast
  4051d0:	ldr	x0, [sp, #136]
  4051d4:	ldrb	w0, [x0, x15]
  4051d8:	cbnz	w0, 4051e4 <__fxstatat@plt+0x3244>
  4051dc:	mov	w20, #0x0                   	// #0
  4051e0:	b	40528c <__fxstatat@plt+0x32ec>
  4051e4:	add	x15, x15, #0x1
  4051e8:	b	4051c4 <__fxstatat@plt+0x3224>
  4051ec:	cmp	w28, #0x0
  4051f0:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4051f4:	b.ne	405238 <__fxstatat@plt+0x3298>  // b.any
  4051f8:	mov	x0, #0x1                   	// #1
  4051fc:	b	405230 <__fxstatat@plt+0x3290>
  405200:	ldrb	w2, [x1, x0]
  405204:	sub	w2, w2, #0x5b
  405208:	and	w2, w2, #0xff
  40520c:	cmp	w2, #0x21
  405210:	b.hi	40522c <__fxstatat@plt+0x328c>  // b.pmore
  405214:	mov	x4, #0x1                   	// #1
  405218:	lsl	x2, x4, x2
  40521c:	mov	x4, #0x2b                  	// #43
  405220:	movk	x4, #0x2, lsl #32
  405224:	tst	x2, x4
  405228:	b.ne	404c88 <__fxstatat@plt+0x2ce8>  // b.any
  40522c:	add	x0, x0, #0x1
  405230:	cmp	x0, x3
  405234:	b.ne	405200 <__fxstatat@plt+0x3260>  // b.any
  405238:	ldr	w0, [sp, #228]
  40523c:	stp	x15, x13, [sp, #168]
  405240:	stp	x6, x10, [sp, #184]
  405244:	str	w7, [sp, #200]
  405248:	stp	w18, w14, [sp, #208]
  40524c:	str	x3, [sp, #216]
  405250:	bl	401f30 <iswprint@plt>
  405254:	ldr	x15, [sp, #168]
  405258:	cmp	w0, #0x0
  40525c:	ldr	x3, [sp, #216]
  405260:	csel	w20, w20, wzr, ne  // ne = any
  405264:	add	x0, sp, #0xe8
  405268:	add	x15, x15, x3
  40526c:	str	x15, [sp, #168]
  405270:	str	x15, [sp, #216]
  405274:	bl	401d90 <mbsinit@plt>
  405278:	ldr	w7, [sp, #200]
  40527c:	ldp	w18, w14, [sp, #208]
  405280:	ldp	x15, x13, [sp, #168]
  405284:	ldp	x6, x10, [sp, #184]
  405288:	cbz	w0, 40516c <__fxstatat@plt+0x31cc>
  40528c:	cmp	x15, #0x1
  405290:	b.ls	404d6c <__fxstatat@plt+0x2dcc>  // b.plast
  405294:	eor	w0, w20, #0x1
  405298:	add	x15, x13, x15
  40529c:	and	w0, w22, w0
  4052a0:	mov	w3, #0x0                   	// #0
  4052a4:	and	w0, w0, #0xff
  4052a8:	mov	w16, #0x5c                  	// #92
  4052ac:	mov	w1, #0x27                  	// #39
  4052b0:	mov	w17, #0x24                  	// #36
  4052b4:	cbz	w0, 4053a8 <__fxstatat@plt+0x3408>
  4052b8:	cmp	w25, #0x2
  4052bc:	cset	w3, eq  // eq = none
  4052c0:	cbnz	w28, 405480 <__fxstatat@plt+0x34e0>
  4052c4:	eor	w2, w23, #0x1
  4052c8:	ands	w2, w3, w2
  4052cc:	b.eq	405304 <__fxstatat@plt+0x3364>  // b.none
  4052d0:	cmp	x27, x19
  4052d4:	b.ls	4052dc <__fxstatat@plt+0x333c>  // b.plast
  4052d8:	strb	w1, [x26, x19]
  4052dc:	add	x3, x19, #0x1
  4052e0:	cmp	x27, x3
  4052e4:	b.ls	4052ec <__fxstatat@plt+0x334c>  // b.plast
  4052e8:	strb	w17, [x26, x3]
  4052ec:	add	x3, x19, #0x2
  4052f0:	cmp	x27, x3
  4052f4:	b.ls	4052fc <__fxstatat@plt+0x335c>  // b.plast
  4052f8:	strb	w1, [x26, x3]
  4052fc:	add	x19, x19, #0x3
  405300:	mov	w23, w2
  405304:	cmp	x27, x19
  405308:	b.ls	405310 <__fxstatat@plt+0x3370>  // b.plast
  40530c:	strb	w16, [x26, x19]
  405310:	add	x3, x19, #0x1
  405314:	cmp	x27, x3
  405318:	b.ls	405328 <__fxstatat@plt+0x3388>  // b.plast
  40531c:	lsr	w2, w7, #6
  405320:	add	w2, w2, #0x30
  405324:	strb	w2, [x26, x3]
  405328:	add	x3, x19, #0x2
  40532c:	cmp	x27, x3
  405330:	b.ls	405340 <__fxstatat@plt+0x33a0>  // b.plast
  405334:	ubfx	x2, x7, #3, #3
  405338:	add	w2, w2, #0x30
  40533c:	strb	w2, [x26, x3]
  405340:	and	w7, w7, #0x7
  405344:	add	x19, x19, #0x3
  405348:	add	w7, w7, #0x30
  40534c:	mov	w3, w0
  405350:	add	x2, x13, #0x1
  405354:	eor	w14, w3, #0x1
  405358:	and	w14, w23, w14
  40535c:	cmp	x2, x15
  405360:	b.cs	404fb4 <__fxstatat@plt+0x3014>  // b.hs, b.nlast
  405364:	cbz	w14, 40538c <__fxstatat@plt+0x33ec>
  405368:	cmp	x27, x19
  40536c:	b.ls	405374 <__fxstatat@plt+0x33d4>  // b.plast
  405370:	strb	w1, [x26, x19]
  405374:	add	x13, x19, #0x1
  405378:	cmp	x27, x13
  40537c:	b.ls	405384 <__fxstatat@plt+0x33e4>  // b.plast
  405380:	strb	w1, [x26, x13]
  405384:	add	x19, x19, #0x2
  405388:	mov	w23, #0x0                   	// #0
  40538c:	cmp	x27, x19
  405390:	b.ls	405398 <__fxstatat@plt+0x33f8>  // b.plast
  405394:	strb	w7, [x26, x19]
  405398:	ldrb	w7, [x21, x2]
  40539c:	add	x19, x19, #0x1
  4053a0:	mov	x13, x2
  4053a4:	b	4052b4 <__fxstatat@plt+0x3314>
  4053a8:	cbz	w18, 405350 <__fxstatat@plt+0x33b0>
  4053ac:	cmp	x27, x19
  4053b0:	b.ls	4053b8 <__fxstatat@plt+0x3418>  // b.plast
  4053b4:	strb	w16, [x26, x19]
  4053b8:	add	x19, x19, #0x1
  4053bc:	mov	w18, #0x0                   	// #0
  4053c0:	b	405350 <__fxstatat@plt+0x33b0>
  4053c4:	mov	w3, w22
  4053c8:	mov	w20, #0x0                   	// #0
  4053cc:	mov	w7, #0x30                  	// #48
  4053d0:	b	404f78 <__fxstatat@plt+0x2fd8>
  4053d4:	mov	w7, #0x3f                  	// #63
  4053d8:	b	404e58 <__fxstatat@plt+0x2eb8>
  4053dc:	mov	w7, w0
  4053e0:	b	404e58 <__fxstatat@plt+0x2eb8>
  4053e4:	mov	w20, w14
  4053e8:	str	w14, [sp, #144]
  4053ec:	b	404c30 <__fxstatat@plt+0x2c90>
  4053f0:	cmp	x24, x13
  4053f4:	b	4049e0 <__fxstatat@plt+0x2a40>
  4053f8:	ldr	x0, [sp, #112]
  4053fc:	cmp	x27, #0x0
  405400:	cset	w28, eq  // eq = none
  405404:	mov	w25, #0x2                   	// #2
  405408:	cmp	x0, #0x0
  40540c:	csel	w20, w28, wzr, ne  // ne = any
  405410:	cbnz	w20, 404984 <__fxstatat@plt+0x29e4>
  405414:	ldr	w0, [sp, #144]
  405418:	cmp	x6, #0x0
  40541c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405420:	mov	x0, x19
  405424:	b.ne	405478 <__fxstatat@plt+0x34d8>  // b.any
  405428:	cmp	x27, x0
  40542c:	b.ls	405434 <__fxstatat@plt+0x3494>  // b.plast
  405430:	strb	wzr, [x26, x0]
  405434:	ldp	x29, x30, [sp, #16]
  405438:	ldp	x19, x20, [sp, #32]
  40543c:	ldp	x21, x22, [sp, #48]
  405440:	ldp	x23, x24, [sp, #64]
  405444:	ldp	x25, x26, [sp, #80]
  405448:	ldp	x27, x28, [sp, #96]
  40544c:	add	sp, sp, #0xf0
  405450:	ret
  405454:	mov	w0, w5
  405458:	b	405418 <__fxstatat@plt+0x3478>
  40545c:	cmp	x27, x0
  405460:	b.ls	405468 <__fxstatat@plt+0x34c8>  // b.plast
  405464:	strb	w1, [x26, x0]
  405468:	add	x0, x0, #0x1
  40546c:	ldrb	w1, [x6, x0]
  405470:	cbnz	w1, 40545c <__fxstatat@plt+0x34bc>
  405474:	b	405428 <__fxstatat@plt+0x3488>
  405478:	sub	x6, x6, x19
  40547c:	b	40546c <__fxstatat@plt+0x34cc>
  405480:	mov	w22, w28
  405484:	b	404ed0 <__fxstatat@plt+0x2f30>
  405488:	sub	sp, sp, #0x80
  40548c:	stp	x29, x30, [sp, #16]
  405490:	add	x29, sp, #0x10
  405494:	stp	x19, x20, [sp, #32]
  405498:	mov	w19, w0
  40549c:	mov	x20, x3
  4054a0:	stp	x21, x22, [sp, #48]
  4054a4:	stp	x23, x24, [sp, #64]
  4054a8:	mov	x24, x1
  4054ac:	stp	x25, x26, [sp, #80]
  4054b0:	mov	x25, x2
  4054b4:	stp	x27, x28, [sp, #96]
  4054b8:	bl	401f50 <__errno_location@plt>
  4054bc:	mov	x23, x0
  4054c0:	ldr	w0, [x0]
  4054c4:	adrp	x27, 41d000 <__fxstatat@plt+0x1b060>
  4054c8:	str	w0, [sp, #116]
  4054cc:	ldr	x28, [x27, #688]
  4054d0:	tbz	w19, #31, 4054d8 <__fxstatat@plt+0x3538>
  4054d4:	bl	401d80 <abort@plt>
  4054d8:	add	x22, x27, #0x2b0
  4054dc:	ldr	w0, [x22, #8]
  4054e0:	cmp	w0, w19
  4054e4:	b.gt	405550 <__fxstatat@plt+0x35b0>
  4054e8:	mov	w0, #0x7fffffff            	// #2147483647
  4054ec:	cmp	w19, w0
  4054f0:	b.ne	4054f8 <__fxstatat@plt+0x3558>  // b.any
  4054f4:	bl	406edc <__fxstatat@plt+0x4f3c>
  4054f8:	add	x2, x22, #0x10
  4054fc:	add	w26, w19, #0x1
  405500:	cmp	x28, x2
  405504:	str	x2, [sp, #120]
  405508:	csel	x0, x28, xzr, ne  // ne = any
  40550c:	sbfiz	x1, x26, #4, #32
  405510:	bl	406d48 <__fxstatat@plt+0x4da8>
  405514:	str	x0, [x27, #688]
  405518:	ldr	x2, [sp, #120]
  40551c:	mov	x21, x0
  405520:	cmp	x28, x2
  405524:	b.ne	405530 <__fxstatat@plt+0x3590>  // b.any
  405528:	ldp	x0, x1, [x22, #16]
  40552c:	stp	x0, x1, [x21]
  405530:	ldr	w0, [x22, #8]
  405534:	mov	x28, x21
  405538:	mov	w1, #0x0                   	// #0
  40553c:	sub	w2, w26, w0
  405540:	add	x0, x21, w0, sxtw #4
  405544:	sbfiz	x2, x2, #4, #32
  405548:	bl	401cd0 <memset@plt>
  40554c:	str	w26, [x22, #8]
  405550:	sbfiz	x9, x19, #4, #32
  405554:	add	x19, x28, w19, sxtw #4
  405558:	ldp	x7, x0, [x20, #40]
  40555c:	add	x27, x20, #0x8
  405560:	ldp	w4, w26, [x20]
  405564:	mov	x6, x27
  405568:	ldr	x22, [x28, x9]
  40556c:	orr	w26, w26, #0x1
  405570:	ldr	x21, [x19, #8]
  405574:	str	x0, [sp]
  405578:	mov	x3, x25
  40557c:	mov	x2, x24
  405580:	mov	x1, x22
  405584:	mov	w5, w26
  405588:	mov	x0, x21
  40558c:	str	x9, [sp, #120]
  405590:	bl	4048f4 <__fxstatat@plt+0x2954>
  405594:	cmp	x22, x0
  405598:	b.hi	4055f4 <__fxstatat@plt+0x3654>  // b.pmore
  40559c:	ldr	x9, [sp, #120]
  4055a0:	add	x22, x0, #0x1
  4055a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4055a8:	add	x0, x0, #0x360
  4055ac:	cmp	x21, x0
  4055b0:	str	x22, [x28, x9]
  4055b4:	b.eq	4055c0 <__fxstatat@plt+0x3620>  // b.none
  4055b8:	mov	x0, x21
  4055bc:	bl	401e20 <free@plt>
  4055c0:	mov	x0, x22
  4055c4:	bl	406ce8 <__fxstatat@plt+0x4d48>
  4055c8:	ldp	x7, x1, [x20, #40]
  4055cc:	mov	x21, x0
  4055d0:	ldr	w4, [x20]
  4055d4:	mov	x6, x27
  4055d8:	str	x0, [x19, #8]
  4055dc:	mov	w5, w26
  4055e0:	str	x1, [sp]
  4055e4:	mov	x3, x25
  4055e8:	mov	x2, x24
  4055ec:	mov	x1, x22
  4055f0:	bl	4048f4 <__fxstatat@plt+0x2954>
  4055f4:	ldr	w0, [sp, #116]
  4055f8:	ldp	x29, x30, [sp, #16]
  4055fc:	ldp	x19, x20, [sp, #32]
  405600:	ldp	x25, x26, [sp, #80]
  405604:	ldp	x27, x28, [sp, #96]
  405608:	str	w0, [x23]
  40560c:	mov	x0, x21
  405610:	ldp	x21, x22, [sp, #48]
  405614:	ldp	x23, x24, [sp, #64]
  405618:	add	sp, sp, #0x80
  40561c:	ret
  405620:	stp	x29, x30, [sp, #-48]!
  405624:	mov	x29, sp
  405628:	stp	x19, x20, [sp, #16]
  40562c:	mov	x19, x0
  405630:	str	x21, [sp, #32]
  405634:	bl	401f50 <__errno_location@plt>
  405638:	ldr	w21, [x0]
  40563c:	mov	x20, x0
  405640:	cbnz	x19, 405650 <__fxstatat@plt+0x36b0>
  405644:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  405648:	add	x19, x19, #0x360
  40564c:	add	x19, x19, #0x100
  405650:	mov	x0, x19
  405654:	mov	x1, #0x38                  	// #56
  405658:	bl	406e84 <__fxstatat@plt+0x4ee4>
  40565c:	str	w21, [x20]
  405660:	ldp	x19, x20, [sp, #16]
  405664:	ldr	x21, [sp, #32]
  405668:	ldp	x29, x30, [sp], #48
  40566c:	ret
  405670:	cbnz	x0, 405680 <__fxstatat@plt+0x36e0>
  405674:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  405678:	add	x0, x0, #0x360
  40567c:	add	x0, x0, #0x100
  405680:	ldr	w0, [x0]
  405684:	ret
  405688:	cbnz	x0, 405698 <__fxstatat@plt+0x36f8>
  40568c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  405690:	add	x0, x0, #0x360
  405694:	add	x0, x0, #0x100
  405698:	str	w1, [x0]
  40569c:	ret
  4056a0:	and	w1, w1, #0xff
  4056a4:	cbnz	x0, 4056b4 <__fxstatat@plt+0x3714>
  4056a8:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  4056ac:	add	x0, x0, #0x360
  4056b0:	add	x0, x0, #0x100
  4056b4:	ubfx	x4, x1, #5, #3
  4056b8:	add	x0, x0, #0x8
  4056bc:	and	w3, w1, #0x1f
  4056c0:	lsl	x4, x4, #2
  4056c4:	ldr	w6, [x0, x4]
  4056c8:	lsr	w5, w6, w3
  4056cc:	eor	w1, w5, w2
  4056d0:	and	w1, w1, #0x1
  4056d4:	lsl	w1, w1, w3
  4056d8:	eor	w1, w1, w6
  4056dc:	str	w1, [x0, x4]
  4056e0:	and	w0, w5, #0x1
  4056e4:	ret
  4056e8:	mov	x2, x0
  4056ec:	cbnz	x0, 4056fc <__fxstatat@plt+0x375c>
  4056f0:	adrp	x2, 41d000 <__fxstatat@plt+0x1b060>
  4056f4:	add	x2, x2, #0x360
  4056f8:	add	x2, x2, #0x100
  4056fc:	ldr	w0, [x2, #4]
  405700:	str	w1, [x2, #4]
  405704:	ret
  405708:	cbnz	x0, 405718 <__fxstatat@plt+0x3778>
  40570c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  405710:	add	x0, x0, #0x360
  405714:	add	x0, x0, #0x100
  405718:	mov	w3, #0xa                   	// #10
  40571c:	str	w3, [x0]
  405720:	cmp	x1, #0x0
  405724:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405728:	b.ne	405738 <__fxstatat@plt+0x3798>  // b.any
  40572c:	stp	x29, x30, [sp, #-16]!
  405730:	mov	x29, sp
  405734:	bl	401d80 <abort@plt>
  405738:	stp	x1, x2, [x0, #40]
  40573c:	ret
  405740:	sub	sp, sp, #0x60
  405744:	stp	x29, x30, [sp, #16]
  405748:	add	x29, sp, #0x10
  40574c:	stp	x19, x20, [sp, #32]
  405750:	stp	x21, x22, [sp, #48]
  405754:	mov	x21, x0
  405758:	mov	x22, x1
  40575c:	stp	x23, x24, [sp, #64]
  405760:	mov	x23, x2
  405764:	mov	x24, x3
  405768:	str	x25, [sp, #80]
  40576c:	cbnz	x4, 4057d0 <__fxstatat@plt+0x3830>
  405770:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  405774:	add	x19, x19, #0x360
  405778:	add	x19, x19, #0x100
  40577c:	bl	401f50 <__errno_location@plt>
  405780:	ldr	w25, [x0]
  405784:	mov	x20, x0
  405788:	add	x6, x19, #0x8
  40578c:	ldr	x0, [x19, #48]
  405790:	str	x0, [sp]
  405794:	mov	x3, x24
  405798:	mov	x2, x23
  40579c:	ldp	w4, w5, [x19]
  4057a0:	mov	x1, x22
  4057a4:	ldr	x7, [x19, #40]
  4057a8:	mov	x0, x21
  4057ac:	bl	4048f4 <__fxstatat@plt+0x2954>
  4057b0:	ldp	x29, x30, [sp, #16]
  4057b4:	ldp	x21, x22, [sp, #48]
  4057b8:	ldp	x23, x24, [sp, #64]
  4057bc:	str	w25, [x20]
  4057c0:	ldp	x19, x20, [sp, #32]
  4057c4:	ldr	x25, [sp, #80]
  4057c8:	add	sp, sp, #0x60
  4057cc:	ret
  4057d0:	mov	x19, x4
  4057d4:	b	40577c <__fxstatat@plt+0x37dc>
  4057d8:	sub	sp, sp, #0x80
  4057dc:	stp	x29, x30, [sp, #16]
  4057e0:	add	x29, sp, #0x10
  4057e4:	stp	x19, x20, [sp, #32]
  4057e8:	mov	x20, x2
  4057ec:	stp	x21, x22, [sp, #48]
  4057f0:	stp	x23, x24, [sp, #64]
  4057f4:	mov	x23, x0
  4057f8:	mov	x24, x1
  4057fc:	stp	x25, x26, [sp, #80]
  405800:	stp	x27, x28, [sp, #96]
  405804:	cbnz	x3, 4058d4 <__fxstatat@plt+0x3934>
  405808:	adrp	x19, 41d000 <__fxstatat@plt+0x1b060>
  40580c:	add	x19, x19, #0x360
  405810:	add	x19, x19, #0x100
  405814:	bl	401f50 <__errno_location@plt>
  405818:	ldr	w8, [x0]
  40581c:	mov	x22, x0
  405820:	ldr	w5, [x19, #4]
  405824:	ldr	x0, [x19, #48]
  405828:	str	x0, [sp]
  40582c:	cmp	x20, #0x0
  405830:	add	x28, x19, #0x8
  405834:	cset	w25, eq  // eq = none
  405838:	ldr	w4, [x19]
  40583c:	ldr	x7, [x19, #40]
  405840:	orr	w25, w25, w5
  405844:	mov	x6, x28
  405848:	mov	x3, x24
  40584c:	mov	x2, x23
  405850:	mov	w5, w25
  405854:	mov	x1, #0x0                   	// #0
  405858:	mov	x0, #0x0                   	// #0
  40585c:	str	w8, [sp, #124]
  405860:	bl	4048f4 <__fxstatat@plt+0x2954>
  405864:	add	x27, x0, #0x1
  405868:	mov	x21, x0
  40586c:	mov	x0, x27
  405870:	bl	406ce8 <__fxstatat@plt+0x4d48>
  405874:	ldr	x1, [x19, #48]
  405878:	str	x1, [sp]
  40587c:	mov	x26, x0
  405880:	mov	x6, x28
  405884:	ldr	w4, [x19]
  405888:	mov	w5, w25
  40588c:	ldr	x7, [x19, #40]
  405890:	mov	x3, x24
  405894:	mov	x2, x23
  405898:	mov	x1, x27
  40589c:	bl	4048f4 <__fxstatat@plt+0x2954>
  4058a0:	ldr	w8, [sp, #124]
  4058a4:	str	w8, [x22]
  4058a8:	cbz	x20, 4058b0 <__fxstatat@plt+0x3910>
  4058ac:	str	x21, [x20]
  4058b0:	mov	x0, x26
  4058b4:	ldp	x29, x30, [sp, #16]
  4058b8:	ldp	x19, x20, [sp, #32]
  4058bc:	ldp	x21, x22, [sp, #48]
  4058c0:	ldp	x23, x24, [sp, #64]
  4058c4:	ldp	x25, x26, [sp, #80]
  4058c8:	ldp	x27, x28, [sp, #96]
  4058cc:	add	sp, sp, #0x80
  4058d0:	ret
  4058d4:	mov	x19, x3
  4058d8:	b	405814 <__fxstatat@plt+0x3874>
  4058dc:	mov	x3, x2
  4058e0:	mov	x2, #0x0                   	// #0
  4058e4:	b	4057d8 <__fxstatat@plt+0x3838>
  4058e8:	stp	x29, x30, [sp, #-64]!
  4058ec:	mov	x29, sp
  4058f0:	stp	x19, x20, [sp, #16]
  4058f4:	adrp	x20, 41d000 <__fxstatat@plt+0x1b060>
  4058f8:	add	x19, x20, #0x2b0
  4058fc:	stp	x21, x22, [sp, #32]
  405900:	mov	x22, #0x0                   	// #0
  405904:	ldr	x21, [x20, #688]
  405908:	str	x23, [sp, #48]
  40590c:	add	x23, x21, #0x8
  405910:	ldr	w0, [x19, #8]
  405914:	add	x22, x22, #0x1
  405918:	cmp	w0, w22
  40591c:	b.gt	405974 <__fxstatat@plt+0x39d4>
  405920:	ldr	x0, [x21, #8]
  405924:	adrp	x22, 41d000 <__fxstatat@plt+0x1b060>
  405928:	add	x22, x22, #0x360
  40592c:	cmp	x0, x22
  405930:	b.eq	405940 <__fxstatat@plt+0x39a0>  // b.none
  405934:	bl	401e20 <free@plt>
  405938:	mov	x0, #0x100                 	// #256
  40593c:	stp	x0, x22, [x19, #16]
  405940:	add	x22, x19, #0x10
  405944:	cmp	x21, x22
  405948:	b.eq	405958 <__fxstatat@plt+0x39b8>  // b.none
  40594c:	mov	x0, x21
  405950:	bl	401e20 <free@plt>
  405954:	str	x22, [x20, #688]
  405958:	mov	w0, #0x1                   	// #1
  40595c:	str	w0, [x19, #8]
  405960:	ldp	x19, x20, [sp, #16]
  405964:	ldp	x21, x22, [sp, #32]
  405968:	ldr	x23, [sp, #48]
  40596c:	ldp	x29, x30, [sp], #64
  405970:	ret
  405974:	lsl	x0, x22, #4
  405978:	ldr	x0, [x23, x0]
  40597c:	bl	401e20 <free@plt>
  405980:	b	405910 <__fxstatat@plt+0x3970>
  405984:	adrp	x3, 41d000 <__fxstatat@plt+0x1b060>
  405988:	add	x3, x3, #0x360
  40598c:	add	x3, x3, #0x100
  405990:	mov	x2, #0xffffffffffffffff    	// #-1
  405994:	b	405488 <__fxstatat@plt+0x34e8>
  405998:	adrp	x3, 41d000 <__fxstatat@plt+0x1b060>
  40599c:	add	x3, x3, #0x360
  4059a0:	add	x3, x3, #0x100
  4059a4:	b	405488 <__fxstatat@plt+0x34e8>
  4059a8:	mov	x1, x0
  4059ac:	mov	w0, #0x0                   	// #0
  4059b0:	b	405984 <__fxstatat@plt+0x39e4>
  4059b4:	mov	x2, x1
  4059b8:	mov	x1, x0
  4059bc:	mov	w0, #0x0                   	// #0
  4059c0:	b	405998 <__fxstatat@plt+0x39f8>
  4059c4:	stp	x29, x30, [sp, #-96]!
  4059c8:	add	x8, sp, #0x28
  4059cc:	mov	x29, sp
  4059d0:	stp	x19, x20, [sp, #16]
  4059d4:	mov	x20, x2
  4059d8:	mov	w19, w0
  4059dc:	mov	w0, w1
  4059e0:	bl	404780 <__fxstatat@plt+0x27e0>
  4059e4:	add	x3, sp, #0x28
  4059e8:	mov	x1, x20
  4059ec:	mov	w0, w19
  4059f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4059f4:	bl	405488 <__fxstatat@plt+0x34e8>
  4059f8:	ldp	x19, x20, [sp, #16]
  4059fc:	ldp	x29, x30, [sp], #96
  405a00:	ret
  405a04:	stp	x29, x30, [sp, #-112]!
  405a08:	add	x8, sp, #0x38
  405a0c:	mov	x29, sp
  405a10:	stp	x19, x20, [sp, #16]
  405a14:	mov	x20, x2
  405a18:	mov	w19, w0
  405a1c:	mov	w0, w1
  405a20:	str	x21, [sp, #32]
  405a24:	mov	x21, x3
  405a28:	bl	404780 <__fxstatat@plt+0x27e0>
  405a2c:	add	x3, sp, #0x38
  405a30:	mov	x2, x21
  405a34:	mov	x1, x20
  405a38:	mov	w0, w19
  405a3c:	bl	405488 <__fxstatat@plt+0x34e8>
  405a40:	ldp	x19, x20, [sp, #16]
  405a44:	ldr	x21, [sp, #32]
  405a48:	ldp	x29, x30, [sp], #112
  405a4c:	ret
  405a50:	mov	x2, x1
  405a54:	mov	w1, w0
  405a58:	mov	w0, #0x0                   	// #0
  405a5c:	b	4059c4 <__fxstatat@plt+0x3a24>
  405a60:	mov	x3, x2
  405a64:	mov	x2, x1
  405a68:	mov	w1, w0
  405a6c:	mov	w0, #0x0                   	// #0
  405a70:	b	405a04 <__fxstatat@plt+0x3a64>
  405a74:	stp	x29, x30, [sp, #-112]!
  405a78:	mov	x29, sp
  405a7c:	stp	x19, x20, [sp, #16]
  405a80:	mov	x20, x1
  405a84:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  405a88:	add	x1, x1, #0x360
  405a8c:	mov	x19, x0
  405a90:	add	x1, x1, #0x100
  405a94:	str	x21, [sp, #32]
  405a98:	and	w21, w2, #0xff
  405a9c:	mov	x2, #0x38                  	// #56
  405aa0:	add	x0, sp, x2
  405aa4:	bl	401ab0 <memcpy@plt>
  405aa8:	mov	w1, w21
  405aac:	add	x0, sp, #0x38
  405ab0:	mov	w2, #0x1                   	// #1
  405ab4:	bl	4056a0 <__fxstatat@plt+0x3700>
  405ab8:	add	x3, sp, #0x38
  405abc:	mov	x2, x20
  405ac0:	mov	x1, x19
  405ac4:	mov	w0, #0x0                   	// #0
  405ac8:	bl	405488 <__fxstatat@plt+0x34e8>
  405acc:	ldp	x19, x20, [sp, #16]
  405ad0:	ldr	x21, [sp, #32]
  405ad4:	ldp	x29, x30, [sp], #112
  405ad8:	ret
  405adc:	mov	w2, w1
  405ae0:	mov	x1, #0xffffffffffffffff    	// #-1
  405ae4:	b	405a74 <__fxstatat@plt+0x3ad4>
  405ae8:	mov	w1, #0x3a                  	// #58
  405aec:	b	405adc <__fxstatat@plt+0x3b3c>
  405af0:	mov	w2, #0x3a                  	// #58
  405af4:	b	405a74 <__fxstatat@plt+0x3ad4>
  405af8:	stp	x29, x30, [sp, #-160]!
  405afc:	add	x8, sp, #0x20
  405b00:	mov	x29, sp
  405b04:	stp	x19, x20, [sp, #16]
  405b08:	mov	x20, x2
  405b0c:	mov	w19, w0
  405b10:	mov	w0, w1
  405b14:	bl	404780 <__fxstatat@plt+0x27e0>
  405b18:	add	x1, sp, #0x20
  405b1c:	add	x0, sp, #0x68
  405b20:	mov	x2, #0x38                  	// #56
  405b24:	bl	401ab0 <memcpy@plt>
  405b28:	add	x0, sp, #0x68
  405b2c:	mov	w2, #0x1                   	// #1
  405b30:	mov	w1, #0x3a                  	// #58
  405b34:	bl	4056a0 <__fxstatat@plt+0x3700>
  405b38:	add	x3, sp, #0x68
  405b3c:	mov	x1, x20
  405b40:	mov	w0, w19
  405b44:	mov	x2, #0xffffffffffffffff    	// #-1
  405b48:	bl	405488 <__fxstatat@plt+0x34e8>
  405b4c:	ldp	x19, x20, [sp, #16]
  405b50:	ldp	x29, x30, [sp], #160
  405b54:	ret
  405b58:	stp	x29, x30, [sp, #-128]!
  405b5c:	mov	x29, sp
  405b60:	stp	x21, x22, [sp, #32]
  405b64:	mov	x22, x1
  405b68:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  405b6c:	add	x1, x1, #0x360
  405b70:	mov	x21, x4
  405b74:	add	x1, x1, #0x100
  405b78:	stp	x19, x20, [sp, #16]
  405b7c:	mov	x20, x3
  405b80:	mov	w19, w0
  405b84:	add	x0, sp, #0x48
  405b88:	str	x23, [sp, #48]
  405b8c:	mov	x23, x2
  405b90:	mov	x2, #0x38                  	// #56
  405b94:	bl	401ab0 <memcpy@plt>
  405b98:	mov	x2, x23
  405b9c:	mov	x1, x22
  405ba0:	add	x0, sp, #0x48
  405ba4:	bl	405708 <__fxstatat@plt+0x3768>
  405ba8:	add	x3, sp, #0x48
  405bac:	mov	x2, x21
  405bb0:	mov	x1, x20
  405bb4:	mov	w0, w19
  405bb8:	bl	405488 <__fxstatat@plt+0x34e8>
  405bbc:	ldp	x19, x20, [sp, #16]
  405bc0:	ldp	x21, x22, [sp, #32]
  405bc4:	ldr	x23, [sp, #48]
  405bc8:	ldp	x29, x30, [sp], #128
  405bcc:	ret
  405bd0:	mov	x4, #0xffffffffffffffff    	// #-1
  405bd4:	b	405b58 <__fxstatat@plt+0x3bb8>
  405bd8:	mov	x3, x2
  405bdc:	mov	x2, x1
  405be0:	mov	x1, x0
  405be4:	mov	w0, #0x0                   	// #0
  405be8:	b	405bd0 <__fxstatat@plt+0x3c30>
  405bec:	mov	x4, x3
  405bf0:	mov	x3, x2
  405bf4:	mov	x2, x1
  405bf8:	mov	x1, x0
  405bfc:	mov	w0, #0x0                   	// #0
  405c00:	b	405b58 <__fxstatat@plt+0x3bb8>
  405c04:	adrp	x3, 41d000 <__fxstatat@plt+0x1b060>
  405c08:	add	x3, x3, #0x2b0
  405c0c:	add	x3, x3, #0x20
  405c10:	b	405488 <__fxstatat@plt+0x34e8>
  405c14:	mov	x2, x1
  405c18:	mov	x1, x0
  405c1c:	mov	w0, #0x0                   	// #0
  405c20:	b	405c04 <__fxstatat@plt+0x3c64>
  405c24:	mov	x2, #0xffffffffffffffff    	// #-1
  405c28:	b	405c04 <__fxstatat@plt+0x3c64>
  405c2c:	mov	x1, x0
  405c30:	mov	w0, #0x0                   	// #0
  405c34:	b	405c24 <__fxstatat@plt+0x3c84>
  405c38:	stp	x29, x30, [sp, #-32]!
  405c3c:	mov	x29, sp
  405c40:	str	x19, [sp, #16]
  405c44:	mov	x19, x0
  405c48:	mov	x0, #0x18                  	// #24
  405c4c:	bl	406ce8 <__fxstatat@plt+0x4d48>
  405c50:	stp	x19, xzr, [x0]
  405c54:	str	xzr, [x0, #16]
  405c58:	ldr	x19, [sp, #16]
  405c5c:	ldp	x29, x30, [sp], #32
  405c60:	ret
  405c64:	stp	x29, x30, [sp, #-16]!
  405c68:	mov	x29, sp
  405c6c:	bl	405e44 <__fxstatat@plt+0x3ea4>
  405c70:	cbz	x0, 405c7c <__fxstatat@plt+0x3cdc>
  405c74:	ldp	x29, x30, [sp], #16
  405c78:	b	405c38 <__fxstatat@plt+0x3c98>
  405c7c:	ldp	x29, x30, [sp], #16
  405c80:	ret
  405c84:	ldr	x0, [x0]
  405c88:	ret
  405c8c:	stp	x29, x30, [sp, #-80]!
  405c90:	mov	x29, sp
  405c94:	stp	x21, x22, [sp, #32]
  405c98:	mov	x22, x1
  405c9c:	stp	x23, x24, [sp, #48]
  405ca0:	add	x23, x1, #0x1
  405ca4:	ldp	x24, x21, [x0]
  405ca8:	stp	x19, x20, [sp, #16]
  405cac:	mov	x20, x0
  405cb0:	ldr	x19, [x0, #16]
  405cb4:	cmp	x19, x22
  405cb8:	b.cs	405d00 <__fxstatat@plt+0x3d60>  // b.hs, b.nlast
  405cbc:	mov	x1, x19
  405cc0:	mov	x2, #0x0                   	// #0
  405cc4:	lsl	x1, x1, #8
  405cc8:	add	x2, x2, #0x1
  405ccc:	add	x1, x1, #0xff
  405cd0:	cmp	x22, x1
  405cd4:	b.hi	405cc4 <__fxstatat@plt+0x3d24>  // b.pmore
  405cd8:	add	x1, sp, #0x48
  405cdc:	mov	x0, x24
  405ce0:	bl	406068 <__fxstatat@plt+0x40c8>
  405ce4:	add	x1, sp, #0x48
  405ce8:	ldrb	w0, [x1], #1
  405cec:	lsl	x19, x19, #8
  405cf0:	add	x19, x19, #0xff
  405cf4:	cmp	x22, x19
  405cf8:	add	x21, x0, x21, lsl #8
  405cfc:	b.hi	405ce8 <__fxstatat@plt+0x3d48>  // b.pmore
  405d00:	cmp	x19, x22
  405d04:	b.ne	405d24 <__fxstatat@plt+0x3d84>  // b.any
  405d08:	stp	xzr, xzr, [x20, #8]
  405d0c:	mov	x0, x21
  405d10:	ldp	x19, x20, [sp, #16]
  405d14:	ldp	x21, x22, [sp, #32]
  405d18:	ldp	x23, x24, [sp, #48]
  405d1c:	ldp	x29, x30, [sp], #80
  405d20:	ret
  405d24:	udiv	x4, x21, x23
  405d28:	sub	x1, x19, x22
  405d2c:	udiv	x3, x1, x23
  405d30:	msub	x2, x4, x23, x21
  405d34:	msub	x1, x3, x23, x1
  405d38:	sub	x19, x19, x1
  405d3c:	cmp	x21, x19
  405d40:	b.hi	405d50 <__fxstatat@plt+0x3db0>  // b.pmore
  405d44:	mov	x21, x2
  405d48:	stp	x4, x3, [x20, #8]
  405d4c:	b	405d0c <__fxstatat@plt+0x3d6c>
  405d50:	sub	x19, x1, #0x1
  405d54:	mov	x21, x2
  405d58:	b	405cb4 <__fxstatat@plt+0x3d14>
  405d5c:	stp	x29, x30, [sp, #-32]!
  405d60:	mov	x2, #0xffffffffffffffff    	// #-1
  405d64:	mov	x1, #0x18                  	// #24
  405d68:	mov	x29, sp
  405d6c:	str	x19, [sp, #16]
  405d70:	mov	x19, x0
  405d74:	bl	401ec0 <__explicit_bzero_chk@plt>
  405d78:	mov	x0, x19
  405d7c:	ldr	x19, [sp, #16]
  405d80:	ldp	x29, x30, [sp], #32
  405d84:	b	401e20 <free@plt>
  405d88:	stp	x29, x30, [sp, #-48]!
  405d8c:	mov	x29, sp
  405d90:	stp	x19, x20, [sp, #16]
  405d94:	mov	x20, x0
  405d98:	ldr	x0, [x0]
  405d9c:	stp	x21, x22, [sp, #32]
  405da0:	bl	406190 <__fxstatat@plt+0x41f0>
  405da4:	mov	w21, w0
  405da8:	bl	401f50 <__errno_location@plt>
  405dac:	mov	x19, x0
  405db0:	mov	x0, x20
  405db4:	ldr	w22, [x19]
  405db8:	bl	405d5c <__fxstatat@plt+0x3dbc>
  405dbc:	str	w22, [x19]
  405dc0:	mov	w0, w21
  405dc4:	ldp	x19, x20, [sp, #16]
  405dc8:	ldp	x21, x22, [sp, #32]
  405dcc:	ldp	x29, x30, [sp], #48
  405dd0:	ret
  405dd4:	stp	x29, x30, [sp, #-48]!
  405dd8:	mov	x29, sp
  405ddc:	stp	x19, x20, [sp, #16]
  405de0:	stp	x21, x22, [sp, #32]
  405de4:	cbz	x0, 405e34 <__fxstatat@plt+0x3e94>
  405de8:	mov	x20, x0
  405dec:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  405df0:	ldr	w22, [x0, #680]
  405df4:	bl	401f50 <__errno_location@plt>
  405df8:	ldr	w21, [x0]
  405dfc:	mov	w2, #0x5                   	// #5
  405e00:	cbnz	w21, 405e38 <__fxstatat@plt+0x3e98>
  405e04:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  405e08:	add	x1, x1, #0x350
  405e0c:	mov	x0, #0x0                   	// #0
  405e10:	bl	401ef0 <dcgettext@plt>
  405e14:	mov	x19, x0
  405e18:	mov	x0, x20
  405e1c:	bl	405c2c <__fxstatat@plt+0x3c8c>
  405e20:	mov	x3, x0
  405e24:	mov	x2, x19
  405e28:	mov	w1, w21
  405e2c:	mov	w0, w22
  405e30:	bl	401b20 <error@plt>
  405e34:	bl	401d80 <abort@plt>
  405e38:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  405e3c:	add	x1, x1, #0x360
  405e40:	b	405e0c <__fxstatat@plt+0x3e6c>
  405e44:	stp	x29, x30, [sp, #-80]!
  405e48:	mov	x29, sp
  405e4c:	stp	x19, x20, [sp, #16]
  405e50:	stp	x21, x22, [sp, #32]
  405e54:	stp	x23, x24, [sp, #48]
  405e58:	cbnz	x1, 405e90 <__fxstatat@plt+0x3ef0>
  405e5c:	mov	x0, #0x1038                	// #4152
  405e60:	bl	406ce8 <__fxstatat@plt+0x4d48>
  405e64:	mov	x19, x0
  405e68:	adrp	x0, 405000 <__fxstatat@plt+0x3060>
  405e6c:	add	x0, x0, #0xdd4
  405e70:	stp	xzr, x0, [x19]
  405e74:	str	xzr, [x19, #16]
  405e78:	mov	x0, x19
  405e7c:	ldp	x19, x20, [sp, #16]
  405e80:	ldp	x21, x22, [sp, #32]
  405e84:	ldp	x23, x24, [sp, #48]
  405e88:	ldp	x29, x30, [sp], #80
  405e8c:	ret
  405e90:	mov	x21, x0
  405e94:	mov	x22, x1
  405e98:	cbz	x0, 405ef4 <__fxstatat@plt+0x3f54>
  405e9c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  405ea0:	add	x1, x1, #0x36f
  405ea4:	bl	40781c <__fxstatat@plt+0x587c>
  405ea8:	mov	x19, x0
  405eac:	cbz	x0, 405e78 <__fxstatat@plt+0x3ed8>
  405eb0:	mov	x0, #0x1038                	// #4152
  405eb4:	bl	406ce8 <__fxstatat@plt+0x4d48>
  405eb8:	mov	x20, x0
  405ebc:	adrp	x0, 405000 <__fxstatat@plt+0x3060>
  405ec0:	add	x0, x0, #0xdd4
  405ec4:	stp	x19, x0, [x20]
  405ec8:	str	x21, [x20, #16]
  405ecc:	cbz	x19, 405efc <__fxstatat@plt+0x3f5c>
  405ed0:	cmp	x22, #0x1, lsl #12
  405ed4:	mov	x3, #0x1000                	// #4096
  405ed8:	add	x1, x20, #0x18
  405edc:	csel	x3, x22, x3, ls  // ls = plast
  405ee0:	mov	x0, x19
  405ee4:	mov	w2, #0x0                   	// #0
  405ee8:	bl	401b70 <setvbuf@plt>
  405eec:	mov	x19, x20
  405ef0:	b	405e78 <__fxstatat@plt+0x3ed8>
  405ef4:	mov	x19, #0x0                   	// #0
  405ef8:	b	405eb0 <__fxstatat@plt+0x3f10>
  405efc:	mov	w1, #0x0                   	// #0
  405f00:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  405f04:	add	x21, x20, #0x20
  405f08:	add	x0, x0, #0x372
  405f0c:	str	xzr, [x20, #24]
  405f10:	bl	401c60 <open@plt>
  405f14:	mov	w23, w0
  405f18:	tbnz	w0, #31, 406050 <__fxstatat@plt+0x40b0>
  405f1c:	cmp	x22, #0x800
  405f20:	mov	x1, x21
  405f24:	mov	x3, #0x1018                	// #4120
  405f28:	mov	x2, #0x800                 	// #2048
  405f2c:	csel	x2, x22, x2, ls  // ls = plast
  405f30:	bl	401e90 <__read_chk@plt>
  405f34:	cmp	x0, #0x0
  405f38:	csel	x19, x0, xzr, ge  // ge = tcont
  405f3c:	mov	x22, x0
  405f40:	mov	w0, w23
  405f44:	bl	401d30 <close@plt>
  405f48:	cmp	x22, #0x7ff
  405f4c:	b.gt	405f84 <__fxstatat@plt+0x3fe4>
  405f50:	mov	x22, #0x800                 	// #2048
  405f54:	sub	x22, x22, x19
  405f58:	cmp	x22, #0x10
  405f5c:	mov	x0, #0x10                  	// #16
  405f60:	mov	x1, #0x0                   	// #0
  405f64:	csel	x22, x22, x0, ls  // ls = plast
  405f68:	add	x0, sp, #0x40
  405f6c:	bl	401cf0 <gettimeofday@plt>
  405f70:	add	x0, x21, x19
  405f74:	add	x19, x22, x19
  405f78:	mov	x2, x22
  405f7c:	add	x1, sp, #0x40
  405f80:	bl	401ab0 <memcpy@plt>
  405f84:	cmp	x19, #0x7ff
  405f88:	b.gt	406044 <__fxstatat@plt+0x40a4>
  405f8c:	mov	x22, #0x800                 	// #2048
  405f90:	sub	x23, x22, x19
  405f94:	mov	x24, #0x4                   	// #4
  405f98:	cmp	x23, x24
  405f9c:	csel	x23, x23, x24, ls  // ls = plast
  405fa0:	bl	401c00 <getpid@plt>
  405fa4:	str	w0, [sp, #64]
  405fa8:	mov	x2, x23
  405fac:	add	x0, x21, x19
  405fb0:	add	x1, sp, #0x40
  405fb4:	add	x19, x19, x23
  405fb8:	bl	401ab0 <memcpy@plt>
  405fbc:	cmp	x19, #0x7ff
  405fc0:	b.hi	406044 <__fxstatat@plt+0x40a4>  // b.pmore
  405fc4:	sub	x23, x22, x19
  405fc8:	cmp	x23, x24
  405fcc:	csel	x23, x23, x24, ls  // ls = plast
  405fd0:	bl	401c80 <getppid@plt>
  405fd4:	str	w0, [sp, #64]
  405fd8:	mov	x2, x23
  405fdc:	add	x0, x21, x19
  405fe0:	add	x1, sp, #0x40
  405fe4:	add	x19, x19, x23
  405fe8:	bl	401ab0 <memcpy@plt>
  405fec:	cmp	x19, #0x7ff
  405ff0:	b.hi	406044 <__fxstatat@plt+0x40a4>  // b.pmore
  405ff4:	sub	x23, x22, x19
  405ff8:	cmp	x23, x24
  405ffc:	csel	x23, x23, x24, ls  // ls = plast
  406000:	bl	401b50 <getuid@plt>
  406004:	str	w0, [sp, #64]
  406008:	mov	x2, x23
  40600c:	add	x0, x21, x19
  406010:	add	x1, sp, #0x40
  406014:	add	x19, x19, x23
  406018:	bl	401ab0 <memcpy@plt>
  40601c:	cmp	x19, #0x7ff
  406020:	b.hi	406044 <__fxstatat@plt+0x40a4>  // b.pmore
  406024:	bl	401e60 <getgid@plt>
  406028:	str	w0, [sp, #64]
  40602c:	sub	x2, x22, x19
  406030:	add	x1, sp, #0x40
  406034:	cmp	x2, x24
  406038:	add	x0, x21, x19
  40603c:	csel	x2, x2, x24, ls  // ls = plast
  406040:	bl	401ab0 <memcpy@plt>
  406044:	mov	x0, x21
  406048:	bl	4063fc <__fxstatat@plt+0x445c>
  40604c:	b	405eec <__fxstatat@plt+0x3f4c>
  406050:	mov	x19, #0x0                   	// #0
  406054:	b	405f50 <__fxstatat@plt+0x3fb0>
  406058:	str	x1, [x0, #8]
  40605c:	ret
  406060:	str	x1, [x0, #16]
  406064:	ret
  406068:	stp	x29, x30, [sp, #-80]!
  40606c:	mov	x29, sp
  406070:	stp	x21, x22, [sp, #32]
  406074:	mov	x21, x0
  406078:	ldr	x0, [x0]
  40607c:	stp	x19, x20, [sp, #16]
  406080:	mov	x20, x1
  406084:	stp	x23, x24, [sp, #48]
  406088:	mov	x19, x2
  40608c:	str	x25, [sp, #64]
  406090:	cbz	x0, 4060e4 <__fxstatat@plt+0x4144>
  406094:	ldr	x3, [x21]
  406098:	mov	x2, x19
  40609c:	mov	x1, #0x1                   	// #1
  4060a0:	mov	x0, x20
  4060a4:	bl	401da0 <fread_unlocked@plt>
  4060a8:	mov	x22, x0
  4060ac:	bl	401f50 <__errno_location@plt>
  4060b0:	add	x20, x20, x22
  4060b4:	ldr	w24, [x0]
  4060b8:	mov	x23, x0
  4060bc:	subs	x19, x19, x22
  4060c0:	b.eq	40611c <__fxstatat@plt+0x417c>  // b.none
  4060c4:	ldr	x0, [x21]
  4060c8:	bl	401b40 <ferror_unlocked@plt>
  4060cc:	cmp	w0, #0x0
  4060d0:	ldp	x1, x0, [x21, #8]
  4060d4:	csel	w24, w24, wzr, ne  // ne = any
  4060d8:	str	w24, [x23]
  4060dc:	blr	x1
  4060e0:	b	406094 <__fxstatat@plt+0x40f4>
  4060e4:	mov	x23, x21
  4060e8:	add	x24, x21, #0x838
  4060ec:	add	x21, x21, #0x20
  4060f0:	mov	x25, #0x800                 	// #2048
  4060f4:	ldr	x22, [x23, #24]!
  4060f8:	sub	x1, x25, x22
  4060fc:	add	x1, x24, x1
  406100:	cmp	x19, x22
  406104:	b.hi	406134 <__fxstatat@plt+0x4194>  // b.pmore
  406108:	mov	x2, x19
  40610c:	mov	x0, x20
  406110:	sub	x19, x22, x19
  406114:	bl	401ab0 <memcpy@plt>
  406118:	str	x19, [x23]
  40611c:	ldp	x19, x20, [sp, #16]
  406120:	ldp	x21, x22, [sp, #32]
  406124:	ldp	x23, x24, [sp, #48]
  406128:	ldr	x25, [sp, #64]
  40612c:	ldp	x29, x30, [sp], #80
  406130:	ret
  406134:	mov	x0, x20
  406138:	add	x20, x20, x22
  40613c:	mov	x2, x22
  406140:	bl	401ab0 <memcpy@plt>
  406144:	sub	x19, x19, x22
  406148:	tst	x20, #0x7
  40614c:	b.eq	406164 <__fxstatat@plt+0x41c4>  // b.none
  406150:	mov	x1, x24
  406154:	mov	x0, x21
  406158:	mov	x22, #0x800                 	// #2048
  40615c:	bl	4061dc <__fxstatat@plt+0x423c>
  406160:	b	4060f8 <__fxstatat@plt+0x4158>
  406164:	add	x22, x20, x19
  406168:	sub	x20, x22, x19
  40616c:	cmp	x19, #0x7ff
  406170:	b.ls	406150 <__fxstatat@plt+0x41b0>  // b.plast
  406174:	mov	x1, x20
  406178:	mov	x0, x21
  40617c:	bl	4061dc <__fxstatat@plt+0x423c>
  406180:	subs	x19, x19, #0x800
  406184:	b.ne	406168 <__fxstatat@plt+0x41c8>  // b.any
  406188:	str	xzr, [x23]
  40618c:	b	40611c <__fxstatat@plt+0x417c>
  406190:	stp	x29, x30, [sp, #-32]!
  406194:	mov	x2, #0xffffffffffffffff    	// #-1
  406198:	mov	x1, #0x1038                	// #4152
  40619c:	mov	x29, sp
  4061a0:	stp	x19, x20, [sp, #16]
  4061a4:	mov	x19, x0
  4061a8:	ldr	x20, [x0]
  4061ac:	bl	401ec0 <__explicit_bzero_chk@plt>
  4061b0:	mov	x0, x19
  4061b4:	bl	401e20 <free@plt>
  4061b8:	cbz	x20, 4061cc <__fxstatat@plt+0x422c>
  4061bc:	mov	x0, x20
  4061c0:	ldp	x19, x20, [sp, #16]
  4061c4:	ldp	x29, x30, [sp], #32
  4061c8:	b	4073b4 <__fxstatat@plt+0x5414>
  4061cc:	mov	w0, #0x0                   	// #0
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldp	x29, x30, [sp], #32
  4061d8:	ret
  4061dc:	ldr	x3, [x0, #2064]
  4061e0:	add	x6, x0, #0x400
  4061e4:	ldr	x4, [x0, #2056]
  4061e8:	add	x3, x3, #0x1
  4061ec:	ldr	x2, [x0, #2048]
  4061f0:	mov	x7, x1
  4061f4:	mov	x5, x0
  4061f8:	add	x4, x4, x3
  4061fc:	str	x3, [x0, #2064]
  406200:	ldr	x3, [x5, #1024]
  406204:	eor	x2, x2, x2, lsl #21
  406208:	add	x5, x5, #0x20
  40620c:	add	x7, x7, #0x20
  406210:	sub	x3, x3, #0x1
  406214:	sub	x2, x3, x2
  406218:	ldur	x3, [x5, #-32]
  40621c:	and	x8, x3, #0x7f8
  406220:	ldr	x8, [x0, x8]
  406224:	add	x8, x2, x8
  406228:	eor	x2, x2, x2, lsr #5
  40622c:	add	x4, x8, x4
  406230:	stur	x4, [x5, #-32]
  406234:	lsr	x4, x4, #8
  406238:	and	x4, x4, #0x7f8
  40623c:	ldr	x8, [x0, x4]
  406240:	add	x8, x3, x8
  406244:	stur	x8, [x7, #-32]
  406248:	ldur	x4, [x5, #-24]
  40624c:	ldr	x3, [x5, #1000]
  406250:	add	x2, x2, x3
  406254:	and	x3, x4, #0x7f8
  406258:	ldr	x3, [x0, x3]
  40625c:	add	x3, x2, x3
  406260:	eor	x2, x2, x2, lsl #12
  406264:	add	x3, x3, x8
  406268:	stur	x3, [x5, #-24]
  40626c:	lsr	x3, x3, #8
  406270:	and	x3, x3, #0x7f8
  406274:	ldr	x8, [x0, x3]
  406278:	add	x8, x4, x8
  40627c:	stur	x8, [x7, #-24]
  406280:	ldr	x3, [x5, #1008]
  406284:	add	x2, x2, x3
  406288:	ldur	x3, [x5, #-16]
  40628c:	and	x4, x3, #0x7f8
  406290:	ldr	x4, [x0, x4]
  406294:	add	x4, x2, x4
  406298:	eor	x2, x2, x2, lsr #33
  40629c:	add	x4, x4, x8
  4062a0:	stur	x4, [x5, #-16]
  4062a4:	lsr	x4, x4, #8
  4062a8:	and	x4, x4, #0x7f8
  4062ac:	ldr	x8, [x0, x4]
  4062b0:	add	x8, x3, x8
  4062b4:	stur	x8, [x7, #-16]
  4062b8:	ldur	x4, [x5, #-8]
  4062bc:	ldr	x3, [x5, #1016]
  4062c0:	add	x2, x2, x3
  4062c4:	and	x3, x4, #0x7f8
  4062c8:	ldr	x3, [x0, x3]
  4062cc:	add	x3, x2, x3
  4062d0:	add	x3, x3, x8
  4062d4:	stur	x3, [x5, #-8]
  4062d8:	cmp	x5, x6
  4062dc:	lsr	x3, x3, #8
  4062e0:	and	x3, x3, #0x7f8
  4062e4:	ldr	x3, [x0, x3]
  4062e8:	add	x4, x4, x3
  4062ec:	stur	x4, [x7, #-8]
  4062f0:	b.ne	406200 <__fxstatat@plt+0x4260>  // b.any
  4062f4:	add	x1, x1, #0x400
  4062f8:	mov	x5, x0
  4062fc:	eor	x3, x2, x2, lsl #21
  406300:	add	x5, x5, #0x20
  406304:	ldur	x2, [x5, #-32]
  406308:	add	x1, x1, #0x20
  40630c:	sub	x2, x2, #0x1
  406310:	sub	x2, x2, x3
  406314:	ldr	x3, [x5, #992]
  406318:	and	x7, x3, #0x7f8
  40631c:	ldr	x7, [x0, x7]
  406320:	add	x7, x2, x7
  406324:	eor	x2, x2, x2, lsr #5
  406328:	add	x4, x7, x4
  40632c:	str	x4, [x5, #992]
  406330:	lsr	x4, x4, #8
  406334:	and	x4, x4, #0x7f8
  406338:	ldr	x7, [x0, x4]
  40633c:	add	x7, x3, x7
  406340:	stur	x7, [x1, #-32]
  406344:	ldur	x3, [x5, #-24]
  406348:	ldr	x4, [x5, #1000]
  40634c:	add	x2, x2, x3
  406350:	and	x3, x4, #0x7f8
  406354:	ldr	x3, [x0, x3]
  406358:	add	x3, x2, x3
  40635c:	eor	x2, x2, x2, lsl #12
  406360:	add	x3, x3, x7
  406364:	str	x3, [x5, #1000]
  406368:	lsr	x3, x3, #8
  40636c:	and	x3, x3, #0x7f8
  406370:	ldr	x7, [x0, x3]
  406374:	add	x7, x4, x7
  406378:	stur	x7, [x1, #-24]
  40637c:	ldur	x3, [x5, #-16]
  406380:	add	x2, x2, x3
  406384:	ldr	x3, [x5, #1008]
  406388:	and	x4, x3, #0x7f8
  40638c:	ldr	x4, [x0, x4]
  406390:	add	x4, x2, x4
  406394:	eor	x2, x2, x2, lsr #33
  406398:	add	x4, x4, x7
  40639c:	str	x4, [x5, #1008]
  4063a0:	lsr	x4, x4, #8
  4063a4:	and	x4, x4, #0x7f8
  4063a8:	ldr	x7, [x0, x4]
  4063ac:	add	x7, x3, x7
  4063b0:	stur	x7, [x1, #-16]
  4063b4:	ldur	x3, [x5, #-8]
  4063b8:	ldr	x4, [x5, #1016]
  4063bc:	add	x2, x2, x3
  4063c0:	and	x3, x4, #0x7f8
  4063c4:	ldr	x3, [x0, x3]
  4063c8:	add	x3, x2, x3
  4063cc:	add	x3, x3, x7
  4063d0:	str	x3, [x5, #1016]
  4063d4:	cmp	x6, x5
  4063d8:	lsr	x3, x3, #8
  4063dc:	and	x3, x3, #0x7f8
  4063e0:	ldr	x3, [x0, x3]
  4063e4:	add	x4, x4, x3
  4063e8:	stur	x4, [x1, #-8]
  4063ec:	b.ne	4062fc <__fxstatat@plt+0x435c>  // b.any
  4063f0:	str	x2, [x0, #2048]
  4063f4:	str	x4, [x0, #2056]
  4063f8:	ret
  4063fc:	mov	x3, #0xc0ab                	// #49323
  406400:	mov	x1, #0x89ed                	// #35309
  406404:	mov	x4, #0x9315                	// #37653
  406408:	mov	x2, #0xe0ce                	// #57550
  40640c:	mov	x9, #0x5524                	// #21796
  406410:	mov	x6, #0x12a0                	// #4768
  406414:	mov	x7, #0xc862                	// #51298
  406418:	mov	x10, #0x4b7c                	// #19324
  40641c:	movk	x3, #0x6c44, lsl #16
  406420:	movk	x1, #0xcbfc, lsl #16
  406424:	movk	x4, #0xa5a0, lsl #16
  406428:	movk	x2, #0x8355, lsl #16
  40642c:	movk	x9, #0x4a59, lsl #16
  406430:	movk	x6, #0x3d47, lsl #16
  406434:	movk	x7, #0xc73a, lsl #16
  406438:	movk	x10, #0xa288, lsl #16
  40643c:	movk	x3, #0x704f, lsl #32
  406440:	movk	x1, #0x5bf2, lsl #32
  406444:	movk	x4, #0x4a0f, lsl #32
  406448:	movk	x2, #0x53db, lsl #32
  40644c:	movk	x9, #0x2e82, lsl #32
  406450:	movk	x6, #0xa505, lsl #32
  406454:	movk	x7, #0xb322, lsl #32
  406458:	movk	x10, #0x4677, lsl #32
  40645c:	mov	x5, x0
  406460:	add	x8, x0, #0x800
  406464:	mov	x11, x0
  406468:	movk	x3, #0x98f5, lsl #48
  40646c:	movk	x1, #0xae98, lsl #48
  406470:	movk	x4, #0x48fe, lsl #48
  406474:	movk	x2, #0x82f0, lsl #48
  406478:	movk	x9, #0xb29b, lsl #48
  40647c:	movk	x6, #0x8c0e, lsl #48
  406480:	movk	x7, #0xb9f8, lsl #48
  406484:	movk	x10, #0x647c, lsl #48
  406488:	ldr	x12, [x11, #32]
  40648c:	add	x2, x2, x12
  406490:	ldr	x12, [x11, #40]
  406494:	add	x4, x4, x12
  406498:	ldr	x12, [x11, #48]
  40649c:	add	x1, x1, x12
  4064a0:	ldr	x12, [x11, #56]
  4064a4:	add	x3, x3, x12
  4064a8:	ldr	x12, [x11]
  4064ac:	eor	x4, x4, x3, lsr #9
  4064b0:	sub	x12, x12, x2
  4064b4:	add	x10, x12, x10
  4064b8:	ldr	x12, [x11, #8]
  4064bc:	eor	x1, x1, x10, lsl #9
  4064c0:	add	x3, x3, x10
  4064c4:	sub	x12, x12, x4
  4064c8:	add	x7, x12, x7
  4064cc:	ldr	x12, [x11, #16]
  4064d0:	eor	x3, x3, x7, lsr #23
  4064d4:	add	x10, x10, x7
  4064d8:	sub	x12, x12, x1
  4064dc:	add	x6, x12, x6
  4064e0:	ldr	x12, [x11, #24]
  4064e4:	eor	x10, x10, x6, lsl #15
  4064e8:	add	x7, x7, x6
  4064ec:	sub	x2, x2, x10
  4064f0:	sub	x12, x12, x3
  4064f4:	add	x9, x12, x9
  4064f8:	add	x6, x6, x9
  4064fc:	eor	x7, x7, x9, lsr #14
  406500:	eor	x6, x6, x2, lsl #20
  406504:	sub	x4, x4, x7
  406508:	add	x9, x9, x2
  40650c:	sub	x1, x1, x6
  406510:	add	x2, x2, x4
  406514:	eor	x9, x9, x4, lsr #17
  406518:	add	x4, x4, x1
  40651c:	sub	x3, x3, x9
  406520:	eor	x2, x2, x1, lsl #14
  406524:	add	x1, x1, x3
  406528:	stp	x10, x7, [x11]
  40652c:	stp	x6, x9, [x11, #16]
  406530:	stp	x2, x4, [x11, #32]
  406534:	stp	x1, x3, [x11, #48]
  406538:	add	x11, x11, #0x40
  40653c:	cmp	x8, x11
  406540:	b.ne	406488 <__fxstatat@plt+0x44e8>  // b.any
  406544:	ldr	x11, [x5, #32]
  406548:	add	x2, x2, x11
  40654c:	ldr	x11, [x5, #40]
  406550:	add	x4, x4, x11
  406554:	ldr	x11, [x5, #48]
  406558:	add	x1, x1, x11
  40655c:	ldr	x11, [x5, #56]
  406560:	add	x3, x3, x11
  406564:	ldr	x11, [x5]
  406568:	eor	x4, x4, x3, lsr #9
  40656c:	sub	x11, x11, x2
  406570:	add	x10, x11, x10
  406574:	ldr	x11, [x5, #8]
  406578:	eor	x1, x1, x10, lsl #9
  40657c:	add	x3, x3, x10
  406580:	sub	x11, x11, x4
  406584:	add	x7, x11, x7
  406588:	ldr	x11, [x5, #16]
  40658c:	eor	x3, x3, x7, lsr #23
  406590:	add	x10, x10, x7
  406594:	sub	x11, x11, x1
  406598:	add	x6, x11, x6
  40659c:	ldr	x11, [x5, #24]
  4065a0:	eor	x10, x10, x6, lsl #15
  4065a4:	add	x7, x7, x6
  4065a8:	sub	x2, x2, x10
  4065ac:	sub	x11, x11, x3
  4065b0:	add	x9, x11, x9
  4065b4:	add	x6, x6, x9
  4065b8:	eor	x7, x7, x9, lsr #14
  4065bc:	eor	x6, x6, x2, lsl #20
  4065c0:	sub	x4, x4, x7
  4065c4:	add	x9, x9, x2
  4065c8:	sub	x1, x1, x6
  4065cc:	add	x2, x2, x4
  4065d0:	eor	x9, x9, x4, lsr #17
  4065d4:	add	x4, x4, x1
  4065d8:	sub	x3, x3, x9
  4065dc:	eor	x2, x2, x1, lsl #14
  4065e0:	add	x1, x1, x3
  4065e4:	stp	x10, x7, [x5]
  4065e8:	stp	x6, x9, [x5, #16]
  4065ec:	stp	x2, x4, [x5, #32]
  4065f0:	stp	x1, x3, [x5, #48]
  4065f4:	add	x5, x5, #0x40
  4065f8:	cmp	x8, x5
  4065fc:	b.ne	406544 <__fxstatat@plt+0x45a4>  // b.any
  406600:	str	xzr, [x0, #2048]
  406604:	str	xzr, [x0, #2056]
  406608:	str	xzr, [x0, #2064]
  40660c:	ret
  406610:	stp	x29, x30, [sp, #-336]!
  406614:	mov	x29, sp
  406618:	stp	x19, x20, [sp, #16]
  40661c:	stp	x21, x22, [sp, #32]
  406620:	mov	x22, x1
  406624:	mov	x21, x3
  406628:	stp	x23, x24, [sp, #48]
  40662c:	mov	w24, w0
  406630:	mov	w23, w2
  406634:	str	x25, [sp, #64]
  406638:	mov	w25, w4
  40663c:	bl	401e40 <renameat2@plt>
  406640:	mov	w19, w0
  406644:	tbz	w0, #31, 4066b4 <__fxstatat@plt+0x4714>
  406648:	bl	401f50 <__errno_location@plt>
  40664c:	mov	x20, x0
  406650:	ldr	w0, [x0]
  406654:	cmp	w0, #0x26
  406658:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  40665c:	b.eq	406668 <__fxstatat@plt+0x46c8>  // b.none
  406660:	cmp	w0, #0x5f
  406664:	b.ne	4066b4 <__fxstatat@plt+0x4714>  // b.any
  406668:	cbz	w25, 4066d0 <__fxstatat@plt+0x4730>
  40666c:	tst	w25, #0xfffffffe
  406670:	b.eq	406680 <__fxstatat@plt+0x46e0>  // b.none
  406674:	mov	w0, #0x5f                  	// #95
  406678:	str	w0, [x20]
  40667c:	b	4066b0 <__fxstatat@plt+0x4710>
  406680:	add	x2, sp, #0xd0
  406684:	mov	x1, x21
  406688:	mov	w0, w23
  40668c:	bl	4067d4 <__fxstatat@plt+0x4834>
  406690:	cbz	w0, 4066a0 <__fxstatat@plt+0x4700>
  406694:	ldr	w0, [x20]
  406698:	cmp	w0, #0x4b
  40669c:	b.ne	4066a8 <__fxstatat@plt+0x4708>  // b.any
  4066a0:	mov	w0, #0x11                  	// #17
  4066a4:	b	406678 <__fxstatat@plt+0x46d8>
  4066a8:	cmp	w0, #0x2
  4066ac:	b.eq	406710 <__fxstatat@plt+0x4770>  // b.none
  4066b0:	mov	w19, #0xffffffff            	// #-1
  4066b4:	mov	w0, w19
  4066b8:	ldp	x19, x20, [sp, #16]
  4066bc:	ldp	x21, x22, [sp, #32]
  4066c0:	ldp	x23, x24, [sp, #48]
  4066c4:	ldr	x25, [sp, #64]
  4066c8:	ldp	x29, x30, [sp], #336
  4066cc:	ret
  4066d0:	mov	w25, #0x0                   	// #0
  4066d4:	mov	x0, x22
  4066d8:	bl	401ae0 <strlen@plt>
  4066dc:	mov	x19, x0
  4066e0:	mov	x0, x21
  4066e4:	bl	401ae0 <strlen@plt>
  4066e8:	cmp	x19, #0x0
  4066ec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4066f0:	b.ne	406718 <__fxstatat@plt+0x4778>  // b.any
  4066f4:	mov	x3, x21
  4066f8:	mov	w2, w23
  4066fc:	mov	x1, x22
  406700:	mov	w0, w24
  406704:	bl	401e70 <renameat@plt>
  406708:	mov	w19, w0
  40670c:	b	4066b4 <__fxstatat@plt+0x4714>
  406710:	mov	w25, #0x1                   	// #1
  406714:	b	4066d4 <__fxstatat@plt+0x4734>
  406718:	add	x19, x22, x19
  40671c:	add	x0, x21, x0
  406720:	ldurb	w2, [x19, #-1]
  406724:	ldurb	w1, [x0, #-1]
  406728:	mov	w0, #0x2f                  	// #47
  40672c:	cmp	w2, #0x2f
  406730:	ccmp	w1, w0, #0x4, ne  // ne = any
  406734:	b.ne	4066f4 <__fxstatat@plt+0x4754>  // b.any
  406738:	add	x2, sp, #0x50
  40673c:	mov	x1, x22
  406740:	mov	w0, w24
  406744:	bl	4067d4 <__fxstatat@plt+0x4834>
  406748:	cbnz	w0, 4066b0 <__fxstatat@plt+0x4710>
  40674c:	cbz	w25, 406768 <__fxstatat@plt+0x47c8>
  406750:	ldr	w0, [sp, #96]
  406754:	and	w0, w0, #0xf000
  406758:	cmp	w0, #0x4, lsl #12
  40675c:	b.eq	4066f4 <__fxstatat@plt+0x4754>  // b.none
  406760:	mov	w0, #0x2                   	// #2
  406764:	b	406678 <__fxstatat@plt+0x46d8>
  406768:	add	x2, sp, #0xd0
  40676c:	mov	x1, x21
  406770:	mov	w0, w23
  406774:	bl	4067d4 <__fxstatat@plt+0x4834>
  406778:	cbz	w0, 40679c <__fxstatat@plt+0x47fc>
  40677c:	ldr	w0, [x20]
  406780:	cmp	w0, #0x2
  406784:	b.ne	4066b0 <__fxstatat@plt+0x4710>  // b.any
  406788:	ldr	w0, [sp, #96]
  40678c:	and	w0, w0, #0xf000
  406790:	cmp	w0, #0x4, lsl #12
  406794:	b.ne	4066b0 <__fxstatat@plt+0x4710>  // b.any
  406798:	b	4066f4 <__fxstatat@plt+0x4754>
  40679c:	ldr	w0, [sp, #224]
  4067a0:	and	w0, w0, #0xf000
  4067a4:	cmp	w0, #0x4, lsl #12
  4067a8:	b.eq	4067b4 <__fxstatat@plt+0x4814>  // b.none
  4067ac:	mov	w0, #0x14                  	// #20
  4067b0:	b	406678 <__fxstatat@plt+0x46d8>
  4067b4:	ldr	w0, [sp, #96]
  4067b8:	and	w0, w0, #0xf000
  4067bc:	cmp	w0, #0x4, lsl #12
  4067c0:	b.eq	4066f4 <__fxstatat@plt+0x4754>  // b.none
  4067c4:	mov	w0, #0x15                  	// #21
  4067c8:	b	406678 <__fxstatat@plt+0x46d8>
  4067cc:	mov	w3, #0x0                   	// #0
  4067d0:	b	408cb8 <__fxstatat@plt+0x6d18>
  4067d4:	mov	w3, #0x100                 	// #256
  4067d8:	b	408cb8 <__fxstatat@plt+0x6d18>
  4067dc:	stp	x29, x30, [sp, #-48]!
  4067e0:	cmp	w0, #0x2
  4067e4:	mov	x29, sp
  4067e8:	stp	x19, x20, [sp, #16]
  4067ec:	mov	w19, w0
  4067f0:	stp	x21, x22, [sp, #32]
  4067f4:	b.hi	40681c <__fxstatat@plt+0x487c>  // b.pmore
  4067f8:	bl	407950 <__fxstatat@plt+0x59b0>
  4067fc:	mov	w21, w0
  406800:	bl	401f50 <__errno_location@plt>
  406804:	mov	x20, x0
  406808:	mov	w0, w19
  40680c:	mov	w19, w21
  406810:	ldr	w22, [x20]
  406814:	bl	401d30 <close@plt>
  406818:	str	w22, [x20]
  40681c:	mov	w0, w19
  406820:	ldp	x19, x20, [sp, #16]
  406824:	ldp	x21, x22, [sp, #32]
  406828:	ldp	x29, x30, [sp], #48
  40682c:	ret
  406830:	sub	sp, sp, #0x50
  406834:	stp	x29, x30, [sp, #32]
  406838:	add	x29, sp, #0x20
  40683c:	stp	x19, x20, [sp, #48]
  406840:	mov	x20, x0
  406844:	mov	x19, x4
  406848:	str	x21, [sp, #64]
  40684c:	mov	x21, x5
  406850:	cbz	x1, 4068e4 <__fxstatat@plt+0x4944>
  406854:	mov	x5, x3
  406858:	mov	x4, x2
  40685c:	mov	x3, x1
  406860:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  406864:	mov	w1, #0x1                   	// #1
  406868:	add	x2, x2, #0x37f
  40686c:	bl	401de0 <__fprintf_chk@plt>
  406870:	mov	w2, #0x5                   	// #5
  406874:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406878:	mov	x0, #0x0                   	// #0
  40687c:	add	x1, x1, #0x392
  406880:	bl	401ef0 <dcgettext@plt>
  406884:	mov	x3, x0
  406888:	mov	w4, #0x7e3                 	// #2019
  40688c:	mov	w1, #0x1                   	// #1
  406890:	mov	x0, x20
  406894:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  406898:	add	x2, x2, #0x674
  40689c:	bl	401de0 <__fprintf_chk@plt>
  4068a0:	mov	w2, #0x5                   	// #5
  4068a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4068a8:	mov	x0, #0x0                   	// #0
  4068ac:	add	x1, x1, #0x396
  4068b0:	bl	401ef0 <dcgettext@plt>
  4068b4:	mov	x1, x20
  4068b8:	bl	401f00 <fputs_unlocked@plt>
  4068bc:	cmp	x21, #0x9
  4068c0:	b.hi	406b54 <__fxstatat@plt+0x4bb4>  // b.pmore
  4068c4:	cmp	w21, #0x9
  4068c8:	b.hi	406b54 <__fxstatat@plt+0x4bb4>  // b.pmore
  4068cc:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4068d0:	add	x0, x0, #0x660
  4068d4:	ldrh	w0, [x0, w21, uxtw #1]
  4068d8:	adr	x1, 4068e4 <__fxstatat@plt+0x4944>
  4068dc:	add	x0, x1, w0, sxth #2
  4068e0:	br	x0
  4068e4:	mov	x4, x3
  4068e8:	mov	w1, #0x1                   	// #1
  4068ec:	mov	x3, x2
  4068f0:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  4068f4:	add	x2, x2, #0x38b
  4068f8:	bl	401de0 <__fprintf_chk@plt>
  4068fc:	b	406870 <__fxstatat@plt+0x48d0>
  406900:	mov	w2, #0x5                   	// #5
  406904:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406908:	mov	x0, #0x0                   	// #0
  40690c:	add	x1, x1, #0x462
  406910:	bl	401ef0 <dcgettext@plt>
  406914:	mov	x2, x0
  406918:	mov	x0, x20
  40691c:	mov	w1, #0x1                   	// #1
  406920:	ldr	x3, [x19]
  406924:	ldp	x29, x30, [sp, #32]
  406928:	ldp	x19, x20, [sp, #48]
  40692c:	ldr	x21, [sp, #64]
  406930:	add	sp, sp, #0x50
  406934:	b	401de0 <__fprintf_chk@plt>
  406938:	mov	w2, #0x5                   	// #5
  40693c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406940:	mov	x0, #0x0                   	// #0
  406944:	add	x1, x1, #0x472
  406948:	bl	401ef0 <dcgettext@plt>
  40694c:	mov	x2, x0
  406950:	mov	x0, x20
  406954:	mov	w1, #0x1                   	// #1
  406958:	ldp	x3, x4, [x19]
  40695c:	ldp	x29, x30, [sp, #32]
  406960:	ldp	x19, x20, [sp, #48]
  406964:	ldr	x21, [sp, #64]
  406968:	add	sp, sp, #0x50
  40696c:	b	401de0 <__fprintf_chk@plt>
  406970:	mov	w2, #0x5                   	// #5
  406974:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406978:	mov	x0, #0x0                   	// #0
  40697c:	add	x1, x1, #0x489
  406980:	bl	401ef0 <dcgettext@plt>
  406984:	mov	x2, x0
  406988:	mov	x0, x20
  40698c:	mov	w1, #0x1                   	// #1
  406990:	ldp	x3, x4, [x19]
  406994:	ldr	x5, [x19, #16]
  406998:	ldp	x29, x30, [sp, #32]
  40699c:	ldp	x19, x20, [sp, #48]
  4069a0:	ldr	x21, [sp, #64]
  4069a4:	add	sp, sp, #0x50
  4069a8:	b	401de0 <__fprintf_chk@plt>
  4069ac:	mov	w2, #0x5                   	// #5
  4069b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4069b4:	mov	x0, #0x0                   	// #0
  4069b8:	add	x1, x1, #0x4a5
  4069bc:	bl	401ef0 <dcgettext@plt>
  4069c0:	mov	x2, x0
  4069c4:	mov	x0, x20
  4069c8:	mov	w1, #0x1                   	// #1
  4069cc:	ldp	x3, x4, [x19]
  4069d0:	ldp	x5, x6, [x19, #16]
  4069d4:	ldp	x29, x30, [sp, #32]
  4069d8:	ldp	x19, x20, [sp, #48]
  4069dc:	ldr	x21, [sp, #64]
  4069e0:	add	sp, sp, #0x50
  4069e4:	b	401de0 <__fprintf_chk@plt>
  4069e8:	mov	w2, #0x5                   	// #5
  4069ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4069f0:	mov	x0, #0x0                   	// #0
  4069f4:	add	x1, x1, #0x4c5
  4069f8:	bl	401ef0 <dcgettext@plt>
  4069fc:	mov	x2, x0
  406a00:	mov	x0, x20
  406a04:	mov	w1, #0x1                   	// #1
  406a08:	ldp	x3, x4, [x19]
  406a0c:	ldp	x5, x6, [x19, #16]
  406a10:	ldp	x29, x30, [sp, #32]
  406a14:	ldr	x7, [x19, #32]
  406a18:	ldp	x19, x20, [sp, #48]
  406a1c:	ldr	x21, [sp, #64]
  406a20:	add	sp, sp, #0x50
  406a24:	b	401de0 <__fprintf_chk@plt>
  406a28:	mov	w2, #0x5                   	// #5
  406a2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406a30:	mov	x0, #0x0                   	// #0
  406a34:	add	x1, x1, #0x4e9
  406a38:	bl	401ef0 <dcgettext@plt>
  406a3c:	mov	x2, x0
  406a40:	ldp	x3, x4, [x19]
  406a44:	mov	x0, x20
  406a48:	ldp	x5, x6, [x19, #16]
  406a4c:	ldp	x7, x1, [x19, #32]
  406a50:	str	x1, [sp]
  406a54:	mov	w1, #0x1                   	// #1
  406a58:	bl	401de0 <__fprintf_chk@plt>
  406a5c:	ldp	x29, x30, [sp, #32]
  406a60:	ldp	x19, x20, [sp, #48]
  406a64:	ldr	x21, [sp, #64]
  406a68:	add	sp, sp, #0x50
  406a6c:	ret
  406a70:	mov	w2, #0x5                   	// #5
  406a74:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406a78:	mov	x0, #0x0                   	// #0
  406a7c:	add	x1, x1, #0x511
  406a80:	bl	401ef0 <dcgettext@plt>
  406a84:	mov	x2, x0
  406a88:	ldp	x3, x4, [x19]
  406a8c:	mov	x0, x20
  406a90:	ldp	x5, x6, [x19, #16]
  406a94:	ldr	x1, [x19, #48]
  406a98:	ldr	x7, [x19, #32]
  406a9c:	str	x1, [sp, #8]
  406aa0:	ldr	x1, [x19, #40]
  406aa4:	str	x1, [sp]
  406aa8:	mov	w1, #0x1                   	// #1
  406aac:	bl	401de0 <__fprintf_chk@plt>
  406ab0:	b	406a5c <__fxstatat@plt+0x4abc>
  406ab4:	mov	w2, #0x5                   	// #5
  406ab8:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406abc:	mov	x0, #0x0                   	// #0
  406ac0:	add	x1, x1, #0x53d
  406ac4:	bl	401ef0 <dcgettext@plt>
  406ac8:	mov	x2, x0
  406acc:	ldr	x1, [x19, #56]
  406ad0:	mov	x0, x20
  406ad4:	ldp	x3, x4, [x19]
  406ad8:	ldp	x5, x6, [x19, #16]
  406adc:	ldr	x7, [x19, #32]
  406ae0:	str	x1, [sp, #16]
  406ae4:	ldr	x1, [x19, #48]
  406ae8:	str	x1, [sp, #8]
  406aec:	ldr	x1, [x19, #40]
  406af0:	str	x1, [sp]
  406af4:	mov	w1, #0x1                   	// #1
  406af8:	bl	401de0 <__fprintf_chk@plt>
  406afc:	b	406a5c <__fxstatat@plt+0x4abc>
  406b00:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406b04:	add	x1, x1, #0x56d
  406b08:	mov	w2, #0x5                   	// #5
  406b0c:	mov	x0, #0x0                   	// #0
  406b10:	bl	401ef0 <dcgettext@plt>
  406b14:	ldr	x1, [x19, #64]
  406b18:	mov	x2, x0
  406b1c:	ldp	x3, x4, [x19]
  406b20:	mov	x0, x20
  406b24:	ldp	x5, x6, [x19, #16]
  406b28:	ldr	x7, [x19, #32]
  406b2c:	str	x1, [sp, #24]
  406b30:	ldr	x1, [x19, #56]
  406b34:	str	x1, [sp, #16]
  406b38:	ldr	x1, [x19, #48]
  406b3c:	str	x1, [sp, #8]
  406b40:	ldr	x1, [x19, #40]
  406b44:	str	x1, [sp]
  406b48:	mov	w1, #0x1                   	// #1
  406b4c:	bl	401de0 <__fprintf_chk@plt>
  406b50:	b	406a5c <__fxstatat@plt+0x4abc>
  406b54:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406b58:	mov	w2, #0x5                   	// #5
  406b5c:	add	x1, x1, #0x5a1
  406b60:	b	406b0c <__fxstatat@plt+0x4b6c>
  406b64:	mov	x5, #0x0                   	// #0
  406b68:	ldr	x6, [x4, x5, lsl #3]
  406b6c:	cbnz	x6, 406b74 <__fxstatat@plt+0x4bd4>
  406b70:	b	406830 <__fxstatat@plt+0x4890>
  406b74:	add	x5, x5, #0x1
  406b78:	b	406b68 <__fxstatat@plt+0x4bc8>
  406b7c:	stp	x29, x30, [sp, #-96]!
  406b80:	mov	x5, #0x0                   	// #0
  406b84:	mov	x29, sp
  406b88:	ldr	w7, [x4, #24]
  406b8c:	ldp	x6, x10, [x4]
  406b90:	add	x4, sp, #0x10
  406b94:	tbnz	w7, #31, 406bc8 <__fxstatat@plt+0x4c28>
  406b98:	add	x9, x6, #0xf
  406b9c:	mov	x8, x6
  406ba0:	and	x6, x9, #0xfffffffffffffff8
  406ba4:	ldr	x8, [x8]
  406ba8:	str	x8, [x4, x5, lsl #3]
  406bac:	cbz	x8, 406bbc <__fxstatat@plt+0x4c1c>
  406bb0:	add	x5, x5, #0x1
  406bb4:	cmp	x5, #0xa
  406bb8:	b.ne	406b94 <__fxstatat@plt+0x4bf4>  // b.any
  406bbc:	bl	406830 <__fxstatat@plt+0x4890>
  406bc0:	ldp	x29, x30, [sp], #96
  406bc4:	ret
  406bc8:	add	w9, w7, #0x8
  406bcc:	cmp	w9, #0x0
  406bd0:	b.le	406be8 <__fxstatat@plt+0x4c48>
  406bd4:	add	x11, x6, #0xf
  406bd8:	mov	x8, x6
  406bdc:	mov	w7, w9
  406be0:	and	x6, x11, #0xfffffffffffffff8
  406be4:	b	406ba4 <__fxstatat@plt+0x4c04>
  406be8:	add	x8, x10, w7, sxtw
  406bec:	mov	w7, w9
  406bf0:	b	406ba4 <__fxstatat@plt+0x4c04>
  406bf4:	stp	x29, x30, [sp, #-240]!
  406bf8:	mov	x29, sp
  406bfc:	stp	x4, x5, [sp, #208]
  406c00:	add	x4, sp, #0xf0
  406c04:	stp	x4, x4, [sp, #48]
  406c08:	add	x4, sp, #0xd0
  406c0c:	str	x4, [sp, #64]
  406c10:	mov	w4, #0xffffffe0            	// #-32
  406c14:	str	w4, [sp, #72]
  406c18:	mov	w4, #0xffffff80            	// #-128
  406c1c:	str	w4, [sp, #76]
  406c20:	ldp	x4, x5, [sp, #48]
  406c24:	stp	x4, x5, [sp, #16]
  406c28:	ldp	x4, x5, [sp, #64]
  406c2c:	stp	x4, x5, [sp, #32]
  406c30:	add	x4, sp, #0x10
  406c34:	str	q0, [sp, #80]
  406c38:	str	q1, [sp, #96]
  406c3c:	str	q2, [sp, #112]
  406c40:	str	q3, [sp, #128]
  406c44:	str	q4, [sp, #144]
  406c48:	str	q5, [sp, #160]
  406c4c:	str	q6, [sp, #176]
  406c50:	str	q7, [sp, #192]
  406c54:	stp	x6, x7, [sp, #224]
  406c58:	bl	406b7c <__fxstatat@plt+0x4bdc>
  406c5c:	ldp	x29, x30, [sp], #240
  406c60:	ret
  406c64:	stp	x29, x30, [sp, #-16]!
  406c68:	mov	w2, #0x5                   	// #5
  406c6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406c70:	mov	x29, sp
  406c74:	add	x1, x1, #0x5dd
  406c78:	mov	x0, #0x0                   	// #0
  406c7c:	bl	401ef0 <dcgettext@plt>
  406c80:	mov	x1, x0
  406c84:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  406c88:	mov	w0, #0x1                   	// #1
  406c8c:	add	x2, x2, #0x5f2
  406c90:	bl	401cc0 <__printf_chk@plt>
  406c94:	mov	w2, #0x5                   	// #5
  406c98:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406c9c:	mov	x0, #0x0                   	// #0
  406ca0:	add	x1, x1, #0x608
  406ca4:	bl	401ef0 <dcgettext@plt>
  406ca8:	mov	x1, x0
  406cac:	adrp	x3, 409000 <__fxstatat@plt+0x7060>
  406cb0:	add	x3, x3, #0xa3f
  406cb4:	adrp	x2, 409000 <__fxstatat@plt+0x7060>
  406cb8:	mov	w0, #0x1                   	// #1
  406cbc:	add	x2, x2, #0xa67
  406cc0:	bl	401cc0 <__printf_chk@plt>
  406cc4:	mov	w2, #0x5                   	// #5
  406cc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406ccc:	mov	x0, #0x0                   	// #0
  406cd0:	add	x1, x1, #0x61c
  406cd4:	bl	401ef0 <dcgettext@plt>
  406cd8:	ldp	x29, x30, [sp], #16
  406cdc:	adrp	x1, 41d000 <__fxstatat@plt+0x1b060>
  406ce0:	ldr	x1, [x1, #808]
  406ce4:	b	401f00 <fputs_unlocked@plt>
  406ce8:	stp	x29, x30, [sp, #-32]!
  406cec:	mov	x29, sp
  406cf0:	str	x19, [sp, #16]
  406cf4:	mov	x19, x0
  406cf8:	bl	401c40 <malloc@plt>
  406cfc:	cmp	x0, #0x0
  406d00:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406d04:	b.eq	406d0c <__fxstatat@plt+0x4d6c>  // b.none
  406d08:	bl	406edc <__fxstatat@plt+0x4f3c>
  406d0c:	ldr	x19, [sp, #16]
  406d10:	ldp	x29, x30, [sp], #32
  406d14:	ret
  406d18:	mov	x2, x0
  406d1c:	mul	x0, x0, x1
  406d20:	umulh	x2, x2, x1
  406d24:	cmp	x2, #0x0
  406d28:	cset	x1, ne  // ne = any
  406d2c:	tbnz	x0, #63, 406d34 <__fxstatat@plt+0x4d94>
  406d30:	cbz	x1, 406d40 <__fxstatat@plt+0x4da0>
  406d34:	stp	x29, x30, [sp, #-16]!
  406d38:	mov	x29, sp
  406d3c:	bl	406edc <__fxstatat@plt+0x4f3c>
  406d40:	b	406ce8 <__fxstatat@plt+0x4d48>
  406d44:	b	406ce8 <__fxstatat@plt+0x4d48>
  406d48:	stp	x29, x30, [sp, #-32]!
  406d4c:	cmp	x1, #0x0
  406d50:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406d54:	mov	x29, sp
  406d58:	str	x19, [sp, #16]
  406d5c:	b.eq	406d74 <__fxstatat@plt+0x4dd4>  // b.none
  406d60:	bl	401e20 <free@plt>
  406d64:	mov	x0, #0x0                   	// #0
  406d68:	ldr	x19, [sp, #16]
  406d6c:	ldp	x29, x30, [sp], #32
  406d70:	ret
  406d74:	mov	x19, x1
  406d78:	bl	401d10 <realloc@plt>
  406d7c:	cmp	x0, #0x0
  406d80:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406d84:	b.eq	406d68 <__fxstatat@plt+0x4dc8>  // b.none
  406d88:	bl	406edc <__fxstatat@plt+0x4f3c>
  406d8c:	mov	x3, x1
  406d90:	mul	x1, x1, x2
  406d94:	umulh	x3, x3, x2
  406d98:	cmp	x3, #0x0
  406d9c:	cset	x2, ne  // ne = any
  406da0:	tbnz	x1, #63, 406da8 <__fxstatat@plt+0x4e08>
  406da4:	cbz	x2, 406db4 <__fxstatat@plt+0x4e14>
  406da8:	stp	x29, x30, [sp, #-16]!
  406dac:	mov	x29, sp
  406db0:	bl	406edc <__fxstatat@plt+0x4f3c>
  406db4:	b	406d48 <__fxstatat@plt+0x4da8>
  406db8:	ldr	x3, [x1]
  406dbc:	cbnz	x0, 406df8 <__fxstatat@plt+0x4e58>
  406dc0:	cbnz	x3, 406dd4 <__fxstatat@plt+0x4e34>
  406dc4:	mov	x3, #0x80                  	// #128
  406dc8:	cmp	x2, #0x80
  406dcc:	udiv	x3, x3, x2
  406dd0:	cinc	x3, x3, hi  // hi = pmore
  406dd4:	umulh	x5, x3, x2
  406dd8:	mul	x4, x3, x2
  406ddc:	cmp	x5, #0x0
  406de0:	cset	x5, ne  // ne = any
  406de4:	tbnz	x4, #63, 406dec <__fxstatat@plt+0x4e4c>
  406de8:	cbz	x5, 406e14 <__fxstatat@plt+0x4e74>
  406dec:	stp	x29, x30, [sp, #-16]!
  406df0:	mov	x29, sp
  406df4:	bl	406edc <__fxstatat@plt+0x4f3c>
  406df8:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  406dfc:	movk	x4, #0x5554
  406e00:	udiv	x4, x4, x2
  406e04:	cmp	x4, x3
  406e08:	b.ls	406dec <__fxstatat@plt+0x4e4c>  // b.plast
  406e0c:	add	x4, x3, #0x1
  406e10:	add	x3, x4, x3, lsr #1
  406e14:	str	x3, [x1]
  406e18:	mul	x1, x3, x2
  406e1c:	b	406d48 <__fxstatat@plt+0x4da8>
  406e20:	mov	x2, #0x1                   	// #1
  406e24:	b	406db8 <__fxstatat@plt+0x4e18>
  406e28:	stp	x29, x30, [sp, #-32]!
  406e2c:	mov	x29, sp
  406e30:	str	x19, [sp, #16]
  406e34:	mov	x19, x0
  406e38:	bl	406ce8 <__fxstatat@plt+0x4d48>
  406e3c:	mov	x2, x19
  406e40:	mov	w1, #0x0                   	// #0
  406e44:	ldr	x19, [sp, #16]
  406e48:	ldp	x29, x30, [sp], #32
  406e4c:	b	401cd0 <memset@plt>
  406e50:	umulh	x2, x0, x1
  406e54:	stp	x29, x30, [sp, #-16]!
  406e58:	mul	x4, x0, x1
  406e5c:	cmp	x2, #0x0
  406e60:	mov	x29, sp
  406e64:	cset	x2, ne  // ne = any
  406e68:	tbnz	x4, #63, 406e70 <__fxstatat@plt+0x4ed0>
  406e6c:	cbz	x2, 406e74 <__fxstatat@plt+0x4ed4>
  406e70:	bl	406edc <__fxstatat@plt+0x4f3c>
  406e74:	bl	401d00 <calloc@plt>
  406e78:	cbz	x0, 406e70 <__fxstatat@plt+0x4ed0>
  406e7c:	ldp	x29, x30, [sp], #16
  406e80:	ret
  406e84:	stp	x29, x30, [sp, #-32]!
  406e88:	mov	x29, sp
  406e8c:	stp	x19, x20, [sp, #16]
  406e90:	mov	x19, x1
  406e94:	mov	x20, x0
  406e98:	mov	x0, x1
  406e9c:	bl	406ce8 <__fxstatat@plt+0x4d48>
  406ea0:	mov	x2, x19
  406ea4:	mov	x1, x20
  406ea8:	ldp	x19, x20, [sp, #16]
  406eac:	ldp	x29, x30, [sp], #32
  406eb0:	b	401ab0 <memcpy@plt>
  406eb4:	stp	x29, x30, [sp, #-32]!
  406eb8:	mov	x29, sp
  406ebc:	str	x19, [sp, #16]
  406ec0:	mov	x19, x0
  406ec4:	bl	401ae0 <strlen@plt>
  406ec8:	add	x1, x0, #0x1
  406ecc:	mov	x0, x19
  406ed0:	ldr	x19, [sp, #16]
  406ed4:	ldp	x29, x30, [sp], #32
  406ed8:	b	406e84 <__fxstatat@plt+0x4ee4>
  406edc:	stp	x29, x30, [sp, #-32]!
  406ee0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b060>
  406ee4:	mov	w2, #0x5                   	// #5
  406ee8:	mov	x29, sp
  406eec:	str	x19, [sp, #16]
  406ef0:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  406ef4:	ldr	w19, [x0, #680]
  406ef8:	add	x1, x1, #0x6a3
  406efc:	mov	x0, #0x0                   	// #0
  406f00:	bl	401ef0 <dcgettext@plt>
  406f04:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  406f08:	mov	x3, x0
  406f0c:	add	x2, x2, #0x5d
  406f10:	mov	w0, w19
  406f14:	mov	w1, #0x0                   	// #0
  406f18:	bl	401b20 <error@plt>
  406f1c:	bl	401d80 <abort@plt>
  406f20:	stp	x29, x30, [sp, #-80]!
  406f24:	mov	x29, sp
  406f28:	stp	x19, x20, [sp, #16]
  406f2c:	mov	w19, w6
  406f30:	stp	x21, x22, [sp, #32]
  406f34:	mov	x22, x0
  406f38:	mov	x21, x5
  406f3c:	stp	x23, x24, [sp, #48]
  406f40:	mov	x24, x2
  406f44:	mov	x23, x3
  406f48:	mov	w2, w1
  406f4c:	add	x3, sp, #0x48
  406f50:	mov	x1, #0x0                   	// #0
  406f54:	bl	407068 <__fxstatat@plt+0x50c8>
  406f58:	cbnz	w0, 406fe0 <__fxstatat@plt+0x5040>
  406f5c:	ldr	x20, [sp, #72]
  406f60:	cmp	x20, x24
  406f64:	b.cc	406f70 <__fxstatat@plt+0x4fd0>  // b.lo, b.ul, b.last
  406f68:	cmp	x20, x23
  406f6c:	b.ls	406fc8 <__fxstatat@plt+0x5028>  // b.plast
  406f70:	bl	401f50 <__errno_location@plt>
  406f74:	mov	x1, #0x3fffffff            	// #1073741823
  406f78:	cmp	x20, x1
  406f7c:	mov	w2, #0x22                  	// #34
  406f80:	mov	w1, #0x4b                  	// #75
  406f84:	csel	w1, w1, w2, hi  // hi = pmore
  406f88:	str	w1, [x0]
  406f8c:	cmp	w19, #0x0
  406f90:	csinc	w19, w19, wzr, ne  // ne = any
  406f94:	bl	401f50 <__errno_location@plt>
  406f98:	ldr	w20, [x0]
  406f9c:	mov	x0, x22
  406fa0:	cmp	w20, #0x16
  406fa4:	csel	w20, w20, wzr, ne  // ne = any
  406fa8:	bl	405c2c <__fxstatat@plt+0x3c8c>
  406fac:	mov	x4, x0
  406fb0:	adrp	x2, 40a000 <__fxstatat@plt+0x8060>
  406fb4:	mov	x3, x21
  406fb8:	add	x2, x2, #0x6c
  406fbc:	mov	w1, w20
  406fc0:	mov	w0, w19
  406fc4:	bl	401b20 <error@plt>
  406fc8:	ldp	x19, x20, [sp, #16]
  406fcc:	ldp	x21, x22, [sp, #32]
  406fd0:	ldp	x23, x24, [sp, #48]
  406fd4:	ldr	x0, [sp, #72]
  406fd8:	ldp	x29, x30, [sp], #80
  406fdc:	ret
  406fe0:	mov	w20, w0
  406fe4:	bl	401f50 <__errno_location@plt>
  406fe8:	cmp	w20, #0x1
  406fec:	b.ne	406ff8 <__fxstatat@plt+0x5058>  // b.any
  406ff0:	mov	w1, #0x4b                  	// #75
  406ff4:	b	406f88 <__fxstatat@plt+0x4fe8>
  406ff8:	cmp	w20, #0x3
  406ffc:	b.ne	406f8c <__fxstatat@plt+0x4fec>  // b.any
  407000:	str	wzr, [x0]
  407004:	b	406f8c <__fxstatat@plt+0x4fec>
  407008:	mov	w6, w5
  40700c:	mov	x5, x4
  407010:	mov	x4, x3
  407014:	mov	x3, x2
  407018:	mov	x2, x1
  40701c:	mov	w1, #0xa                   	// #10
  407020:	b	406f20 <__fxstatat@plt+0x4f80>
  407024:	sxtw	x1, w1
  407028:	mov	x4, x0
  40702c:	mov	w0, #0x0                   	// #0
  407030:	sub	w2, w2, #0x1
  407034:	cmn	w2, #0x1
  407038:	b.ne	407040 <__fxstatat@plt+0x50a0>  // b.any
  40703c:	ret
  407040:	ldr	x3, [x4]
  407044:	umulh	x5, x3, x1
  407048:	cbnz	x5, 40705c <__fxstatat@plt+0x50bc>
  40704c:	mul	x3, x3, x1
  407050:	orr	w0, w0, w5
  407054:	str	x3, [x4]
  407058:	b	407030 <__fxstatat@plt+0x5090>
  40705c:	mov	x3, #0xffffffffffffffff    	// #-1
  407060:	mov	w5, #0x1                   	// #1
  407064:	b	407050 <__fxstatat@plt+0x50b0>
  407068:	stp	x29, x30, [sp, #-96]!
  40706c:	cmp	w2, #0x24
  407070:	mov	x29, sp
  407074:	stp	x19, x20, [sp, #16]
  407078:	stp	x21, x22, [sp, #32]
  40707c:	stp	x23, x24, [sp, #48]
  407080:	str	x25, [sp, #64]
  407084:	b.ls	4070a8 <__fxstatat@plt+0x5108>  // b.plast
  407088:	adrp	x3, 40a000 <__fxstatat@plt+0x8060>
  40708c:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  407090:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  407094:	add	x3, x3, #0x729
  407098:	add	x1, x1, #0x6b4
  40709c:	add	x0, x0, #0x6c2
  4070a0:	mov	w2, #0x54                  	// #84
  4070a4:	bl	401f40 <__assert_fail@plt>
  4070a8:	mov	x19, x0
  4070ac:	mov	x20, x1
  4070b0:	mov	w24, w2
  4070b4:	mov	x21, x3
  4070b8:	mov	x23, x4
  4070bc:	cbnz	x1, 4070c4 <__fxstatat@plt+0x5124>
  4070c0:	add	x20, sp, #0x50
  4070c4:	bl	401f50 <__errno_location@plt>
  4070c8:	str	wzr, [x0]
  4070cc:	mov	x22, x0
  4070d0:	ldrb	w25, [x19]
  4070d4:	bl	401e00 <__ctype_b_loc@plt>
  4070d8:	ldr	x2, [x0]
  4070dc:	mov	x0, x19
  4070e0:	ubfiz	x1, x25, #1, #8
  4070e4:	ldrh	w1, [x2, x1]
  4070e8:	tbnz	w1, #13, 407114 <__fxstatat@plt+0x5174>
  4070ec:	cmp	w25, #0x2d
  4070f0:	b.ne	40711c <__fxstatat@plt+0x517c>  // b.any
  4070f4:	mov	w19, #0x4                   	// #4
  4070f8:	mov	w0, w19
  4070fc:	ldp	x19, x20, [sp, #16]
  407100:	ldp	x21, x22, [sp, #32]
  407104:	ldp	x23, x24, [sp, #48]
  407108:	ldr	x25, [sp, #64]
  40710c:	ldp	x29, x30, [sp], #96
  407110:	ret
  407114:	ldrb	w25, [x0, #1]!
  407118:	b	4070e0 <__fxstatat@plt+0x5140>
  40711c:	mov	w2, w24
  407120:	mov	x1, x20
  407124:	mov	x0, x19
  407128:	bl	401d70 <strtoumax@plt>
  40712c:	ldr	x24, [x20]
  407130:	str	x0, [sp, #88]
  407134:	cmp	x24, x19
  407138:	b.ne	407188 <__fxstatat@plt+0x51e8>  // b.any
  40713c:	cbz	x23, 4070f4 <__fxstatat@plt+0x5154>
  407140:	ldrb	w1, [x19]
  407144:	cbz	w1, 4070f4 <__fxstatat@plt+0x5154>
  407148:	mov	x0, x23
  40714c:	bl	401e80 <strchr@plt>
  407150:	cbz	x0, 4070f4 <__fxstatat@plt+0x5154>
  407154:	mov	x0, #0x1                   	// #1
  407158:	mov	w19, #0x0                   	// #0
  40715c:	str	x0, [sp, #88]
  407160:	ldrb	w22, [x24]
  407164:	cbz	w22, 407350 <__fxstatat@plt+0x53b0>
  407168:	mov	w1, w22
  40716c:	mov	x0, x23
  407170:	bl	401e80 <strchr@plt>
  407174:	cbnz	x0, 4071b0 <__fxstatat@plt+0x5210>
  407178:	ldr	x0, [sp, #88]
  40717c:	orr	w19, w19, #0x2
  407180:	str	x0, [x21]
  407184:	b	4070f8 <__fxstatat@plt+0x5158>
  407188:	ldr	w1, [x22]
  40718c:	cbz	w1, 4071a8 <__fxstatat@plt+0x5208>
  407190:	cmp	w1, #0x22
  407194:	b.ne	4070f4 <__fxstatat@plt+0x5154>  // b.any
  407198:	mov	w19, #0x1                   	// #1
  40719c:	cbnz	x23, 407160 <__fxstatat@plt+0x51c0>
  4071a0:	str	x0, [x21]
  4071a4:	b	4070f8 <__fxstatat@plt+0x5158>
  4071a8:	mov	w19, #0x0                   	// #0
  4071ac:	b	40719c <__fxstatat@plt+0x51fc>
  4071b0:	cmp	w22, #0x5a
  4071b4:	b.hi	40729c <__fxstatat@plt+0x52fc>  // b.pmore
  4071b8:	cmp	w22, #0x44
  4071bc:	b.hi	407278 <__fxstatat@plt+0x52d8>  // b.pmore
  4071c0:	mov	w6, #0x1                   	// #1
  4071c4:	mov	w1, #0x400                 	// #1024
  4071c8:	cmp	w22, #0x58
  4071cc:	b.hi	4072bc <__fxstatat@plt+0x531c>  // b.pmore
  4071d0:	sub	w22, w22, #0x42
  4071d4:	and	w0, w22, #0xff
  4071d8:	cmp	w0, #0x12
  4071dc:	b.hi	407178 <__fxstatat@plt+0x51d8>  // b.pmore
  4071e0:	cmp	w22, #0x12
  4071e4:	b.hi	407178 <__fxstatat@plt+0x51d8>  // b.pmore
  4071e8:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4071ec:	add	x0, x0, #0x6e8
  4071f0:	ldrb	w0, [x0, w22, uxtw]
  4071f4:	adr	x2, 407200 <__fxstatat@plt+0x5260>
  4071f8:	add	x0, x2, w0, sxtb #2
  4071fc:	br	x0
  407200:	mov	x1, #0x1                   	// #1
  407204:	lsl	x0, x1, x0
  407208:	mov	x1, #0x2051                	// #8273
  40720c:	tst	x0, x1
  407210:	b.eq	4072ac <__fxstatat@plt+0x530c>  // b.none
  407214:	mov	x0, x23
  407218:	mov	w1, #0x30                  	// #48
  40721c:	bl	401e80 <strchr@plt>
  407220:	cbz	x0, 4072f8 <__fxstatat@plt+0x5358>
  407224:	ldrb	w0, [x24, #1]
  407228:	cmp	w0, #0x44
  40722c:	b.eq	407300 <__fxstatat@plt+0x5360>  // b.none
  407230:	cmp	w0, #0x69
  407234:	b.eq	4072e0 <__fxstatat@plt+0x5340>  // b.none
  407238:	cmp	w0, #0x42
  40723c:	mov	w6, #0x2                   	// #2
  407240:	mov	w1, #0x400                 	// #1024
  407244:	mov	w0, #0x3e8                 	// #1000
  407248:	csinc	w6, w6, wzr, eq  // eq = none
  40724c:	csel	w1, w1, w0, ne  // ne = any
  407250:	cmp	w22, #0x6d
  407254:	b.ls	4071c8 <__fxstatat@plt+0x5228>  // b.plast
  407258:	cmp	w22, #0x74
  40725c:	b.eq	40739c <__fxstatat@plt+0x53fc>  // b.none
  407260:	cmp	w22, #0x77
  407264:	b.ne	407178 <__fxstatat@plt+0x51d8>  // b.any
  407268:	ldr	x0, [sp, #88]
  40726c:	tbnz	x0, #63, 407328 <__fxstatat@plt+0x5388>
  407270:	lsl	x0, x0, #1
  407274:	b	40731c <__fxstatat@plt+0x537c>
  407278:	sub	w1, w22, #0x45
  40727c:	cmp	w1, #0x15
  407280:	b.hi	4072f8 <__fxstatat@plt+0x5358>  // b.pmore
  407284:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  407288:	add	x0, x0, #0x6fc
  40728c:	ldrb	w0, [x0, w1, uxtw]
  407290:	adr	x1, 40729c <__fxstatat@plt+0x52fc>
  407294:	add	x0, x1, w0, sxtb #2
  407298:	br	x0
  40729c:	sub	w0, w22, #0x67
  4072a0:	and	w0, w0, #0xff
  4072a4:	cmp	w0, #0xd
  4072a8:	b.ls	407200 <__fxstatat@plt+0x5260>  // b.plast
  4072ac:	cmp	w22, #0x6d
  4072b0:	mov	w6, #0x1                   	// #1
  4072b4:	mov	w1, #0x400                 	// #1024
  4072b8:	b.hi	407258 <__fxstatat@plt+0x52b8>  // b.pmore
  4072bc:	sub	w22, w22, #0x59
  4072c0:	cmp	w22, #0x14
  4072c4:	b.hi	407178 <__fxstatat@plt+0x51d8>  // b.pmore
  4072c8:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4072cc:	add	x0, x0, #0x714
  4072d0:	ldrb	w0, [x0, w22, uxtw]
  4072d4:	adr	x2, 4072e0 <__fxstatat@plt+0x5340>
  4072d8:	add	x0, x2, w0, sxtb #2
  4072dc:	br	x0
  4072e0:	ldrb	w0, [x24, #2]
  4072e4:	mov	w6, #0x3                   	// #3
  4072e8:	cmp	w0, #0x42
  4072ec:	csinc	w6, w6, wzr, eq  // eq = none
  4072f0:	mov	w1, #0x400                 	// #1024
  4072f4:	b	407250 <__fxstatat@plt+0x52b0>
  4072f8:	mov	w6, #0x1                   	// #1
  4072fc:	b	4072f0 <__fxstatat@plt+0x5350>
  407300:	mov	w6, #0x2                   	// #2
  407304:	mov	w1, #0x3e8                 	// #1000
  407308:	b	407250 <__fxstatat@plt+0x52b0>
  40730c:	ldr	x0, [sp, #88]
  407310:	cmp	xzr, x0, lsr #55
  407314:	b.ne	407328 <__fxstatat@plt+0x5388>  // b.any
  407318:	lsl	x0, x0, #9
  40731c:	str	x0, [sp, #88]
  407320:	mov	w0, #0x0                   	// #0
  407324:	b	407334 <__fxstatat@plt+0x5394>
  407328:	mov	x0, #0xffffffffffffffff    	// #-1
  40732c:	str	x0, [sp, #88]
  407330:	mov	w0, #0x1                   	// #1
  407334:	orr	w19, w19, w0
  407338:	ldr	x0, [x20]
  40733c:	add	x1, x0, w6, sxtw
  407340:	str	x1, [x20]
  407344:	ldrb	w0, [x0, w6, sxtw]
  407348:	cbz	w0, 407350 <__fxstatat@plt+0x53b0>
  40734c:	orr	w19, w19, #0x2
  407350:	ldr	x0, [sp, #88]
  407354:	b	4071a0 <__fxstatat@plt+0x5200>
  407358:	ldr	x0, [sp, #88]
  40735c:	cmp	xzr, x0, lsr #54
  407360:	b.ne	407328 <__fxstatat@plt+0x5388>  // b.any
  407364:	lsl	x0, x0, #10
  407368:	b	40731c <__fxstatat@plt+0x537c>
  40736c:	mov	w2, #0x6                   	// #6
  407370:	add	x0, sp, #0x58
  407374:	bl	407024 <__fxstatat@plt+0x5084>
  407378:	b	407334 <__fxstatat@plt+0x5394>
  40737c:	mov	w2, #0x3                   	// #3
  407380:	b	407370 <__fxstatat@plt+0x53d0>
  407384:	mov	w2, #0x1                   	// #1
  407388:	b	407370 <__fxstatat@plt+0x53d0>
  40738c:	mov	w2, #0x2                   	// #2
  407390:	b	407370 <__fxstatat@plt+0x53d0>
  407394:	mov	w2, #0x5                   	// #5
  407398:	b	407370 <__fxstatat@plt+0x53d0>
  40739c:	mov	w2, #0x4                   	// #4
  4073a0:	b	407370 <__fxstatat@plt+0x53d0>
  4073a4:	mov	w2, #0x8                   	// #8
  4073a8:	b	407370 <__fxstatat@plt+0x53d0>
  4073ac:	mov	w2, #0x7                   	// #7
  4073b0:	b	407370 <__fxstatat@plt+0x53d0>
  4073b4:	stp	x29, x30, [sp, #-32]!
  4073b8:	mov	x29, sp
  4073bc:	stp	x19, x20, [sp, #16]
  4073c0:	mov	x19, x0
  4073c4:	bl	401bb0 <fileno@plt>
  4073c8:	tbz	w0, #31, 4073dc <__fxstatat@plt+0x543c>
  4073cc:	mov	x0, x19
  4073d0:	ldp	x19, x20, [sp, #16]
  4073d4:	ldp	x29, x30, [sp], #32
  4073d8:	b	401be0 <fclose@plt>
  4073dc:	mov	x0, x19
  4073e0:	bl	401f10 <__freading@plt>
  4073e4:	cbnz	w0, 40741c <__fxstatat@plt+0x547c>
  4073e8:	mov	x0, x19
  4073ec:	bl	407654 <__fxstatat@plt+0x56b4>
  4073f0:	cbnz	w0, 40743c <__fxstatat@plt+0x549c>
  4073f4:	mov	w20, #0x0                   	// #0
  4073f8:	mov	x0, x19
  4073fc:	bl	401be0 <fclose@plt>
  407400:	cbz	w20, 407410 <__fxstatat@plt+0x5470>
  407404:	bl	401f50 <__errno_location@plt>
  407408:	str	w20, [x0]
  40740c:	mov	w0, #0xffffffff            	// #-1
  407410:	ldp	x19, x20, [sp, #16]
  407414:	ldp	x29, x30, [sp], #32
  407418:	ret
  40741c:	mov	x0, x19
  407420:	bl	401bb0 <fileno@plt>
  407424:	mov	w2, #0x1                   	// #1
  407428:	mov	x1, #0x0                   	// #0
  40742c:	bl	401b80 <lseek@plt>
  407430:	cmn	x0, #0x1
  407434:	b.ne	4073e8 <__fxstatat@plt+0x5448>  // b.any
  407438:	b	4073f4 <__fxstatat@plt+0x5454>
  40743c:	bl	401f50 <__errno_location@plt>
  407440:	ldr	w20, [x0]
  407444:	b	4073f8 <__fxstatat@plt+0x5458>
  407448:	stp	x29, x30, [sp, #-128]!
  40744c:	mov	x29, sp
  407450:	stp	x2, x3, [sp, #96]
  407454:	add	x2, sp, #0x80
  407458:	stp	x2, x2, [sp, #64]
  40745c:	add	x2, sp, #0x60
  407460:	stp	x19, x20, [sp, #16]
  407464:	stp	x21, x22, [sp, #32]
  407468:	str	x23, [sp, #48]
  40746c:	str	x2, [sp, #80]
  407470:	mov	w2, #0xffffffe0            	// #-32
  407474:	str	w2, [sp, #88]
  407478:	str	wzr, [sp, #92]
  40747c:	stp	x4, x5, [sp, #112]
  407480:	cbz	w1, 4074c8 <__fxstatat@plt+0x5528>
  407484:	mov	w20, w0
  407488:	mov	w6, w1
  40748c:	cmp	w1, #0x406
  407490:	b.eq	4074d4 <__fxstatat@plt+0x5534>  // b.none
  407494:	cmp	w1, #0xb
  407498:	b.gt	4075d8 <__fxstatat@plt+0x5638>
  40749c:	cmp	w1, #0x0
  4074a0:	b.le	4075e4 <__fxstatat@plt+0x5644>
  4074a4:	sub	w1, w1, #0x1
  4074a8:	cmp	w1, #0xa
  4074ac:	b.hi	4075e4 <__fxstatat@plt+0x5644>  // b.pmore
  4074b0:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4074b4:	add	x0, x0, #0x734
  4074b8:	ldrb	w0, [x0, w1, uxtw]
  4074bc:	adr	x1, 4074c8 <__fxstatat@plt+0x5528>
  4074c0:	add	x0, x1, w0, sxtb #2
  4074c4:	br	x0
  4074c8:	ldr	w2, [sp, #96]
  4074cc:	bl	401ea0 <fcntl@plt>
  4074d0:	b	407620 <__fxstatat@plt+0x5680>
  4074d4:	adrp	x21, 41d000 <__fxstatat@plt+0x1b060>
  4074d8:	mov	w2, #0xffffffe8            	// #-24
  4074dc:	str	w2, [sp, #88]
  4074e0:	mov	x23, x21
  4074e4:	ldr	w2, [x21, #1176]
  4074e8:	ldr	w22, [sp, #96]
  4074ec:	tbnz	w2, #31, 407580 <__fxstatat@plt+0x55e0>
  4074f0:	mov	w2, w22
  4074f4:	bl	401ea0 <fcntl@plt>
  4074f8:	mov	w19, w0
  4074fc:	tbz	w0, #31, 407510 <__fxstatat@plt+0x5570>
  407500:	bl	401f50 <__errno_location@plt>
  407504:	ldr	w0, [x0]
  407508:	cmp	w0, #0x16
  40750c:	b.eq	407530 <__fxstatat@plt+0x5590>  // b.none
  407510:	mov	w0, #0x1                   	// #1
  407514:	str	w0, [x23, #1176]
  407518:	mov	w0, w19
  40751c:	ldp	x19, x20, [sp, #16]
  407520:	ldp	x21, x22, [sp, #32]
  407524:	ldr	x23, [sp, #48]
  407528:	ldp	x29, x30, [sp], #128
  40752c:	ret
  407530:	mov	w2, w22
  407534:	mov	w0, w20
  407538:	mov	w1, #0x0                   	// #0
  40753c:	bl	401ea0 <fcntl@plt>
  407540:	mov	w19, w0
  407544:	tbnz	w0, #31, 407518 <__fxstatat@plt+0x5578>
  407548:	mov	w0, #0xffffffff            	// #-1
  40754c:	str	w0, [x21, #1176]
  407550:	mov	w0, w19
  407554:	mov	w1, #0x1                   	// #1
  407558:	bl	401ea0 <fcntl@plt>
  40755c:	tbz	w0, #31, 4075a4 <__fxstatat@plt+0x5604>
  407560:	bl	401f50 <__errno_location@plt>
  407564:	mov	x20, x0
  407568:	mov	w0, w19
  40756c:	mov	w19, #0xffffffff            	// #-1
  407570:	ldr	w21, [x20]
  407574:	bl	401d30 <close@plt>
  407578:	str	w21, [x20]
  40757c:	b	407518 <__fxstatat@plt+0x5578>
  407580:	mov	w2, w22
  407584:	mov	w1, #0x0                   	// #0
  407588:	bl	401ea0 <fcntl@plt>
  40758c:	mov	w19, w0
  407590:	tbnz	w0, #31, 407518 <__fxstatat@plt+0x5578>
  407594:	ldr	w0, [x21, #1176]
  407598:	cmn	w0, #0x1
  40759c:	b.ne	407518 <__fxstatat@plt+0x5578>  // b.any
  4075a0:	b	407550 <__fxstatat@plt+0x55b0>
  4075a4:	orr	w2, w0, #0x1
  4075a8:	mov	w1, #0x2                   	// #2
  4075ac:	mov	w0, w19
  4075b0:	bl	401ea0 <fcntl@plt>
  4075b4:	cmn	w0, #0x1
  4075b8:	b.ne	407518 <__fxstatat@plt+0x5578>  // b.any
  4075bc:	b	407560 <__fxstatat@plt+0x55c0>
  4075c0:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  4075c4:	add	x0, x0, #0x740
  4075c8:	ldrb	w0, [x0, w1, uxtw]
  4075cc:	adr	x1, 4075d8 <__fxstatat@plt+0x5638>
  4075d0:	add	x0, x1, w0, sxtb #2
  4075d4:	br	x0
  4075d8:	sub	w1, w1, #0x400
  4075dc:	cmp	w1, #0xa
  4075e0:	b.ls	4075c0 <__fxstatat@plt+0x5620>  // b.plast
  4075e4:	ldr	w1, [sp, #88]
  4075e8:	ldr	x0, [sp, #64]
  4075ec:	tbz	w1, #31, 407600 <__fxstatat@plt+0x5660>
  4075f0:	cmn	w1, #0x7
  4075f4:	b.ge	407600 <__fxstatat@plt+0x5660>  // b.tcont
  4075f8:	ldr	x0, [sp, #72]
  4075fc:	add	x0, x0, w1, sxtw
  407600:	ldr	x2, [x0]
  407604:	mov	w1, w6
  407608:	mov	w0, w20
  40760c:	bl	401ea0 <fcntl@plt>
  407610:	b	407620 <__fxstatat@plt+0x5680>
  407614:	mov	w1, w6
  407618:	mov	w0, w20
  40761c:	bl	401ea0 <fcntl@plt>
  407620:	mov	w19, w0
  407624:	b	407518 <__fxstatat@plt+0x5578>
  407628:	ldr	w1, [sp, #88]
  40762c:	ldr	x0, [sp, #64]
  407630:	tbz	w1, #31, 407644 <__fxstatat@plt+0x56a4>
  407634:	cmn	w1, #0x7
  407638:	b.ge	407644 <__fxstatat@plt+0x56a4>  // b.tcont
  40763c:	ldr	x0, [sp, #72]
  407640:	add	x0, x0, w1, sxtw
  407644:	ldr	w2, [x0]
  407648:	mov	w1, w6
  40764c:	mov	w0, w20
  407650:	b	4074cc <__fxstatat@plt+0x552c>
  407654:	stp	x29, x30, [sp, #-32]!
  407658:	mov	x29, sp
  40765c:	str	x19, [sp, #16]
  407660:	mov	x19, x0
  407664:	cbnz	x0, 407678 <__fxstatat@plt+0x56d8>
  407668:	mov	x0, x19
  40766c:	ldr	x19, [sp, #16]
  407670:	ldp	x29, x30, [sp], #32
  407674:	b	401eb0 <fflush@plt>
  407678:	bl	401f10 <__freading@plt>
  40767c:	cbz	w0, 407668 <__fxstatat@plt+0x56c8>
  407680:	ldr	w0, [x19]
  407684:	tbz	w0, #8, 407668 <__fxstatat@plt+0x56c8>
  407688:	mov	x0, x19
  40768c:	mov	w2, #0x1                   	// #1
  407690:	mov	x1, #0x0                   	// #0
  407694:	bl	40769c <__fxstatat@plt+0x56fc>
  407698:	b	407668 <__fxstatat@plt+0x56c8>
  40769c:	stp	x29, x30, [sp, #-48]!
  4076a0:	mov	x29, sp
  4076a4:	stp	x19, x20, [sp, #16]
  4076a8:	mov	x20, x1
  4076ac:	mov	x19, x0
  4076b0:	ldr	x1, [x0, #8]
  4076b4:	str	x21, [sp, #32]
  4076b8:	mov	w21, w2
  4076bc:	ldr	x2, [x0, #16]
  4076c0:	cmp	x2, x1
  4076c4:	b.ne	407718 <__fxstatat@plt+0x5778>  // b.any
  4076c8:	ldp	x1, x2, [x0, #32]
  4076cc:	cmp	x2, x1
  4076d0:	b.ne	407718 <__fxstatat@plt+0x5778>  // b.any
  4076d4:	ldr	x1, [x0, #72]
  4076d8:	cbnz	x1, 407718 <__fxstatat@plt+0x5778>
  4076dc:	bl	401bb0 <fileno@plt>
  4076e0:	mov	w2, w21
  4076e4:	mov	x1, x20
  4076e8:	bl	401b80 <lseek@plt>
  4076ec:	cmn	x0, #0x1
  4076f0:	b.eq	407708 <__fxstatat@plt+0x5768>  // b.none
  4076f4:	ldr	w1, [x19]
  4076f8:	str	x0, [x19, #144]
  4076fc:	mov	w0, #0x0                   	// #0
  407700:	and	w1, w1, #0xffffffef
  407704:	str	w1, [x19]
  407708:	ldp	x19, x20, [sp, #16]
  40770c:	ldr	x21, [sp, #32]
  407710:	ldp	x29, x30, [sp], #48
  407714:	ret
  407718:	mov	w2, w21
  40771c:	mov	x1, x20
  407720:	mov	x0, x19
  407724:	ldp	x19, x20, [sp, #16]
  407728:	ldr	x21, [sp, #32]
  40772c:	ldp	x29, x30, [sp], #48
  407730:	b	401e10 <fseeko@plt>
  407734:	stp	x29, x30, [sp, #-64]!
  407738:	mov	x29, sp
  40773c:	stp	x19, x20, [sp, #16]
  407740:	stp	x21, x22, [sp, #32]
  407744:	mov	x21, x1
  407748:	mov	x22, x2
  40774c:	cbnz	x0, 4077a4 <__fxstatat@plt+0x5804>
  407750:	add	x19, sp, #0x3c
  407754:	mov	x2, x22
  407758:	mov	x1, x21
  40775c:	mov	x0, x19
  407760:	bl	401aa0 <mbrtowc@plt>
  407764:	cmp	x22, #0x0
  407768:	mov	x20, x0
  40776c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407770:	b.ls	407790 <__fxstatat@plt+0x57f0>  // b.plast
  407774:	mov	w0, #0x0                   	// #0
  407778:	bl	4078c4 <__fxstatat@plt+0x5924>
  40777c:	tst	w0, #0xff
  407780:	b.ne	407790 <__fxstatat@plt+0x57f0>  // b.any
  407784:	ldrb	w0, [x21]
  407788:	mov	x20, #0x1                   	// #1
  40778c:	str	w0, [x19]
  407790:	mov	x0, x20
  407794:	ldp	x19, x20, [sp, #16]
  407798:	ldp	x21, x22, [sp, #32]
  40779c:	ldp	x29, x30, [sp], #64
  4077a0:	ret
  4077a4:	mov	x19, x0
  4077a8:	b	407754 <__fxstatat@plt+0x57b4>
  4077ac:	stp	x29, x30, [sp, #-48]!
  4077b0:	mov	x29, sp
  4077b4:	stp	x19, x20, [sp, #16]
  4077b8:	mov	x19, x0
  4077bc:	str	x21, [sp, #32]
  4077c0:	bl	401b90 <__fpending@plt>
  4077c4:	mov	x20, x0
  4077c8:	mov	x0, x19
  4077cc:	bl	401b40 <ferror_unlocked@plt>
  4077d0:	mov	w21, w0
  4077d4:	mov	x0, x19
  4077d8:	bl	4073b4 <__fxstatat@plt+0x5414>
  4077dc:	cbnz	w21, 407808 <__fxstatat@plt+0x5868>
  4077e0:	cbz	w0, 4077f8 <__fxstatat@plt+0x5858>
  4077e4:	cbnz	x20, 407814 <__fxstatat@plt+0x5874>
  4077e8:	bl	401f50 <__errno_location@plt>
  4077ec:	ldr	w0, [x0]
  4077f0:	cmp	w0, #0x9
  4077f4:	csetm	w0, ne  // ne = any
  4077f8:	ldp	x19, x20, [sp, #16]
  4077fc:	ldr	x21, [sp, #32]
  407800:	ldp	x29, x30, [sp], #48
  407804:	ret
  407808:	cbnz	w0, 407814 <__fxstatat@plt+0x5874>
  40780c:	bl	401f50 <__errno_location@plt>
  407810:	str	wzr, [x0]
  407814:	mov	w0, #0xffffffff            	// #-1
  407818:	b	4077f8 <__fxstatat@plt+0x5858>
  40781c:	stp	x29, x30, [sp, #-48]!
  407820:	mov	x29, sp
  407824:	stp	x19, x20, [sp, #16]
  407828:	str	x21, [sp, #32]
  40782c:	mov	x21, x1
  407830:	bl	401c20 <fopen@plt>
  407834:	mov	x19, x0
  407838:	cbz	x0, 407870 <__fxstatat@plt+0x58d0>
  40783c:	bl	401bb0 <fileno@plt>
  407840:	cmp	w0, #0x2
  407844:	b.hi	407870 <__fxstatat@plt+0x58d0>  // b.pmore
  407848:	bl	407950 <__fxstatat@plt+0x59b0>
  40784c:	mov	w20, w0
  407850:	tbz	w0, #31, 407884 <__fxstatat@plt+0x58e4>
  407854:	bl	401f50 <__errno_location@plt>
  407858:	mov	x20, x0
  40785c:	mov	x0, x19
  407860:	ldr	w21, [x20]
  407864:	bl	4073b4 <__fxstatat@plt+0x5414>
  407868:	str	w21, [x20]
  40786c:	mov	x19, #0x0                   	// #0
  407870:	mov	x0, x19
  407874:	ldp	x19, x20, [sp, #16]
  407878:	ldr	x21, [sp, #32]
  40787c:	ldp	x29, x30, [sp], #48
  407880:	ret
  407884:	mov	x0, x19
  407888:	bl	4073b4 <__fxstatat@plt+0x5414>
  40788c:	cbz	w0, 4078ac <__fxstatat@plt+0x590c>
  407890:	bl	401f50 <__errno_location@plt>
  407894:	mov	x19, x0
  407898:	mov	w0, w20
  40789c:	ldr	w21, [x19]
  4078a0:	bl	401d30 <close@plt>
  4078a4:	str	w21, [x19]
  4078a8:	b	40786c <__fxstatat@plt+0x58cc>
  4078ac:	mov	x1, x21
  4078b0:	mov	w0, w20
  4078b4:	bl	401ce0 <fdopen@plt>
  4078b8:	mov	x19, x0
  4078bc:	cbnz	x0, 407870 <__fxstatat@plt+0x58d0>
  4078c0:	b	407890 <__fxstatat@plt+0x58f0>
  4078c4:	stp	x29, x30, [sp, #-32]!
  4078c8:	mov	x1, #0x0                   	// #0
  4078cc:	mov	x29, sp
  4078d0:	str	x19, [sp, #16]
  4078d4:	bl	401f90 <setlocale@plt>
  4078d8:	cbz	x0, 407914 <__fxstatat@plt+0x5974>
  4078dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4078e0:	mov	x19, x0
  4078e4:	add	x1, x1, #0x74b
  4078e8:	bl	401df0 <strcmp@plt>
  4078ec:	cbz	w0, 40791c <__fxstatat@plt+0x597c>
  4078f0:	mov	x0, x19
  4078f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8060>
  4078f8:	add	x1, x1, #0x74d
  4078fc:	bl	401df0 <strcmp@plt>
  407900:	cmp	w0, #0x0
  407904:	cset	w0, ne  // ne = any
  407908:	ldr	x19, [sp, #16]
  40790c:	ldp	x29, x30, [sp], #32
  407910:	ret
  407914:	mov	w0, #0x1                   	// #1
  407918:	b	407908 <__fxstatat@plt+0x5968>
  40791c:	mov	w0, #0x0                   	// #0
  407920:	b	407908 <__fxstatat@plt+0x5968>
  407924:	stp	x29, x30, [sp, #-16]!
  407928:	mov	w0, #0xe                   	// #14
  40792c:	mov	x29, sp
  407930:	bl	401c10 <nl_langinfo@plt>
  407934:	cbz	x0, 407940 <__fxstatat@plt+0x59a0>
  407938:	ldrb	w1, [x0]
  40793c:	cbnz	w1, 407948 <__fxstatat@plt+0x59a8>
  407940:	adrp	x0, 40a000 <__fxstatat@plt+0x8060>
  407944:	add	x0, x0, #0x753
  407948:	ldp	x29, x30, [sp], #16
  40794c:	ret
  407950:	mov	w2, #0x3                   	// #3
  407954:	mov	w1, #0x0                   	// #0
  407958:	b	407448 <__fxstatat@plt+0x54a8>
  40795c:	stp	x29, x30, [sp, #-32]!
  407960:	mov	x29, sp
  407964:	str	q0, [sp, #16]
  407968:	ldp	x1, x10, [sp, #16]
  40796c:	str	q1, [sp, #16]
  407970:	ldp	x8, x9, [sp, #16]
  407974:	mrs	x6, fpcr
  407978:	ubfx	x4, x10, #0, #48
  40797c:	ubfx	x11, x10, #48, #15
  407980:	lsr	x10, x10, #63
  407984:	and	w5, w10, #0xff
  407988:	cbz	w11, 4079bc <__fxstatat@plt+0x5a1c>
  40798c:	mov	w2, #0x7fff                	// #32767
  407990:	cmp	w11, w2
  407994:	b.eq	407a1c <__fxstatat@plt+0x5a7c>  // b.none
  407998:	and	x11, x11, #0xffff
  40799c:	extr	x2, x4, x1, #61
  4079a0:	mov	x12, #0xffffffffffffc001    	// #-16383
  4079a4:	orr	x2, x2, #0x8000000000000
  4079a8:	lsl	x1, x1, #3
  4079ac:	add	x11, x11, x12
  4079b0:	mov	x14, #0x0                   	// #0
  4079b4:	mov	w0, #0x0                   	// #0
  4079b8:	b	407a38 <__fxstatat@plt+0x5a98>
  4079bc:	orr	x2, x4, x1
  4079c0:	cbz	x2, 407ab0 <__fxstatat@plt+0x5b10>
  4079c4:	clz	x2, x1
  4079c8:	cmp	x4, #0x0
  4079cc:	add	x2, x2, #0x40
  4079d0:	clz	x11, x4
  4079d4:	csel	x0, x2, x11, eq  // eq = none
  4079d8:	sub	x2, x0, #0xf
  4079dc:	cmp	x2, #0x3c
  4079e0:	b.gt	407a0c <__fxstatat@plt+0x5a6c>
  4079e4:	add	w7, w2, #0x3
  4079e8:	mov	w3, #0x3d                  	// #61
  4079ec:	sub	w2, w3, w2
  4079f0:	lsl	x4, x4, x7
  4079f4:	lsr	x2, x1, x2
  4079f8:	orr	x2, x2, x4
  4079fc:	lsl	x1, x1, x7
  407a00:	mov	x11, #0xffffffffffffc011    	// #-16367
  407a04:	sub	x11, x11, x0
  407a08:	b	4079b0 <__fxstatat@plt+0x5a10>
  407a0c:	sub	w2, w2, #0x3d
  407a10:	lsl	x2, x1, x2
  407a14:	mov	x1, #0x0                   	// #0
  407a18:	b	407a00 <__fxstatat@plt+0x5a60>
  407a1c:	orr	x2, x4, x1
  407a20:	cbz	x2, 407ac0 <__fxstatat@plt+0x5b20>
  407a24:	lsr	x0, x4, #47
  407a28:	mov	x2, x4
  407a2c:	eor	w0, w0, #0x1
  407a30:	mov	x11, #0x7fff                	// #32767
  407a34:	mov	x14, #0x3                   	// #3
  407a38:	lsr	x13, x9, #63
  407a3c:	ubfx	x7, x9, #0, #48
  407a40:	ubfx	x4, x9, #48, #15
  407a44:	and	w3, w13, #0xff
  407a48:	cbz	w4, 407ad0 <__fxstatat@plt+0x5b30>
  407a4c:	mov	w9, #0x7fff                	// #32767
  407a50:	cmp	w4, w9
  407a54:	b.eq	407b30 <__fxstatat@plt+0x5b90>  // b.none
  407a58:	and	x4, x4, #0xffff
  407a5c:	extr	x7, x7, x8, #61
  407a60:	mov	x9, #0xffffffffffffc001    	// #-16383
  407a64:	orr	x7, x7, #0x8000000000000
  407a68:	lsl	x8, x8, #3
  407a6c:	add	x4, x4, x9
  407a70:	mov	x12, #0x0                   	// #0
  407a74:	eor	w5, w5, w3
  407a78:	orr	x3, x12, x14, lsl #2
  407a7c:	sub	x3, x3, #0x1
  407a80:	and	x5, x5, #0xff
  407a84:	sub	x9, x11, x4
  407a88:	cmp	x3, #0xe
  407a8c:	b.hi	407b74 <__fxstatat@plt+0x5bd4>  // b.pmore
  407a90:	cmp	w3, #0xe
  407a94:	b.hi	407b74 <__fxstatat@plt+0x5bd4>  // b.pmore
  407a98:	adrp	x4, 40a000 <__fxstatat@plt+0x8060>
  407a9c:	add	x4, x4, #0x75c
  407aa0:	ldrh	w3, [x4, w3, uxtw #1]
  407aa4:	adr	x4, 407ab0 <__fxstatat@plt+0x5b10>
  407aa8:	add	x3, x4, w3, sxth #2
  407aac:	br	x3
  407ab0:	mov	x1, #0x0                   	// #0
  407ab4:	mov	x11, #0x0                   	// #0
  407ab8:	mov	x14, #0x1                   	// #1
  407abc:	b	4079b4 <__fxstatat@plt+0x5a14>
  407ac0:	mov	x1, #0x0                   	// #0
  407ac4:	mov	x11, #0x7fff                	// #32767
  407ac8:	mov	x14, #0x2                   	// #2
  407acc:	b	4079b4 <__fxstatat@plt+0x5a14>
  407ad0:	orr	x4, x7, x8
  407ad4:	cbz	x4, 407b4c <__fxstatat@plt+0x5bac>
  407ad8:	clz	x12, x8
  407adc:	cmp	x7, #0x0
  407ae0:	add	x12, x12, #0x40
  407ae4:	clz	x9, x7
  407ae8:	csel	x9, x12, x9, eq  // eq = none
  407aec:	sub	x12, x9, #0xf
  407af0:	cmp	x12, #0x3c
  407af4:	b.gt	407b20 <__fxstatat@plt+0x5b80>
  407af8:	add	w16, w12, #0x3
  407afc:	mov	w15, #0x3d                  	// #61
  407b00:	sub	w12, w15, w12
  407b04:	lsl	x7, x7, x16
  407b08:	lsr	x12, x8, x12
  407b0c:	orr	x7, x12, x7
  407b10:	lsl	x8, x8, x16
  407b14:	mov	x4, #0xffffffffffffc011    	// #-16367
  407b18:	sub	x4, x4, x9
  407b1c:	b	407a70 <__fxstatat@plt+0x5ad0>
  407b20:	sub	w7, w12, #0x3d
  407b24:	lsl	x7, x8, x7
  407b28:	mov	x8, #0x0                   	// #0
  407b2c:	b	407b14 <__fxstatat@plt+0x5b74>
  407b30:	orr	x4, x7, x8
  407b34:	cbz	x4, 407b60 <__fxstatat@plt+0x5bc0>
  407b38:	tst	x7, #0x800000000000
  407b3c:	mov	x4, #0x7fff                	// #32767
  407b40:	csinc	w0, w0, wzr, ne  // ne = any
  407b44:	mov	x12, #0x3                   	// #3
  407b48:	b	407a74 <__fxstatat@plt+0x5ad4>
  407b4c:	mov	x7, #0x0                   	// #0
  407b50:	mov	x8, #0x0                   	// #0
  407b54:	mov	x4, #0x0                   	// #0
  407b58:	mov	x12, #0x1                   	// #1
  407b5c:	b	407a74 <__fxstatat@plt+0x5ad4>
  407b60:	mov	x7, #0x0                   	// #0
  407b64:	mov	x8, #0x0                   	// #0
  407b68:	mov	x4, #0x7fff                	// #32767
  407b6c:	mov	x12, #0x2                   	// #2
  407b70:	b	407a74 <__fxstatat@plt+0x5ad4>
  407b74:	cmp	x7, x2
  407b78:	b.cc	407b84 <__fxstatat@plt+0x5be4>  // b.lo, b.ul, b.last
  407b7c:	ccmp	x8, x1, #0x2, eq  // eq = none
  407b80:	b.hi	407e1c <__fxstatat@plt+0x5e7c>  // b.pmore
  407b84:	lsl	x14, x1, #63
  407b88:	extr	x1, x2, x1, #1
  407b8c:	lsr	x2, x2, #1
  407b90:	extr	x3, x7, x8, #52
  407b94:	ubfx	x7, x7, #20, #32
  407b98:	and	x13, x3, #0xffffffff
  407b9c:	lsl	x8, x8, #12
  407ba0:	udiv	x10, x2, x7
  407ba4:	msub	x2, x10, x7, x2
  407ba8:	mul	x11, x13, x10
  407bac:	extr	x2, x2, x1, #32
  407bb0:	cmp	x11, x2
  407bb4:	b.ls	407e28 <__fxstatat@plt+0x5e88>  // b.plast
  407bb8:	sub	x4, x10, #0x1
  407bbc:	adds	x2, x3, x2
  407bc0:	b.cs	407bd4 <__fxstatat@plt+0x5c34>  // b.hs, b.nlast
  407bc4:	cmp	x11, x2
  407bc8:	b.ls	407bd4 <__fxstatat@plt+0x5c34>  // b.plast
  407bcc:	sub	x4, x10, #0x2
  407bd0:	add	x2, x2, x3
  407bd4:	sub	x2, x2, x11
  407bd8:	and	x1, x1, #0xffffffff
  407bdc:	udiv	x10, x2, x7
  407be0:	msub	x2, x10, x7, x2
  407be4:	mul	x11, x13, x10
  407be8:	orr	x1, x1, x2, lsl #32
  407bec:	cmp	x11, x1
  407bf0:	b.ls	407e30 <__fxstatat@plt+0x5e90>  // b.plast
  407bf4:	sub	x2, x10, #0x1
  407bf8:	adds	x1, x3, x1
  407bfc:	b.cs	407c10 <__fxstatat@plt+0x5c70>  // b.hs, b.nlast
  407c00:	cmp	x11, x1
  407c04:	b.ls	407c10 <__fxstatat@plt+0x5c70>  // b.plast
  407c08:	sub	x2, x10, #0x2
  407c0c:	add	x1, x1, x3
  407c10:	orr	x4, x2, x4, lsl #32
  407c14:	and	x15, x8, #0xffffffff
  407c18:	lsr	x10, x8, #32
  407c1c:	sub	x1, x1, x11
  407c20:	lsr	x12, x4, #32
  407c24:	and	x11, x4, #0xffffffff
  407c28:	mul	x16, x12, x15
  407c2c:	mul	x2, x11, x15
  407c30:	madd	x11, x10, x11, x16
  407c34:	mul	x12, x12, x10
  407c38:	add	x11, x11, x2, lsr #32
  407c3c:	cmp	x16, x11
  407c40:	b.ls	407c4c <__fxstatat@plt+0x5cac>  // b.plast
  407c44:	mov	x16, #0x100000000           	// #4294967296
  407c48:	add	x12, x12, x16
  407c4c:	add	x12, x12, x11, lsr #32
  407c50:	and	x2, x2, #0xffffffff
  407c54:	add	x11, x2, x11, lsl #32
  407c58:	cmp	x1, x12
  407c5c:	b.cc	407c68 <__fxstatat@plt+0x5cc8>  // b.lo, b.ul, b.last
  407c60:	ccmp	x14, x11, #0x2, eq  // eq = none
  407c64:	b.cs	407e38 <__fxstatat@plt+0x5e98>  // b.hs, b.nlast
  407c68:	adds	x16, x14, x8
  407c6c:	sub	x2, x4, #0x1
  407c70:	adc	x1, x1, x3
  407c74:	cset	x17, cs  // cs = hs, nlast
  407c78:	mov	x14, x16
  407c7c:	cmp	x3, x1
  407c80:	b.cc	407c90 <__fxstatat@plt+0x5cf0>  // b.lo, b.ul, b.last
  407c84:	cmp	x17, #0x0
  407c88:	ccmp	x3, x1, #0x0, eq  // eq = none
  407c8c:	b.ne	407cac <__fxstatat@plt+0x5d0c>  // b.any
  407c90:	cmp	x12, x1
  407c94:	b.hi	407ca0 <__fxstatat@plt+0x5d00>  // b.pmore
  407c98:	ccmp	x11, x16, #0x0, eq  // eq = none
  407c9c:	b.ls	407cac <__fxstatat@plt+0x5d0c>  // b.plast
  407ca0:	adds	x14, x8, x16
  407ca4:	sub	x2, x4, #0x2
  407ca8:	adc	x1, x1, x3
  407cac:	subs	x16, x14, x11
  407cb0:	cmp	x14, x11
  407cb4:	sbc	x1, x1, x12
  407cb8:	cmp	x3, x1
  407cbc:	b.eq	407ecc <__fxstatat@plt+0x5f2c>  // b.none
  407cc0:	udiv	x12, x1, x7
  407cc4:	msub	x1, x12, x7, x1
  407cc8:	mul	x4, x13, x12
  407ccc:	extr	x1, x1, x16, #32
  407cd0:	cmp	x4, x1
  407cd4:	b.ls	407e40 <__fxstatat@plt+0x5ea0>  // b.plast
  407cd8:	sub	x11, x12, #0x1
  407cdc:	adds	x1, x3, x1
  407ce0:	b.cs	407cf4 <__fxstatat@plt+0x5d54>  // b.hs, b.nlast
  407ce4:	cmp	x4, x1
  407ce8:	b.ls	407cf4 <__fxstatat@plt+0x5d54>  // b.plast
  407cec:	sub	x11, x12, #0x2
  407cf0:	add	x1, x1, x3
  407cf4:	sub	x1, x1, x4
  407cf8:	and	x16, x16, #0xffffffff
  407cfc:	udiv	x12, x1, x7
  407d00:	msub	x4, x12, x7, x1
  407d04:	mul	x13, x13, x12
  407d08:	orr	x4, x16, x4, lsl #32
  407d0c:	cmp	x13, x4
  407d10:	b.ls	407e48 <__fxstatat@plt+0x5ea8>  // b.plast
  407d14:	sub	x1, x12, #0x1
  407d18:	adds	x4, x3, x4
  407d1c:	b.cs	407d30 <__fxstatat@plt+0x5d90>  // b.hs, b.nlast
  407d20:	cmp	x13, x4
  407d24:	b.ls	407d30 <__fxstatat@plt+0x5d90>  // b.plast
  407d28:	sub	x1, x12, #0x2
  407d2c:	add	x4, x4, x3
  407d30:	orr	x11, x1, x11, lsl #32
  407d34:	sub	x4, x4, x13
  407d38:	and	x12, x11, #0xffffffff
  407d3c:	lsr	x7, x11, #32
  407d40:	mul	x1, x15, x12
  407d44:	mul	x15, x7, x15
  407d48:	mul	x7, x10, x7
  407d4c:	madd	x10, x10, x12, x15
  407d50:	add	x10, x10, x1, lsr #32
  407d54:	cmp	x15, x10
  407d58:	b.ls	407d64 <__fxstatat@plt+0x5dc4>  // b.plast
  407d5c:	mov	x12, #0x100000000           	// #4294967296
  407d60:	add	x7, x7, x12
  407d64:	add	x7, x7, x10, lsr #32
  407d68:	and	x1, x1, #0xffffffff
  407d6c:	add	x10, x1, x10, lsl #32
  407d70:	cmp	x4, x7
  407d74:	b.cc	407d84 <__fxstatat@plt+0x5de4>  // b.lo, b.ul, b.last
  407d78:	cmp	x10, #0x0
  407d7c:	ccmp	x4, x7, #0x0, ne  // ne = any
  407d80:	b.ne	407e50 <__fxstatat@plt+0x5eb0>  // b.any
  407d84:	adds	x12, x3, x4
  407d88:	sub	x1, x11, #0x1
  407d8c:	mov	x4, x12
  407d90:	b.cs	407dbc <__fxstatat@plt+0x5e1c>  // b.hs, b.nlast
  407d94:	cmp	x12, x7
  407d98:	b.cc	407da4 <__fxstatat@plt+0x5e04>  // b.lo, b.ul, b.last
  407d9c:	ccmp	x8, x10, #0x2, eq  // eq = none
  407da0:	b.cs	407dbc <__fxstatat@plt+0x5e1c>  // b.hs, b.nlast
  407da4:	sub	x1, x11, #0x2
  407da8:	lsl	x11, x8, #1
  407dac:	cmp	x8, x11
  407db0:	mov	x8, x11
  407db4:	cinc	x4, x3, hi  // hi = pmore
  407db8:	add	x4, x12, x4
  407dbc:	cmp	x4, x7
  407dc0:	mov	x3, x1
  407dc4:	ccmp	x8, x10, #0x0, eq  // eq = none
  407dc8:	orr	x1, x1, #0x1
  407dcc:	csel	x1, x1, x3, ne  // ne = any
  407dd0:	mov	x3, #0x3fff                	// #16383
  407dd4:	add	x3, x9, x3
  407dd8:	cmp	x3, #0x0
  407ddc:	b.le	407f98 <__fxstatat@plt+0x5ff8>
  407de0:	tst	x1, #0x7
  407de4:	b.eq	407ee4 <__fxstatat@plt+0x5f44>  // b.none
  407de8:	and	x4, x6, #0xc00000
  407dec:	orr	w0, w0, #0x10
  407df0:	cmp	x4, #0x400, lsl #12
  407df4:	b.eq	407ed4 <__fxstatat@plt+0x5f34>  // b.none
  407df8:	cmp	x4, #0x800, lsl #12
  407dfc:	b.eq	407ee0 <__fxstatat@plt+0x5f40>  // b.none
  407e00:	cbnz	x4, 407ee4 <__fxstatat@plt+0x5f44>
  407e04:	and	x4, x1, #0xf
  407e08:	cmp	x4, #0x4
  407e0c:	b.eq	407ee4 <__fxstatat@plt+0x5f44>  // b.none
  407e10:	adds	x1, x1, #0x4
  407e14:	cinc	x2, x2, cs  // cs = hs, nlast
  407e18:	b	407ee4 <__fxstatat@plt+0x5f44>
  407e1c:	sub	x9, x9, #0x1
  407e20:	mov	x14, #0x0                   	// #0
  407e24:	b	407b90 <__fxstatat@plt+0x5bf0>
  407e28:	mov	x4, x10
  407e2c:	b	407bd4 <__fxstatat@plt+0x5c34>
  407e30:	mov	x2, x10
  407e34:	b	407c10 <__fxstatat@plt+0x5c70>
  407e38:	mov	x2, x4
  407e3c:	b	407cac <__fxstatat@plt+0x5d0c>
  407e40:	mov	x11, x12
  407e44:	b	407cf4 <__fxstatat@plt+0x5d54>
  407e48:	mov	x1, x12
  407e4c:	b	407d30 <__fxstatat@plt+0x5d90>
  407e50:	mov	x1, x11
  407e54:	mov	x8, #0x0                   	// #0
  407e58:	b	407dbc <__fxstatat@plt+0x5e1c>
  407e5c:	tbz	x2, #47, 407e70 <__fxstatat@plt+0x5ed0>
  407e60:	tbnz	x7, #47, 407e70 <__fxstatat@plt+0x5ed0>
  407e64:	mov	x2, x7
  407e68:	mov	x1, x8
  407e6c:	mov	x10, x13
  407e70:	orr	x2, x2, #0x800000000000
  407e74:	mov	x5, x10
  407e78:	mov	x3, #0x7fff                	// #32767
  407e7c:	b	407f04 <__fxstatat@plt+0x5f64>
  407e80:	orr	w0, w0, #0x2
  407e84:	mov	x2, #0x0                   	// #0
  407e88:	mov	x1, #0x0                   	// #0
  407e8c:	b	407e78 <__fxstatat@plt+0x5ed8>
  407e90:	mov	x5, x10
  407e94:	mov	x12, x14
  407e98:	cmp	x12, #0x1
  407e9c:	b.eq	408100 <__fxstatat@plt+0x6160>  // b.none
  407ea0:	cbz	x12, 407dd0 <__fxstatat@plt+0x5e30>
  407ea4:	cmp	x12, #0x2
  407ea8:	b.eq	407e84 <__fxstatat@plt+0x5ee4>  // b.none
  407eac:	cmp	x12, #0x3
  407eb0:	b.ne	407dd0 <__fxstatat@plt+0x5e30>  // b.any
  407eb4:	mov	x10, x5
  407eb8:	b	407e70 <__fxstatat@plt+0x5ed0>
  407ebc:	mov	x2, x7
  407ec0:	mov	x1, x8
  407ec4:	mov	x5, x13
  407ec8:	b	407e98 <__fxstatat@plt+0x5ef8>
  407ecc:	mov	x1, #0xffffffffffffffff    	// #-1
  407ed0:	b	407dd0 <__fxstatat@plt+0x5e30>
  407ed4:	cbnz	x5, 407ee4 <__fxstatat@plt+0x5f44>
  407ed8:	adds	x1, x1, #0x8
  407edc:	b	407e14 <__fxstatat@plt+0x5e74>
  407ee0:	cbnz	x5, 407ed8 <__fxstatat@plt+0x5f38>
  407ee4:	tbz	x2, #52, 407ef0 <__fxstatat@plt+0x5f50>
  407ee8:	and	x2, x2, #0xffefffffffffffff
  407eec:	add	x3, x9, #0x4, lsl #12
  407ef0:	mov	x4, #0x7ffe                	// #32766
  407ef4:	cmp	x3, x4
  407ef8:	b.gt	407f38 <__fxstatat@plt+0x5f98>
  407efc:	extr	x1, x2, x1, #3
  407f00:	lsr	x2, x2, #3
  407f04:	and	x3, x3, #0x7fff
  407f08:	mov	x7, #0x0                   	// #0
  407f0c:	bfxil	x7, x2, #0, #48
  407f10:	orr	w3, w3, w5, lsl #15
  407f14:	fmov	d0, x1
  407f18:	bfi	x7, x3, #48, #16
  407f1c:	fmov	v0.d[1], x7
  407f20:	cbz	w0, 407f30 <__fxstatat@plt+0x5f90>
  407f24:	str	q0, [sp, #16]
  407f28:	bl	408ba0 <__fxstatat@plt+0x6c00>
  407f2c:	ldr	q0, [sp, #16]
  407f30:	ldp	x29, x30, [sp], #32
  407f34:	ret
  407f38:	and	x1, x6, #0xc00000
  407f3c:	cmp	x1, #0x400, lsl #12
  407f40:	b.eq	407f64 <__fxstatat@plt+0x5fc4>  // b.none
  407f44:	cmp	x1, #0x800, lsl #12
  407f48:	b.eq	407f78 <__fxstatat@plt+0x5fd8>  // b.none
  407f4c:	cbnz	x1, 407f8c <__fxstatat@plt+0x5fec>
  407f50:	mov	x3, #0x7fff                	// #32767
  407f54:	mov	w2, #0x14                  	// #20
  407f58:	orr	w0, w0, w2
  407f5c:	mov	x2, x1
  407f60:	b	407f04 <__fxstatat@plt+0x5f64>
  407f64:	cmp	x5, #0x0
  407f68:	mov	x2, #0x7fff                	// #32767
  407f6c:	csetm	x1, ne  // ne = any
  407f70:	csel	x3, x2, x4, eq  // eq = none
  407f74:	b	407f54 <__fxstatat@plt+0x5fb4>
  407f78:	cmp	x5, #0x0
  407f7c:	mov	x2, #0x7fff                	// #32767
  407f80:	csetm	x1, eq  // eq = none
  407f84:	csel	x3, x2, x4, ne  // ne = any
  407f88:	b	407f54 <__fxstatat@plt+0x5fb4>
  407f8c:	mov	x3, x4
  407f90:	mov	x1, #0xffffffffffffffff    	// #-1
  407f94:	b	407f54 <__fxstatat@plt+0x5fb4>
  407f98:	mov	x4, #0x1                   	// #1
  407f9c:	sub	x3, x4, x3
  407fa0:	cmp	x3, #0x74
  407fa4:	b.gt	40808c <__fxstatat@plt+0x60ec>
  407fa8:	cmp	x3, #0x3f
  407fac:	b.gt	408014 <__fxstatat@plt+0x6074>
  407fb0:	mov	w7, #0x40                  	// #64
  407fb4:	sub	w7, w7, w3
  407fb8:	lsr	x8, x1, x3
  407fbc:	lsl	x1, x1, x7
  407fc0:	cmp	x1, #0x0
  407fc4:	lsl	x4, x2, x7
  407fc8:	cset	x1, ne  // ne = any
  407fcc:	orr	x4, x4, x8
  407fd0:	lsr	x2, x2, x3
  407fd4:	orr	x1, x4, x1
  407fd8:	tst	x1, #0x7
  407fdc:	b.eq	408058 <__fxstatat@plt+0x60b8>  // b.none
  407fe0:	and	x3, x6, #0xc00000
  407fe4:	orr	w0, w0, #0x10
  407fe8:	cmp	x3, #0x400, lsl #12
  407fec:	b.eq	408048 <__fxstatat@plt+0x60a8>  // b.none
  407ff0:	cmp	x3, #0x800, lsl #12
  407ff4:	b.eq	408054 <__fxstatat@plt+0x60b4>  // b.none
  407ff8:	cbnz	x3, 408058 <__fxstatat@plt+0x60b8>
  407ffc:	and	x3, x1, #0xf
  408000:	cmp	x3, #0x4
  408004:	b.eq	408058 <__fxstatat@plt+0x60b8>  // b.none
  408008:	adds	x1, x1, #0x4
  40800c:	cinc	x2, x2, cs  // cs = hs, nlast
  408010:	b	408058 <__fxstatat@plt+0x60b8>
  408014:	sub	w4, w3, #0x40
  408018:	mov	w7, #0x80                  	// #128
  40801c:	sub	w7, w7, w3
  408020:	cmp	x3, #0x40
  408024:	lsr	x4, x2, x4
  408028:	lsl	x2, x2, x7
  40802c:	csel	x2, x2, xzr, ne  // ne = any
  408030:	orr	x1, x2, x1
  408034:	mov	x2, #0x0                   	// #0
  408038:	cmp	x1, #0x0
  40803c:	cset	x1, ne  // ne = any
  408040:	orr	x1, x4, x1
  408044:	b	407fd8 <__fxstatat@plt+0x6038>
  408048:	cbnz	x5, 408058 <__fxstatat@plt+0x60b8>
  40804c:	adds	x1, x1, #0x8
  408050:	b	40800c <__fxstatat@plt+0x606c>
  408054:	cbnz	x5, 40804c <__fxstatat@plt+0x60ac>
  408058:	tbz	x2, #51, 408074 <__fxstatat@plt+0x60d4>
  40805c:	orr	w0, w0, #0x10
  408060:	mov	x2, #0x0                   	// #0
  408064:	mov	x1, #0x0                   	// #0
  408068:	mov	x3, #0x1                   	// #1
  40806c:	orr	w0, w0, #0x8
  408070:	b	407f04 <__fxstatat@plt+0x5f64>
  408074:	mov	x3, #0x0                   	// #0
  408078:	extr	x1, x2, x1, #3
  40807c:	lsr	x2, x2, #3
  408080:	tbnz	w0, #4, 40806c <__fxstatat@plt+0x60cc>
  408084:	tbz	w6, #11, 407f04 <__fxstatat@plt+0x5f64>
  408088:	b	40806c <__fxstatat@plt+0x60cc>
  40808c:	orr	x1, x1, x2
  408090:	cbz	x1, 4080bc <__fxstatat@plt+0x611c>
  408094:	and	x6, x6, #0xc00000
  408098:	orr	w0, w0, #0x10
  40809c:	cmp	x6, #0x400, lsl #12
  4080a0:	b.eq	4080cc <__fxstatat@plt+0x612c>  // b.none
  4080a4:	cmp	x6, #0x800, lsl #12
  4080a8:	b.eq	4080dc <__fxstatat@plt+0x613c>  // b.none
  4080ac:	cmp	x6, #0x0
  4080b0:	mov	x1, #0x5                   	// #5
  4080b4:	csel	x4, x4, x1, ne  // ne = any
  4080b8:	lsr	x1, x4, #3
  4080bc:	orr	w0, w0, #0x8
  4080c0:	mov	x2, #0x0                   	// #0
  4080c4:	mov	x3, #0x0                   	// #0
  4080c8:	b	407f04 <__fxstatat@plt+0x5f64>
  4080cc:	cmp	x5, #0x0
  4080d0:	mov	x1, #0x9                   	// #9
  4080d4:	csel	x4, x1, x4, eq  // eq = none
  4080d8:	b	4080b8 <__fxstatat@plt+0x6118>
  4080dc:	cmp	x5, #0x0
  4080e0:	mov	x1, #0x9                   	// #9
  4080e4:	csel	x4, x1, x4, ne  // ne = any
  4080e8:	b	4080b8 <__fxstatat@plt+0x6118>
  4080ec:	mov	x2, #0xffffffffffff        	// #281474976710655
  4080f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4080f4:	mov	w0, #0x1                   	// #1
  4080f8:	mov	x10, #0x0                   	// #0
  4080fc:	b	407e70 <__fxstatat@plt+0x5ed0>
  408100:	mov	x2, #0x0                   	// #0
  408104:	mov	x1, #0x0                   	// #0
  408108:	b	4080c4 <__fxstatat@plt+0x6124>
  40810c:	stp	x29, x30, [sp, #-32]!
  408110:	mov	x29, sp
  408114:	str	q0, [sp, #16]
  408118:	ldp	x8, x0, [sp, #16]
  40811c:	str	q1, [sp, #16]
  408120:	ldp	x9, x1, [sp, #16]
  408124:	mrs	x2, fpcr
  408128:	ubfx	x3, x0, #48, #15
  40812c:	ubfx	x2, x0, #0, #48
  408130:	ubfx	x7, x1, #0, #48
  408134:	lsr	x0, x0, #63
  408138:	ubfx	x5, x1, #48, #15
  40813c:	lsr	x1, x1, #63
  408140:	mov	x10, #0x7fff                	// #32767
  408144:	mov	x4, x8
  408148:	and	w0, w0, #0xff
  40814c:	mov	x6, x9
  408150:	and	w1, w1, #0xff
  408154:	cmp	x3, x10
  408158:	b.ne	408170 <__fxstatat@plt+0x61d0>  // b.any
  40815c:	orr	x10, x2, x8
  408160:	cbnz	x10, 4081dc <__fxstatat@plt+0x623c>
  408164:	cmp	x5, x3
  408168:	b.ne	408204 <__fxstatat@plt+0x6264>  // b.any
  40816c:	b	408178 <__fxstatat@plt+0x61d8>
  408170:	cmp	x5, x10
  408174:	b.ne	408180 <__fxstatat@plt+0x61e0>  // b.any
  408178:	orr	x10, x7, x6
  40817c:	cbnz	x10, 4081c8 <__fxstatat@plt+0x6228>
  408180:	cmp	x3, x5
  408184:	b.ne	408204 <__fxstatat@plt+0x6264>  // b.any
  408188:	cmp	x2, x7
  40818c:	ccmp	x8, x9, #0x0, eq  // eq = none
  408190:	b.ne	408204 <__fxstatat@plt+0x6264>  // b.any
  408194:	cmp	w0, w1
  408198:	b.eq	4081c0 <__fxstatat@plt+0x6220>  // b.none
  40819c:	cbnz	x3, 408204 <__fxstatat@plt+0x6264>
  4081a0:	orr	x2, x2, x4
  4081a4:	cmp	x2, #0x0
  4081a8:	cset	w0, ne  // ne = any
  4081ac:	ldp	x29, x30, [sp], #32
  4081b0:	ret
  4081b4:	mov	w0, #0x1                   	// #1
  4081b8:	bl	408ba0 <__fxstatat@plt+0x6c00>
  4081bc:	b	408204 <__fxstatat@plt+0x6264>
  4081c0:	mov	w0, #0x0                   	// #0
  4081c4:	b	4081ac <__fxstatat@plt+0x620c>
  4081c8:	mov	x0, #0x7fff                	// #32767
  4081cc:	cmp	x3, x0
  4081d0:	b.ne	4081fc <__fxstatat@plt+0x625c>  // b.any
  4081d4:	orr	x4, x2, x4
  4081d8:	cbz	x4, 4081fc <__fxstatat@plt+0x625c>
  4081dc:	tst	x2, #0x800000000000
  4081e0:	b.eq	4081b4 <__fxstatat@plt+0x6214>  // b.none
  4081e4:	mov	x1, #0x7fff                	// #32767
  4081e8:	mov	w0, #0x1                   	// #1
  4081ec:	cmp	x5, x1
  4081f0:	b.ne	4081ac <__fxstatat@plt+0x620c>  // b.any
  4081f4:	orr	x6, x7, x6
  4081f8:	cbz	x6, 4081ac <__fxstatat@plt+0x620c>
  4081fc:	tst	x7, #0x800000000000
  408200:	b.eq	4081b4 <__fxstatat@plt+0x6214>  // b.none
  408204:	mov	w0, #0x1                   	// #1
  408208:	b	4081ac <__fxstatat@plt+0x620c>
  40820c:	stp	x29, x30, [sp, #-32]!
  408210:	mov	x29, sp
  408214:	str	q0, [sp, #16]
  408218:	ldp	x8, x1, [sp, #16]
  40821c:	str	q1, [sp, #16]
  408220:	ldp	x7, x0, [sp, #16]
  408224:	mrs	x2, fpcr
  408228:	ubfx	x10, x1, #48, #15
  40822c:	lsr	x2, x0, #63
  408230:	ubfx	x4, x1, #0, #48
  408234:	lsr	x1, x1, #63
  408238:	ubfx	x3, x0, #0, #48
  40823c:	ubfx	x9, x0, #48, #15
  408240:	mov	x5, x8
  408244:	mov	x0, #0x7fff                	// #32767
  408248:	and	w1, w1, #0xff
  40824c:	mov	x6, x7
  408250:	and	w2, w2, #0xff
  408254:	cmp	x10, x0
  408258:	b.ne	408264 <__fxstatat@plt+0x62c4>  // b.any
  40825c:	orr	x11, x4, x8
  408260:	cbnz	x11, 408334 <__fxstatat@plt+0x6394>
  408264:	cmp	x9, x0
  408268:	b.ne	408274 <__fxstatat@plt+0x62d4>  // b.any
  40826c:	orr	x0, x3, x6
  408270:	cbnz	x0, 408334 <__fxstatat@plt+0x6394>
  408274:	cbnz	x10, 4082b4 <__fxstatat@plt+0x6314>
  408278:	orr	x5, x4, x5
  40827c:	cmp	x5, #0x0
  408280:	cset	w5, eq  // eq = none
  408284:	cbnz	x9, 4082bc <__fxstatat@plt+0x631c>
  408288:	orr	x6, x3, x6
  40828c:	cmp	x6, #0x0
  408290:	cset	w0, eq  // eq = none
  408294:	csel	w6, w5, wzr, eq  // eq = none
  408298:	cbnz	w6, 408344 <__fxstatat@plt+0x63a4>
  40829c:	and	x2, x2, #0xff
  4082a0:	cbz	w5, 4082c4 <__fxstatat@plt+0x6324>
  4082a4:	cmp	x2, #0x0
  4082a8:	csinv	w0, w5, wzr, ne  // ne = any
  4082ac:	ldp	x29, x30, [sp], #32
  4082b0:	ret
  4082b4:	mov	w5, #0x0                   	// #0
  4082b8:	b	408284 <__fxstatat@plt+0x62e4>
  4082bc:	mov	w0, #0x0                   	// #0
  4082c0:	b	40829c <__fxstatat@plt+0x62fc>
  4082c4:	and	x1, x1, #0xff
  4082c8:	cbz	w0, 4082d8 <__fxstatat@plt+0x6338>
  4082cc:	cmp	x1, #0x0
  4082d0:	csinv	w0, w0, wzr, eq  // eq = none
  4082d4:	b	4082ac <__fxstatat@plt+0x630c>
  4082d8:	cmp	x1, x2
  4082dc:	b.eq	4082f0 <__fxstatat@plt+0x6350>  // b.none
  4082e0:	mov	w0, #0xffffffff            	// #-1
  4082e4:	cmp	x1, #0x0
  4082e8:	cneg	w0, w0, eq  // eq = none
  4082ec:	b	4082ac <__fxstatat@plt+0x630c>
  4082f0:	cmp	x10, x9
  4082f4:	b.gt	4082e0 <__fxstatat@plt+0x6340>
  4082f8:	b.ge	408304 <__fxstatat@plt+0x6364>  // b.tcont
  4082fc:	mov	w0, #0x1                   	// #1
  408300:	b	4082e4 <__fxstatat@plt+0x6344>
  408304:	cmp	x4, x3
  408308:	b.hi	4082e0 <__fxstatat@plt+0x6340>  // b.pmore
  40830c:	cset	w2, eq  // eq = none
  408310:	cmp	w2, #0x0
  408314:	ccmp	x8, x7, #0x0, ne  // ne = any
  408318:	b.hi	4082e0 <__fxstatat@plt+0x6340>  // b.pmore
  40831c:	cmp	x4, x3
  408320:	b.cc	4082fc <__fxstatat@plt+0x635c>  // b.lo, b.ul, b.last
  408324:	cmp	w2, #0x0
  408328:	ccmp	x8, x7, #0x2, ne  // ne = any
  40832c:	b.cs	4082ac <__fxstatat@plt+0x630c>  // b.hs, b.nlast
  408330:	b	4082fc <__fxstatat@plt+0x635c>
  408334:	mov	w0, #0x1                   	// #1
  408338:	bl	408ba0 <__fxstatat@plt+0x6c00>
  40833c:	mov	w0, #0x2                   	// #2
  408340:	b	4082ac <__fxstatat@plt+0x630c>
  408344:	mov	w0, #0x0                   	// #0
  408348:	b	4082ac <__fxstatat@plt+0x630c>
  40834c:	stp	x29, x30, [sp, #-32]!
  408350:	mov	x29, sp
  408354:	str	q0, [sp, #16]
  408358:	ldp	x8, x4, [sp, #16]
  40835c:	str	q1, [sp, #16]
  408360:	ldp	x1, x9, [sp, #16]
  408364:	mrs	x6, fpcr
  408368:	ubfx	x11, x4, #0, #48
  40836c:	ubfx	x10, x4, #48, #15
  408370:	lsr	x4, x4, #63
  408374:	and	w5, w4, #0xff
  408378:	cbz	w10, 4083ac <__fxstatat@plt+0x640c>
  40837c:	mov	w2, #0x7fff                	// #32767
  408380:	cmp	w10, w2
  408384:	b.eq	40840c <__fxstatat@plt+0x646c>  // b.none
  408388:	and	x10, x10, #0xffff
  40838c:	extr	x11, x11, x8, #61
  408390:	mov	x12, #0xffffffffffffc001    	// #-16383
  408394:	orr	x11, x11, #0x8000000000000
  408398:	lsl	x2, x8, #3
  40839c:	add	x10, x10, x12
  4083a0:	mov	x15, #0x0                   	// #0
  4083a4:	mov	w0, #0x0                   	// #0
  4083a8:	b	40842c <__fxstatat@plt+0x648c>
  4083ac:	orr	x2, x11, x8
  4083b0:	cbz	x2, 4084ac <__fxstatat@plt+0x650c>
  4083b4:	clz	x2, x8
  4083b8:	cmp	x11, #0x0
  4083bc:	clz	x0, x11
  4083c0:	add	x2, x2, #0x40
  4083c4:	csel	x0, x2, x0, eq  // eq = none
  4083c8:	sub	x7, x0, #0xf
  4083cc:	cmp	x7, #0x3c
  4083d0:	b.gt	4083fc <__fxstatat@plt+0x645c>
  4083d4:	add	w2, w7, #0x3
  4083d8:	mov	w10, #0x3d                  	// #61
  4083dc:	sub	w7, w10, w7
  4083e0:	lsl	x11, x11, x2
  4083e4:	lsr	x7, x8, x7
  4083e8:	orr	x11, x7, x11
  4083ec:	lsl	x2, x8, x2
  4083f0:	mov	x10, #0xffffffffffffc011    	// #-16367
  4083f4:	sub	x10, x10, x0
  4083f8:	b	4083a0 <__fxstatat@plt+0x6400>
  4083fc:	sub	w11, w7, #0x3d
  408400:	mov	x2, #0x0                   	// #0
  408404:	lsl	x11, x8, x11
  408408:	b	4083f0 <__fxstatat@plt+0x6450>
  40840c:	orr	x2, x11, x8
  408410:	cbz	x2, 4084bc <__fxstatat@plt+0x651c>
  408414:	lsr	x0, x11, #47
  408418:	mov	x2, x8
  40841c:	eor	x0, x0, #0x1
  408420:	mov	x10, #0x7fff                	// #32767
  408424:	and	w0, w0, #0x1
  408428:	mov	x15, #0x3                   	// #3
  40842c:	lsr	x8, x9, #63
  408430:	ubfx	x12, x9, #0, #48
  408434:	ubfx	x7, x9, #48, #15
  408438:	and	w3, w8, #0xff
  40843c:	mov	x16, x8
  408440:	cbz	w7, 4084cc <__fxstatat@plt+0x652c>
  408444:	mov	w8, #0x7fff                	// #32767
  408448:	cmp	w7, w8
  40844c:	b.eq	40852c <__fxstatat@plt+0x658c>  // b.none
  408450:	and	x7, x7, #0xffff
  408454:	extr	x12, x12, x1, #61
  408458:	mov	x8, #0xffffffffffffc001    	// #-16383
  40845c:	orr	x12, x12, #0x8000000000000
  408460:	lsl	x1, x1, #3
  408464:	add	x7, x7, x8
  408468:	mov	x8, #0x0                   	// #0
  40846c:	eor	w5, w5, w3
  408470:	orr	x3, x8, x15, lsl #2
  408474:	add	x10, x7, x10
  408478:	sub	x3, x3, #0x1
  40847c:	and	x5, x5, #0xff
  408480:	add	x9, x10, #0x1
  408484:	cmp	x3, #0xe
  408488:	b.hi	4085a0 <__fxstatat@plt+0x6600>  // b.pmore
  40848c:	cmp	w3, #0xe
  408490:	b.hi	4085a0 <__fxstatat@plt+0x6600>  // b.pmore
  408494:	adrp	x7, 40a000 <__fxstatat@plt+0x8060>
  408498:	add	x7, x7, #0x77c
  40849c:	ldrh	w3, [x7, w3, uxtw #1]
  4084a0:	adr	x7, 4084ac <__fxstatat@plt+0x650c>
  4084a4:	add	x3, x7, w3, sxth #2
  4084a8:	br	x3
  4084ac:	mov	x11, #0x0                   	// #0
  4084b0:	mov	x10, #0x0                   	// #0
  4084b4:	mov	x15, #0x1                   	// #1
  4084b8:	b	4083a4 <__fxstatat@plt+0x6404>
  4084bc:	mov	x11, #0x0                   	// #0
  4084c0:	mov	x10, #0x7fff                	// #32767
  4084c4:	mov	x15, #0x2                   	// #2
  4084c8:	b	4083a4 <__fxstatat@plt+0x6404>
  4084cc:	orr	x7, x12, x1
  4084d0:	cbz	x7, 408548 <__fxstatat@plt+0x65a8>
  4084d4:	clz	x13, x1
  4084d8:	cmp	x12, #0x0
  4084dc:	add	x13, x13, #0x40
  4084e0:	clz	x7, x12
  4084e4:	csel	x9, x13, x7, eq  // eq = none
  4084e8:	sub	x13, x9, #0xf
  4084ec:	cmp	x13, #0x3c
  4084f0:	b.gt	40851c <__fxstatat@plt+0x657c>
  4084f4:	add	w7, w13, #0x3
  4084f8:	mov	w14, #0x3d                  	// #61
  4084fc:	sub	w13, w14, w13
  408500:	lsl	x12, x12, x7
  408504:	lsr	x13, x1, x13
  408508:	orr	x12, x13, x12
  40850c:	lsl	x1, x1, x7
  408510:	mov	x7, #0xffffffffffffc011    	// #-16367
  408514:	sub	x7, x7, x9
  408518:	b	408468 <__fxstatat@plt+0x64c8>
  40851c:	sub	w12, w13, #0x3d
  408520:	lsl	x12, x1, x12
  408524:	mov	x1, #0x0                   	// #0
  408528:	b	408510 <__fxstatat@plt+0x6570>
  40852c:	orr	x7, x12, x1
  408530:	cbz	x7, 40855c <__fxstatat@plt+0x65bc>
  408534:	tst	x12, #0x800000000000
  408538:	mov	x7, #0x7fff                	// #32767
  40853c:	csinc	w0, w0, wzr, ne  // ne = any
  408540:	mov	x8, #0x3                   	// #3
  408544:	b	40846c <__fxstatat@plt+0x64cc>
  408548:	mov	x12, #0x0                   	// #0
  40854c:	mov	x1, #0x0                   	// #0
  408550:	mov	x7, #0x0                   	// #0
  408554:	mov	x8, #0x1                   	// #1
  408558:	b	40846c <__fxstatat@plt+0x64cc>
  40855c:	mov	x12, #0x0                   	// #0
  408560:	mov	x1, #0x0                   	// #0
  408564:	mov	x7, #0x7fff                	// #32767
  408568:	mov	x8, #0x2                   	// #2
  40856c:	b	40846c <__fxstatat@plt+0x64cc>
  408570:	mov	x12, x11
  408574:	mov	x1, x2
  408578:	mov	x8, x15
  40857c:	cmp	x8, #0x2
  408580:	b.eq	4089cc <__fxstatat@plt+0x6a2c>  // b.none
  408584:	cmp	x8, #0x3
  408588:	b.eq	4089bc <__fxstatat@plt+0x6a1c>  // b.none
  40858c:	cmp	x8, #0x1
  408590:	b.ne	408700 <__fxstatat@plt+0x6760>  // b.any
  408594:	mov	x1, #0x0                   	// #0
  408598:	mov	x2, #0x0                   	// #0
  40859c:	b	408980 <__fxstatat@plt+0x69e0>
  4085a0:	lsr	x14, x2, #32
  4085a4:	and	x15, x1, #0xffffffff
  4085a8:	lsr	x4, x1, #32
  4085ac:	and	x2, x2, #0xffffffff
  4085b0:	mul	x1, x14, x15
  4085b4:	mul	x3, x15, x2
  4085b8:	madd	x13, x4, x2, x1
  4085bc:	mul	x17, x14, x4
  4085c0:	add	x13, x13, x3, lsr #32
  4085c4:	cmp	x1, x13
  4085c8:	b.ls	4085d4 <__fxstatat@plt+0x6634>  // b.plast
  4085cc:	mov	x1, #0x100000000           	// #4294967296
  4085d0:	add	x17, x17, x1
  4085d4:	and	x3, x3, #0xffffffff
  4085d8:	and	x1, x12, #0xffffffff
  4085dc:	lsr	x7, x13, #32
  4085e0:	add	x13, x3, x13, lsl #32
  4085e4:	lsr	x3, x12, #32
  4085e8:	mul	x12, x14, x1
  4085ec:	mul	x18, x2, x1
  4085f0:	madd	x2, x3, x2, x12
  4085f4:	mul	x14, x14, x3
  4085f8:	add	x8, x2, x18, lsr #32
  4085fc:	cmp	x12, x8
  408600:	b.ls	40860c <__fxstatat@plt+0x666c>  // b.plast
  408604:	mov	x2, #0x100000000           	// #4294967296
  408608:	add	x14, x14, x2
  40860c:	lsr	x16, x11, #32
  408610:	and	x11, x11, #0xffffffff
  408614:	and	x18, x18, #0xffffffff
  408618:	add	x14, x14, x8, lsr #32
  40861c:	add	x18, x18, x8, lsl #32
  408620:	mul	x8, x15, x11
  408624:	add	x7, x7, x18
  408628:	mul	x15, x16, x15
  40862c:	mul	x2, x4, x16
  408630:	madd	x4, x4, x11, x15
  408634:	add	x4, x4, x8, lsr #32
  408638:	cmp	x15, x4
  40863c:	b.ls	408648 <__fxstatat@plt+0x66a8>  // b.plast
  408640:	mov	x12, #0x100000000           	// #4294967296
  408644:	add	x2, x2, x12
  408648:	mul	x12, x16, x1
  40864c:	and	x8, x8, #0xffffffff
  408650:	mul	x16, x3, x16
  408654:	add	x15, x2, x4, lsr #32
  408658:	madd	x3, x3, x11, x12
  40865c:	add	x8, x8, x4, lsl #32
  408660:	mul	x4, x11, x1
  408664:	add	x3, x3, x4, lsr #32
  408668:	cmp	x12, x3
  40866c:	b.ls	408678 <__fxstatat@plt+0x66d8>  // b.plast
  408670:	mov	x1, #0x100000000           	// #4294967296
  408674:	add	x16, x16, x1
  408678:	and	x2, x4, #0xffffffff
  40867c:	add	x7, x17, x7
  408680:	add	x2, x2, x3, lsl #32
  408684:	lsr	x3, x3, #32
  408688:	adds	x2, x2, x14
  40868c:	cset	x4, cs  // cs = hs, nlast
  408690:	cmp	x7, x18
  408694:	cset	x1, cc  // cc = lo, ul, last
  408698:	adds	x2, x2, x1
  40869c:	cset	x1, cs  // cs = hs, nlast
  4086a0:	cmp	x4, #0x0
  4086a4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4086a8:	cinc	x3, x3, ne  // ne = any
  4086ac:	adds	x7, x7, x8
  4086b0:	cset	x1, cs  // cs = hs, nlast
  4086b4:	adds	x2, x2, x15
  4086b8:	cset	x4, cs  // cs = hs, nlast
  4086bc:	adds	x2, x2, x1
  4086c0:	cset	x1, cs  // cs = hs, nlast
  4086c4:	cmp	x4, #0x0
  4086c8:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4086cc:	orr	x13, x13, x7, lsl #13
  4086d0:	cinc	x1, x16, ne  // ne = any
  4086d4:	cmp	x13, #0x0
  4086d8:	add	x3, x1, x3
  4086dc:	cset	x1, ne  // ne = any
  4086e0:	orr	x7, x1, x7, lsr #51
  4086e4:	orr	x1, x7, x2, lsl #13
  4086e8:	extr	x12, x3, x2, #51
  4086ec:	tbz	x3, #39, 408788 <__fxstatat@plt+0x67e8>
  4086f0:	and	x2, x1, #0x1
  4086f4:	orr	x1, x2, x1, lsr #1
  4086f8:	orr	x1, x1, x12, lsl #63
  4086fc:	lsr	x12, x12, #1
  408700:	mov	x2, #0x3fff                	// #16383
  408704:	add	x3, x9, x2
  408708:	cmp	x3, #0x0
  40870c:	b.le	408854 <__fxstatat@plt+0x68b4>
  408710:	tst	x1, #0x7
  408714:	b.eq	4087a0 <__fxstatat@plt+0x6800>  // b.none
  408718:	and	x2, x6, #0xc00000
  40871c:	orr	w0, w0, #0x10
  408720:	cmp	x2, #0x400, lsl #12
  408724:	b.eq	408790 <__fxstatat@plt+0x67f0>  // b.none
  408728:	cmp	x2, #0x800, lsl #12
  40872c:	b.eq	40879c <__fxstatat@plt+0x67fc>  // b.none
  408730:	cbnz	x2, 4087a0 <__fxstatat@plt+0x6800>
  408734:	and	x2, x1, #0xf
  408738:	cmp	x2, #0x4
  40873c:	b.eq	4087a0 <__fxstatat@plt+0x6800>  // b.none
  408740:	adds	x1, x1, #0x4
  408744:	cinc	x12, x12, cs  // cs = hs, nlast
  408748:	b	4087a0 <__fxstatat@plt+0x6800>
  40874c:	tbz	x11, #47, 408760 <__fxstatat@plt+0x67c0>
  408750:	tbnz	x12, #47, 408760 <__fxstatat@plt+0x67c0>
  408754:	mov	x11, x12
  408758:	mov	x2, x1
  40875c:	mov	x4, x16
  408760:	orr	x1, x11, #0x800000000000
  408764:	mov	x5, x4
  408768:	mov	x3, #0x7fff                	// #32767
  40876c:	b	4087c0 <__fxstatat@plt+0x6820>
  408770:	mov	x12, x11
  408774:	mov	x1, x2
  408778:	mov	x5, x4
  40877c:	b	408578 <__fxstatat@plt+0x65d8>
  408780:	mov	x5, x16
  408784:	b	40857c <__fxstatat@plt+0x65dc>
  408788:	mov	x9, x10
  40878c:	b	408700 <__fxstatat@plt+0x6760>
  408790:	cbnz	x5, 4087a0 <__fxstatat@plt+0x6800>
  408794:	adds	x1, x1, #0x8
  408798:	b	408744 <__fxstatat@plt+0x67a4>
  40879c:	cbnz	x5, 408794 <__fxstatat@plt+0x67f4>
  4087a0:	tbz	x12, #52, 4087ac <__fxstatat@plt+0x680c>
  4087a4:	and	x12, x12, #0xffefffffffffffff
  4087a8:	add	x3, x9, #0x4, lsl #12
  4087ac:	mov	x4, #0x7ffe                	// #32766
  4087b0:	cmp	x3, x4
  4087b4:	b.gt	4087f4 <__fxstatat@plt+0x6854>
  4087b8:	extr	x2, x12, x1, #3
  4087bc:	lsr	x1, x12, #3
  4087c0:	and	x3, x3, #0x7fff
  4087c4:	mov	x7, #0x0                   	// #0
  4087c8:	bfxil	x7, x1, #0, #48
  4087cc:	orr	w3, w3, w5, lsl #15
  4087d0:	fmov	d0, x2
  4087d4:	bfi	x7, x3, #48, #16
  4087d8:	fmov	v0.d[1], x7
  4087dc:	cbz	w0, 4087ec <__fxstatat@plt+0x684c>
  4087e0:	str	q0, [sp, #16]
  4087e4:	bl	408ba0 <__fxstatat@plt+0x6c00>
  4087e8:	ldr	q0, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #32
  4087f0:	ret
  4087f4:	and	x2, x6, #0xc00000
  4087f8:	cmp	x2, #0x400, lsl #12
  4087fc:	b.eq	408820 <__fxstatat@plt+0x6880>  // b.none
  408800:	cmp	x2, #0x800, lsl #12
  408804:	b.eq	408834 <__fxstatat@plt+0x6894>  // b.none
  408808:	cbnz	x2, 408848 <__fxstatat@plt+0x68a8>
  40880c:	mov	x3, #0x7fff                	// #32767
  408810:	mov	w1, #0x14                  	// #20
  408814:	orr	w0, w0, w1
  408818:	mov	x1, x2
  40881c:	b	4087c0 <__fxstatat@plt+0x6820>
  408820:	cmp	x5, #0x0
  408824:	mov	x3, #0x7fff                	// #32767
  408828:	csetm	x2, ne  // ne = any
  40882c:	csel	x3, x3, x4, eq  // eq = none
  408830:	b	408810 <__fxstatat@plt+0x6870>
  408834:	cmp	x5, #0x0
  408838:	mov	x3, #0x7fff                	// #32767
  40883c:	csetm	x2, eq  // eq = none
  408840:	csel	x3, x3, x4, ne  // ne = any
  408844:	b	408810 <__fxstatat@plt+0x6870>
  408848:	mov	x3, x4
  40884c:	mov	x2, #0xffffffffffffffff    	// #-1
  408850:	b	408810 <__fxstatat@plt+0x6870>
  408854:	mov	x4, #0x1                   	// #1
  408858:	sub	x3, x4, x3
  40885c:	cmp	x3, #0x74
  408860:	b.gt	408948 <__fxstatat@plt+0x69a8>
  408864:	cmp	x3, #0x3f
  408868:	b.gt	4088d0 <__fxstatat@plt+0x6930>
  40886c:	mov	w4, #0x40                  	// #64
  408870:	sub	w4, w4, w3
  408874:	lsr	x7, x1, x3
  408878:	lsl	x1, x1, x4
  40887c:	cmp	x1, #0x0
  408880:	cset	x1, ne  // ne = any
  408884:	lsl	x2, x12, x4
  408888:	orr	x2, x2, x7
  40888c:	orr	x2, x2, x1
  408890:	lsr	x1, x12, x3
  408894:	tst	x2, #0x7
  408898:	b.eq	408914 <__fxstatat@plt+0x6974>  // b.none
  40889c:	and	x3, x6, #0xc00000
  4088a0:	orr	w0, w0, #0x10
  4088a4:	cmp	x3, #0x400, lsl #12
  4088a8:	b.eq	408904 <__fxstatat@plt+0x6964>  // b.none
  4088ac:	cmp	x3, #0x800, lsl #12
  4088b0:	b.eq	408910 <__fxstatat@plt+0x6970>  // b.none
  4088b4:	cbnz	x3, 408914 <__fxstatat@plt+0x6974>
  4088b8:	and	x3, x2, #0xf
  4088bc:	cmp	x3, #0x4
  4088c0:	b.eq	408914 <__fxstatat@plt+0x6974>  // b.none
  4088c4:	adds	x2, x2, #0x4
  4088c8:	cinc	x1, x1, cs  // cs = hs, nlast
  4088cc:	b	408914 <__fxstatat@plt+0x6974>
  4088d0:	sub	w2, w3, #0x40
  4088d4:	mov	w4, #0x80                  	// #128
  4088d8:	sub	w4, w4, w3
  4088dc:	cmp	x3, #0x40
  4088e0:	lsr	x2, x12, x2
  4088e4:	lsl	x12, x12, x4
  4088e8:	csel	x12, x12, xzr, ne  // ne = any
  4088ec:	orr	x1, x12, x1
  4088f0:	cmp	x1, #0x0
  4088f4:	cset	x1, ne  // ne = any
  4088f8:	orr	x2, x2, x1
  4088fc:	mov	x1, #0x0                   	// #0
  408900:	b	408894 <__fxstatat@plt+0x68f4>
  408904:	cbnz	x5, 408914 <__fxstatat@plt+0x6974>
  408908:	adds	x2, x2, #0x8
  40890c:	b	4088c8 <__fxstatat@plt+0x6928>
  408910:	cbnz	x5, 408908 <__fxstatat@plt+0x6968>
  408914:	tbz	x1, #51, 408930 <__fxstatat@plt+0x6990>
  408918:	orr	w0, w0, #0x10
  40891c:	mov	x1, #0x0                   	// #0
  408920:	mov	x2, #0x0                   	// #0
  408924:	mov	x3, #0x1                   	// #1
  408928:	orr	w0, w0, #0x8
  40892c:	b	4087c0 <__fxstatat@plt+0x6820>
  408930:	mov	x3, #0x0                   	// #0
  408934:	extr	x2, x1, x2, #3
  408938:	lsr	x1, x1, #3
  40893c:	tbnz	w0, #4, 408928 <__fxstatat@plt+0x6988>
  408940:	tbz	w6, #11, 4087c0 <__fxstatat@plt+0x6820>
  408944:	b	408928 <__fxstatat@plt+0x6988>
  408948:	orr	x2, x1, x12
  40894c:	cbz	x2, 408978 <__fxstatat@plt+0x69d8>
  408950:	and	x6, x6, #0xc00000
  408954:	orr	w0, w0, #0x10
  408958:	cmp	x6, #0x400, lsl #12
  40895c:	b.eq	408988 <__fxstatat@plt+0x69e8>  // b.none
  408960:	cmp	x6, #0x800, lsl #12
  408964:	b.eq	408998 <__fxstatat@plt+0x69f8>  // b.none
  408968:	cmp	x6, #0x0
  40896c:	mov	x2, #0x5                   	// #5
  408970:	csel	x4, x4, x2, ne  // ne = any
  408974:	lsr	x2, x4, #3
  408978:	orr	w0, w0, #0x8
  40897c:	mov	x1, #0x0                   	// #0
  408980:	mov	x3, #0x0                   	// #0
  408984:	b	4087c0 <__fxstatat@plt+0x6820>
  408988:	cmp	x5, #0x0
  40898c:	mov	x2, #0x9                   	// #9
  408990:	csel	x4, x2, x4, eq  // eq = none
  408994:	b	408974 <__fxstatat@plt+0x69d4>
  408998:	cmp	x5, #0x0
  40899c:	mov	x2, #0x9                   	// #9
  4089a0:	csel	x4, x2, x4, ne  // ne = any
  4089a4:	b	408974 <__fxstatat@plt+0x69d4>
  4089a8:	mov	x11, #0xffffffffffff        	// #281474976710655
  4089ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4089b0:	mov	w0, #0x1                   	// #1
  4089b4:	mov	x4, #0x0                   	// #0
  4089b8:	b	408760 <__fxstatat@plt+0x67c0>
  4089bc:	mov	x11, x12
  4089c0:	mov	x2, x1
  4089c4:	mov	x4, x5
  4089c8:	b	408760 <__fxstatat@plt+0x67c0>
  4089cc:	mov	x1, #0x0                   	// #0
  4089d0:	mov	x2, #0x0                   	// #0
  4089d4:	b	408768 <__fxstatat@plt+0x67c8>
  4089d8:	cbz	w0, 408a18 <__fxstatat@plt+0x6a78>
  4089dc:	mov	w0, w0
  4089e0:	mov	w1, #0x403e                	// #16446
  4089e4:	clz	x2, x0
  4089e8:	sub	w1, w1, w2
  4089ec:	mov	w2, #0x402f                	// #16431
  4089f0:	sxtw	x4, w1
  4089f4:	sub	w1, w2, w1
  4089f8:	lsl	x0, x0, x1
  4089fc:	mov	x3, #0x0                   	// #0
  408a00:	mov	x2, #0x0                   	// #0
  408a04:	bfxil	x3, x0, #0, #48
  408a08:	fmov	d0, x2
  408a0c:	bfi	x3, x4, #48, #16
  408a10:	fmov	v0.d[1], x3
  408a14:	ret
  408a18:	mov	x0, #0x0                   	// #0
  408a1c:	mov	x4, #0x0                   	// #0
  408a20:	b	4089fc <__fxstatat@plt+0x6a5c>
  408a24:	stp	x29, x30, [sp, #-48]!
  408a28:	mov	x29, sp
  408a2c:	str	x19, [sp, #16]
  408a30:	str	q0, [sp, #32]
  408a34:	ldr	x19, [sp, #32]
  408a38:	ldr	x0, [sp, #40]
  408a3c:	mrs	x1, fpcr
  408a40:	ubfx	x3, x0, #48, #15
  408a44:	mov	x1, x19
  408a48:	mov	x4, #0x3ffe                	// #16382
  408a4c:	ubfx	x19, x0, #0, #48
  408a50:	cmp	x3, x4
  408a54:	b.gt	408a74 <__fxstatat@plt+0x6ad4>
  408a58:	cbnz	x3, 408b1c <__fxstatat@plt+0x6b7c>
  408a5c:	orr	x19, x1, x19
  408a60:	cbnz	x19, 408b1c <__fxstatat@plt+0x6b7c>
  408a64:	mov	x0, x19
  408a68:	ldr	x19, [sp, #16]
  408a6c:	ldp	x29, x30, [sp], #48
  408a70:	ret
  408a74:	lsr	x0, x0, #63
  408a78:	mov	x4, #0x403f                	// #16447
  408a7c:	and	w0, w0, #0xff
  408a80:	and	x5, x0, #0xff
  408a84:	sub	x4, x4, x5
  408a88:	cmp	x4, x3
  408a8c:	b.le	408ad8 <__fxstatat@plt+0x6b38>
  408a90:	cbnz	x5, 408b28 <__fxstatat@plt+0x6b88>
  408a94:	mov	x4, #0x406f                	// #16495
  408a98:	sub	x2, x4, x3
  408a9c:	orr	x0, x19, #0x1000000000000
  408aa0:	cmp	x2, #0x3f
  408aa4:	b.gt	408aec <__fxstatat@plt+0x6b4c>
  408aa8:	mov	w5, #0xffffbfd1            	// #-16431
  408aac:	add	w5, w3, w5
  408ab0:	sub	w19, w4, w3
  408ab4:	lsl	x2, x1, x5
  408ab8:	cmp	x2, #0x0
  408abc:	lsr	x1, x1, x19
  408ac0:	cset	w2, ne  // ne = any
  408ac4:	lsl	x19, x0, x5
  408ac8:	orr	x19, x1, x19
  408acc:	cbz	w2, 408a64 <__fxstatat@plt+0x6ac4>
  408ad0:	mov	w0, #0x10                  	// #16
  408ad4:	b	408ae4 <__fxstatat@plt+0x6b44>
  408ad8:	eor	w0, w0, #0x1
  408adc:	sbfx	x19, x0, #0, #1
  408ae0:	mov	w0, #0x1                   	// #1
  408ae4:	bl	408ba0 <__fxstatat@plt+0x6c00>
  408ae8:	b	408a64 <__fxstatat@plt+0x6ac4>
  408aec:	mov	w4, #0xffffc011            	// #-16367
  408af0:	add	w19, w3, w4
  408af4:	cmp	x2, #0x40
  408af8:	lsl	x19, x0, x19
  408afc:	csel	x19, x19, xzr, ne  // ne = any
  408b00:	orr	x19, x19, x1
  408b04:	cmp	x19, #0x0
  408b08:	mov	w19, #0x402f                	// #16431
  408b0c:	sub	w19, w19, w3
  408b10:	cset	w2, ne  // ne = any
  408b14:	lsr	x19, x0, x19
  408b18:	b	408acc <__fxstatat@plt+0x6b2c>
  408b1c:	mov	w0, #0x10                  	// #16
  408b20:	mov	x19, #0x0                   	// #0
  408b24:	b	408ae4 <__fxstatat@plt+0x6b44>
  408b28:	mov	w0, #0x1                   	// #1
  408b2c:	b	408b20 <__fxstatat@plt+0x6b80>
  408b30:	cbz	x0, 408b94 <__fxstatat@plt+0x6bf4>
  408b34:	clz	x2, x0
  408b38:	mov	w1, #0x403e                	// #16446
  408b3c:	sub	w2, w1, w2
  408b40:	mov	x3, #0x406f                	// #16495
  408b44:	sub	x1, x3, w2, sxtw
  408b48:	sxtw	x4, w2
  408b4c:	cmp	x1, #0x3f
  408b50:	b.gt	408b80 <__fxstatat@plt+0x6be0>
  408b54:	mov	w1, #0xffffbfd1            	// #-16431
  408b58:	add	w1, w2, w1
  408b5c:	sub	w2, w3, w2
  408b60:	lsr	x1, x0, x1
  408b64:	lsl	x0, x0, x2
  408b68:	mov	x3, #0x0                   	// #0
  408b6c:	fmov	d0, x0
  408b70:	bfxil	x3, x1, #0, #48
  408b74:	bfi	x3, x4, #48, #16
  408b78:	fmov	v0.d[1], x3
  408b7c:	ret
  408b80:	mov	w1, #0x402f                	// #16431
  408b84:	sub	w1, w1, w2
  408b88:	lsl	x1, x0, x1
  408b8c:	mov	x0, #0x0                   	// #0
  408b90:	b	408b68 <__fxstatat@plt+0x6bc8>
  408b94:	mov	x1, #0x0                   	// #0
  408b98:	mov	x4, #0x0                   	// #0
  408b9c:	b	408b68 <__fxstatat@plt+0x6bc8>
  408ba0:	tbz	w0, #0, 408bb0 <__fxstatat@plt+0x6c10>
  408ba4:	movi	v1.2s, #0x0
  408ba8:	fdiv	s0, s1, s1
  408bac:	mrs	x1, fpsr
  408bb0:	tbz	w0, #1, 408bc4 <__fxstatat@plt+0x6c24>
  408bb4:	fmov	s1, #1.000000000000000000e+00
  408bb8:	movi	v2.2s, #0x0
  408bbc:	fdiv	s0, s1, s2
  408bc0:	mrs	x1, fpsr
  408bc4:	tbz	w0, #2, 408be4 <__fxstatat@plt+0x6c44>
  408bc8:	mov	w1, #0x7f7fffff            	// #2139095039
  408bcc:	fmov	s1, w1
  408bd0:	mov	w1, #0xc5ae                	// #50606
  408bd4:	movk	w1, #0x749d, lsl #16
  408bd8:	fmov	s2, w1
  408bdc:	fadd	s0, s1, s2
  408be0:	mrs	x1, fpsr
  408be4:	tbz	w0, #3, 408bf4 <__fxstatat@plt+0x6c54>
  408be8:	movi	v1.2s, #0x80, lsl #16
  408bec:	fmul	s0, s1, s1
  408bf0:	mrs	x1, fpsr
  408bf4:	tbz	w0, #4, 408c0c <__fxstatat@plt+0x6c6c>
  408bf8:	mov	w0, #0x7f7fffff            	// #2139095039
  408bfc:	fmov	s2, #1.000000000000000000e+00
  408c00:	fmov	s1, w0
  408c04:	fsub	s0, s1, s2
  408c08:	mrs	x0, fpsr
  408c0c:	ret
  408c10:	stp	x29, x30, [sp, #-64]!
  408c14:	mov	x29, sp
  408c18:	stp	x19, x20, [sp, #16]
  408c1c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a060>
  408c20:	add	x20, x20, #0xdf0
  408c24:	stp	x21, x22, [sp, #32]
  408c28:	adrp	x21, 41c000 <__fxstatat@plt+0x1a060>
  408c2c:	add	x21, x21, #0xde8
  408c30:	sub	x20, x20, x21
  408c34:	mov	w22, w0
  408c38:	stp	x23, x24, [sp, #48]
  408c3c:	mov	x23, x1
  408c40:	mov	x24, x2
  408c44:	bl	401a68 <mbrtowc@plt-0x38>
  408c48:	cmp	xzr, x20, asr #3
  408c4c:	b.eq	408c78 <__fxstatat@plt+0x6cd8>  // b.none
  408c50:	asr	x20, x20, #3
  408c54:	mov	x19, #0x0                   	// #0
  408c58:	ldr	x3, [x21, x19, lsl #3]
  408c5c:	mov	x2, x24
  408c60:	add	x19, x19, #0x1
  408c64:	mov	x1, x23
  408c68:	mov	w0, w22
  408c6c:	blr	x3
  408c70:	cmp	x20, x19
  408c74:	b.ne	408c58 <__fxstatat@plt+0x6cb8>  // b.any
  408c78:	ldp	x19, x20, [sp, #16]
  408c7c:	ldp	x21, x22, [sp, #32]
  408c80:	ldp	x23, x24, [sp, #48]
  408c84:	ldp	x29, x30, [sp], #64
  408c88:	ret
  408c8c:	nop
  408c90:	ret
  408c94:	nop
  408c98:	adrp	x2, 41d000 <__fxstatat@plt+0x1b060>
  408c9c:	mov	x1, #0x0                   	// #0
  408ca0:	ldr	x2, [x2, #656]
  408ca4:	b	401b60 <__cxa_atexit@plt>
  408ca8:	mov	x2, x1
  408cac:	mov	w1, w0
  408cb0:	mov	w0, #0x0                   	// #0
  408cb4:	b	401ee0 <__fxstat@plt>
  408cb8:	mov	x4, x1
  408cbc:	mov	x5, x2
  408cc0:	mov	w1, w0
  408cc4:	mov	x2, x4
  408cc8:	mov	w0, #0x0                   	// #0
  408ccc:	mov	w4, w3
  408cd0:	mov	x3, x5
  408cd4:	b	401fa0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408cd8 <.fini>:
  408cd8:	stp	x29, x30, [sp, #-16]!
  408cdc:	mov	x29, sp
  408ce0:	ldp	x29, x30, [sp], #16
  408ce4:	ret
