SNAP2	xps:xsg	hw_sys	SNAP2_v2:xcku115
SNAP2	xps:xsg	clk_src	sys_clk
SNAP2	xps:xsg	clk_rate	200
SNAP2	xps:xsg	use_microblaze	on
SNAP2	xps:xsg	sample_period	1
SNAP2	xps:xsg	synthesis_tool	XST
a	xps:sw_reg	io_dir	From\_Processor
a	xps:sw_reg	io_delay	0
a	xps:sw_reg	init_val	0
a	xps:sw_reg	sample_period	1
a	xps:sw_reg	names	reg
a	xps:sw_reg	bitwidths	32
a	xps:sw_reg	bin_pts	0
a	xps:sw_reg	arith_types	0
a	xps:sw_reg	sim_port	on
a	xps:sw_reg	show_format	on
b	xps:sw_reg	io_dir	From\_Processor
b	xps:sw_reg	io_delay	0
b	xps:sw_reg	init_val	0
b	xps:sw_reg	sample_period	1
b	xps:sw_reg	names	reg
b	xps:sw_reg	bitwidths	32
b	xps:sw_reg	bin_pts	0
b	xps:sw_reg	arith_types	0
b	xps:sw_reg	sim_port	on
b	xps:sw_reg	show_format	on
readout_state_value	xps:sw_reg	io_dir	To\_Processor
readout_state_value	xps:sw_reg	io_delay	0
readout_state_value	xps:sw_reg	init_val	0
readout_state_value	xps:sw_reg	sample_period	1
readout_state_value	xps:sw_reg	names	reg
readout_state_value	xps:sw_reg	bitwidths	1
readout_state_value	xps:sw_reg	bin_pts	0
readout_state_value	xps:sw_reg	arith_types	2
readout_state_value	xps:sw_reg	sim_port	on
readout_state_value	xps:sw_reg	show_format	on
reset_to_listen	xps:sw_reg	io_dir	From\_Processor
reset_to_listen	xps:sw_reg	io_delay	0
reset_to_listen	xps:sw_reg	init_val	0
reset_to_listen	xps:sw_reg	sample_period	1
reset_to_listen	xps:sw_reg	names	reg
reset_to_listen	xps:sw_reg	bitwidths	1
reset_to_listen	xps:sw_reg	bin_pts	0
reset_to_listen	xps:sw_reg	arith_types	2
reset_to_listen	xps:sw_reg	sim_port	on
reset_to_listen	xps:sw_reg	show_format	on
send_trigger	xps:sw_reg	io_dir	From\_Processor
send_trigger	xps:sw_reg	io_delay	0
send_trigger	xps:sw_reg	init_val	0
send_trigger	xps:sw_reg	sample_period	1
send_trigger	xps:sw_reg	names	reg
send_trigger	xps:sw_reg	bitwidths	1
send_trigger	xps:sw_reg	bin_pts	0
send_trigger	xps:sw_reg	arith_types	2
send_trigger	xps:sw_reg	sim_port	on
send_trigger	xps:sw_reg	show_format	on
snapshot_count_reset	xps:sw_reg	io_dir	From\_Processor
snapshot_count_reset	xps:sw_reg	io_delay	0
snapshot_count_reset	xps:sw_reg	init_val	0
snapshot_count_reset	xps:sw_reg	sample_period	1
snapshot_count_reset	xps:sw_reg	names	reg
snapshot_count_reset	xps:sw_reg	bitwidths	1
snapshot_count_reset	xps:sw_reg	bin_pts	0
snapshot_count_reset	xps:sw_reg	arith_types	2
snapshot_count_reset	xps:sw_reg	sim_port	on
snapshot_count_reset	xps:sw_reg	show_format	on
snapshot_counter	xps:sw_reg	io_dir	To\_Processor
snapshot_counter	xps:sw_reg	io_delay	0
snapshot_counter	xps:sw_reg	init_val	0
snapshot_counter	xps:sw_reg	sample_period	1
snapshot_counter	xps:sw_reg	names	reg
snapshot_counter	xps:sw_reg	bitwidths	32
snapshot_counter	xps:sw_reg	bin_pts	0
snapshot_counter	xps:sw_reg	arith_types	0
snapshot_counter	xps:sw_reg	sim_port	on
snapshot_counter	xps:sw_reg	show_format	on
sum_ab	xps:sw_reg	io_dir	To\_Processor
sum_ab	xps:sw_reg	io_delay	0
sum_ab	xps:sw_reg	init_val	0
sum_ab	xps:sw_reg	sample_period	1
sum_ab	xps:sw_reg	names	reg
sum_ab	xps:sw_reg	bitwidths	32
sum_ab	xps:sw_reg	bin_pts	0
sum_ab	xps:sw_reg	arith_types	0
sum_ab	xps:sw_reg	sim_port	on
sum_ab	xps:sw_reg	show_format	on
trig_debug_reset	xps:sw_reg	io_dir	From\_Processor
trig_debug_reset	xps:sw_reg	io_delay	0
trig_debug_reset	xps:sw_reg	init_val	0
trig_debug_reset	xps:sw_reg	sample_period	1
trig_debug_reset	xps:sw_reg	names	reg
trig_debug_reset	xps:sw_reg	bitwidths	1
trig_debug_reset	xps:sw_reg	bin_pts	0
trig_debug_reset	xps:sw_reg	arith_types	2
trig_debug_reset	xps:sw_reg	sim_port	on
trig_debug_reset	xps:sw_reg	show_format	on
trig_debug_timer	xps:sw_reg	io_dir	To\_Processor
trig_debug_timer	xps:sw_reg	io_delay	0
trig_debug_timer	xps:sw_reg	init_val	0
trig_debug_timer	xps:sw_reg	sample_period	1
trig_debug_timer	xps:sw_reg	names	reg
trig_debug_timer	xps:sw_reg	bitwidths	32
trig_debug_timer	xps:sw_reg	bin_pts	0
trig_debug_timer	xps:sw_reg	arith_types	0
trig_debug_timer	xps:sw_reg	sim_port	on
trig_debug_timer	xps:sw_reg	show_format	on
trig_debug_timer_reset	xps:sw_reg	io_dir	From\_Processor
trig_debug_timer_reset	xps:sw_reg	io_delay	0
trig_debug_timer_reset	xps:sw_reg	init_val	0
trig_debug_timer_reset	xps:sw_reg	sample_period	1
trig_debug_timer_reset	xps:sw_reg	names	reg
trig_debug_timer_reset	xps:sw_reg	bitwidths	1
trig_debug_timer_reset	xps:sw_reg	bin_pts	0
trig_debug_timer_reset	xps:sw_reg	arith_types	2
trig_debug_timer_reset	xps:sw_reg	sim_port	on
trig_debug_timer_reset	xps:sw_reg	show_format	on
trig_debug_trig_rec_count	xps:sw_reg	io_dir	To\_Processor
trig_debug_trig_rec_count	xps:sw_reg	io_delay	0
trig_debug_trig_rec_count	xps:sw_reg	init_val	0
trig_debug_trig_rec_count	xps:sw_reg	sample_period	1
trig_debug_trig_rec_count	xps:sw_reg	names	reg
trig_debug_trig_rec_count	xps:sw_reg	bitwidths	32
trig_debug_trig_rec_count	xps:sw_reg	bin_pts	0
trig_debug_trig_rec_count	xps:sw_reg	arith_types	0
trig_debug_trig_rec_count	xps:sw_reg	sim_port	on
trig_debug_trig_rec_count	xps:sw_reg	show_format	on
77777	77777	tags	xps:sw_reg,xps:xsg
77777	77777	system	gpio_pins3
77777	77777	builddate	07-Feb-2021\_22:06:34
77777	77777	xlSgRoot	/data/Xilinx/Vivado/2019.1/lib/lnx64.o/matlab/sysgen.mexa64
