{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730879120903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730879120904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 07:45:20 2024 " "Processing started: Wed Nov  6 07:45:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730879120904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730879120904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGASystem -c VGASystem " "Command: quartus_sta VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730879120904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730879121025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730879121182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730879121183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGASystem.sdc " "Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730879121395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121396 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730879121398 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730879121398 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730879121398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121399 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " "create_clock -period 1.000 -name FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730879121401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FourDigitSSD:MUX\|Sequencer:inst2\|inst FourDigitSSD:MUX\|Sequencer:inst2\|inst " "create_clock -period 1.000 -name FourDigitSSD:MUX\|Sequencer:inst2\|inst FourDigitSSD:MUX\|Sequencer:inst2\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730879121401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLE ENABLE " "create_clock -period 1.000 -name ENABLE ENABLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730879121401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730879121401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730879121406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730879121406 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730879121407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730879121424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730879121475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730879121475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.609 " "Worst-case setup slack is -1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609              -1.609 CLK  " "   -1.609              -1.609 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -0.684 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -0.684              -0.684 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.114               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.305               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.305               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK  " "    0.452               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.497               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.584               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.744               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879121525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879121528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 ENABLE  " "   -3.000             -26.792 ENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 CLK  " "    9.636               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.720               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730879121602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730879121618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730879121805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730879121863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730879121871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730879121871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.556 " "Worst-case setup slack is -1.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556              -1.556 CLK  " "   -1.556              -1.556 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -0.587 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -0.587              -0.587 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.210               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.547               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.547               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK  " "    0.401               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.447               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.542               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.693               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879121906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879121913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 ENABLE  " "   -3.000             -26.792 ENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.487              -1.487 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.487              -1.487 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 CLK  " "    9.569               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879121917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879121917 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730879122025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730879122118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730879122120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730879122120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.494 " "Worst-case setup slack is -0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -0.494 CLK  " "   -0.494              -0.494 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.011               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.624               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.383               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.383               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879122125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "    0.206               0.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "    0.240               0.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879122132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879122138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730879122144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.046 ENABLE  " "   -3.000             -20.046 ENABLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst  " "   -1.000              -1.000 FourDigitSSD:MUX\|Sequencer:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\]  " "   -1.000              -1.000 FourDigitSSD:MUX\|lpm_counter:FrequencyDivider\|cntr_c3g:auto_generated\|counter_reg_bit\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 CLK  " "    9.435               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.798               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730879122149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730879122149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730879122630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730879122630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730879122707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 07:45:22 2024 " "Processing ended: Wed Nov  6 07:45:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730879122707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730879122707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730879122707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730879122707 ""}
