Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/bram/w64_d8192.ip --block-symbol-file --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/bram/w64_d8192 --family="Agilex 7" --part=AGIB027R29A1E2VR3
: w64_d8192.ram_2port_0: Targeting device family: Agilex 7.
: w64_d8192.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: w64_d8192.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: w64_d8192.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/bram/w64_d8192.ip --synthesis=VERILOG --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/bram/w64_d8192 --family="Agilex 7" --part=AGIB027R29A1E2VR3
: w64_d8192.ram_2port_0: Targeting device family: Agilex 7.
: w64_d8192.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: w64_d8192.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: w64_d8192.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: w64_d8192: "Transforming system: w64_d8192"
Info: w64_d8192: "Naming system components in system: w64_d8192"
Info: w64_d8192: "Processing generation queue"
Info: w64_d8192: "Generating: w64_d8192"
Info: w64_d8192: "Generating: w64_d8192_ram_2port_2050_jstmmpy"
Info: w64_d8192: Done "w64_d8192" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
