{"Source Block": ["hdl/library/axi_ad9643/axi_ad9643_channel.v@169:192@HdlStmIf", "    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n  end else begin\n  ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (\n    .clk (adc_clk),\n    .valid (1'b1),\n    .data_i (adc_dcfilter_data_i_s),\n    .data_q (adc_dcfilter_data_q_s),\n    .valid_out (),\n    .data_out (adc_iqcor_data),\n    .iqcor_enable (adc_iqcor_enb_s),\n    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));\n  end\n  endgenerate\n\n  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@186:210", "    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_valid = adc_dcfilter_valid_s;\n  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n  end else begin\n  ad_iqcor #(.IQSEL (IQSEL)) i_ad_iqcor (\n    .clk (adc_clk),\n    .valid (adc_dcfilter_valid_s),\n    .data_i (adc_dcfilter_data_i_s),\n    .data_q (adc_dcfilter_data_q_s),\n    .valid_out (adc_iqcor_valid),\n    .data_out (adc_iqcor_data),\n    .iqcor_enable (adc_iqcor_enb_s),\n    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));\n  end\n  endgenerate\n\n  up_adc_channel #(.PCORE_ADC_CHID (CHID)) i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@149:172", "    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n  end else begin\n  ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (\n    .clk (adc_clk),\n    .valid (1'b1),\n    .data_i (adc_dcfilter_data_i_s),\n    .data_q (adc_dcfilter_data_q_s),\n    .valid_out (),\n    .data_out (adc_iqcor_data),\n    .iqcor_enable (adc_iqcor_enb_s),\n    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));\n  end\n  endgenerate\n\n  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n"]], "Diff Content": {"Delete": [[174, "  if (DP_DISABLE == 1) begin\n"], [175, "  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n"], [177, "  ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (\n"], [180, "    .data_i (adc_dcfilter_data_i_s),\n"], [181, "    .data_q (adc_dcfilter_data_q_s),\n"]], "Add": [[175, "  if (DATAPATH_DISABLE == 1) begin\n"], [175, "  assign adc_iqcor_data = adc_dcfilter_data_s;\n"], [177, "  ad_iqcor #(.Q_OR_I_N(Q_OR_I_N)) i_ad_iqcor (\n"], [181, "    .data_in (adc_dcfilter_data_s),\n"], [181, "    .data_iq (adc_dcfilter_data_in),\n"]]}}