Protocol Used : MSI
>> Bus stats
Number of BusRd   : 7
Number of BusRdX  : 5
Number of Flushes : 3
>> Cache 0 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 1 stats
Reads         : 6
Read misses   : 6
Writes        : 5
Write misses  : 1
Writebacks    : 3
Invalidations : 0
Cache blocks present :
Set 0 => M:0x1203	S:0x1204	M:0x1205	S:0x1206	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 2 stats
Reads         : 1
Read misses   : 1
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	S:0x1206	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 3 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
