#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar  6 18:57:01 2014
# Process ID: 9438
# Log file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project/vivado.log
# Journal file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source vivado_project.tcl
# create_project jtag_axi_debugger_ip jtag_axi_debugger_ip -part xc7k325tffg900-2
# import_files -force -norecurse {
#     ../../src/jtag_axi_debugger_ip.v
#     ../../src/s2mm_data_gen.v
#     ../../src/mm2s_data_consume.v
#     ../../src/stream_data.v
#     ../../IP/axi_datamover_1024MM_32STR/axi_datamover_1024MM_32STR.xci
#     ../../IP/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR.xci
#     ../../IP/axi_datamover_256MM_32STR/axi_datamover_256MM_32STR.xci
#     ../../IP/axi_datamover_128MM_32STR/axi_datamover_128MM_32STR.xci
#     ../../IP/axi_datamover_64MM_32STR/axi_datamover_64MM_32STR.xci
#     ../../IP/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR.xci
#     ../../IP/axi_mm64_to_axi_lite64/axi_mm64_to_axi_lite64.xci
#     ../../IP/axi_mm32_to_axi_lite32/axi_mm32_to_axi_lite32.xci
#     ../../IP/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xci
#     ../../IP/vio_axi_jtag_dbg/vio_axi_jtag_dbg.xci
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_1024MM_32STR/axi_datamover_1024MM_32STR.xci'
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR.xci'
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_256MM_32STR/axi_datamover_256MM_32STR.xci'
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_128MM_32STR/axi_datamover_128MM_32STR.xci'
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_64MM_32STR/axi_datamover_64MM_32STR.xci'
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR.xci'
import_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4987.898 ; gain = 0.004
# set_property top jtag_axi_debugger_ip [get_filesets sources_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# proc run_rest {} {
# set ROOT_DIR [pwd]
# ipx::package_project -root_dir $ROOT_DIR
# set_property vendor {sanjayr} [ipx::current_core]
# set_property vendor_display_name {sanjayr} [ipx::current_core]
# set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
# ipx::infer_bus_interfaces {{xilinx.com:interface:aximm:1.0}} [ipx::current_core]
# set_property value_validation_list {{1024} {512} {256} {128} {64} {32}} [ipx::get_user_parameter AXI4_MM_DATA_WIDTH [ipx::current_core]]
# set_property value_validation_list {{64} {32}} [ipx::get_user_parameter AXI4_LITE_DATA_WIDTH [ipx::current_core]]
# set_property display_name {AXI4 MM Data Width} [ipx::get_user_parameter AXI4_MM_DATA_WIDTH [ipx::current_core]]
# set_property display_name {AXI4 LITE Data Width} [ipx::get_user_parameter AXI4_LITE_DATA_WIDTH [ipx::current_core]]
# set_property display_name {M_AXI4_LITE} [ipx::get_bus_interface m_axi4_lite [ipx::current_core]]
# set_property display_name {M_AXI4_MM} [ipx::get_bus_interface m_axi4_mm [ipx::current_core]]
# set_property display_name {M_AXI4_LITE} [ipx::get_address_space m_axi4_lite [ipx::current_core]]
# set_property display_name {M_AXI4_MM} [ipx::get_address_space m_axi4_mm [ipx::current_core]]
# set_property supported_families {{virtex7} {Pre-Production} {qvirtex7} {Pre-Production} {kintex7} {Pre-Production} {kintex7l} {Pre-Production} {qkintex7} {Pre-Production} {qkintex7l} {Pre-Production} {artix7} {Pre-Production} {artix7l} {Pre-Production} {aartix7} {Pre-Production} {qartix7} {Pre-Production} {zynq} {Pre-Production} {qzynq} {Pre-Production} {azynq} {Pre-Production}} [ipx::current_core]
# set_property company_url {www.xilinx.com} [ipx::current_core]
# ipx::add_bus_parameter {FREQ_HZ} [ipx::get_bus_interface m_axi4_lite [ipx::current_core]]
# ipx::add_bus_parameter {FREQ_HZ} [ipx::get_bus_interface m_axi4_mm [ipx::current_core]]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::save_core [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::archive_core {./jtag_axi_debugger_ip.zip} [ipx::current_core]
# }
run_rest
INFO: [IP_Flow 19-2418] Expression "((AXI4_LITE_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((AXI4_MM_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axi4_lite" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axi4_mm" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
16
ipx::create_xgui_files [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property ip_repo_paths  /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project' may become invalid. A better location for the repository would be in a path adjacent to the project.
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {/home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/axi_jtag_debugger_IP_gen/vivado_project/jtag_axi_debugger_ip_1.0.zip} [ipx::current_core]
ipx::unload_core {sanjayr:user:jtag_axi_debugger_ip:1.0}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 18:59:14 2014...
