// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Sun Aug 27 21:49:31 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ sobel_design_sobel_accel_0_0_sim_netlist.v
// Design      : sobel_design_sobel_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_inp_TDATA;
  input [2:0]img_inp_TKEEP;
  input [2:0]img_inp_TSTRB;
  input [0:0]img_inp_TUSER;
  input [0:0]img_inp_TLAST;
  input [0:0]img_inp_TID;
  input [0:0]img_inp_TDEST;
  output [7:0]img_out_TDATA;
  output [0:0]img_out_TKEEP;
  output [0:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [15:0]Block_entry2_proc_U0_ap_return_0;
  wire [15:0]Block_entry2_proc_U0_ap_return_1;
  wire [15:0]Block_entry2_proc_U0_ap_return_2;
  wire [15:0]Block_entry2_proc_U0_ap_return_3;
  wire [31:0]Block_entry2_proc_U0_ap_return_4;
  wire [31:0]Block_entry2_proc_U0_ap_return_5;
  wire [31:0]Block_entry2_proc_U0_ap_return_6;
  wire [31:0]Block_entry2_proc_U0_ap_return_7;
  wire Block_entry2_proc_U0_ap_start;
  wire Block_entry2_proc_U0_n_10;
  wire Block_entry2_proc_U0_n_19;
  wire Block_entry2_proc_U0_n_20;
  wire [11:1]\SRL_SIG_reg[0]_19 ;
  wire [11:1]\SRL_SIG_reg[1]_20 ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35;
  wire [7:0]Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din;
  wire [7:0]Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23;
  wire [9:0]accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din;
  wire addr;
  wire [31:0]alpha;
  wire [31:0]alpha_c_dout;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_15;
  wire ap_CS_fsm_state2_27;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_28;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire [23:0]axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_11;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_12;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_13;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_14;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_15;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_16;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_17;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_18;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_19;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_20;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_21;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_22;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_25;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_39;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_42;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_9;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_15;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_19;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_22;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_24;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_cols_channel_U_n_24;
  wire dst_1_cols_channel_U_n_25;
  wire dst_1_cols_channel_U_n_26;
  wire dst_1_cols_channel_U_n_27;
  wire dst_1_cols_channel_U_n_28;
  wire dst_1_cols_channel_U_n_29;
  wire dst_1_cols_channel_U_n_30;
  wire dst_1_cols_channel_U_n_31;
  wire dst_1_cols_channel_U_n_32;
  wire dst_1_cols_channel_U_n_33;
  wire dst_1_cols_channel_U_n_69;
  wire dst_1_cols_channel_U_n_70;
  wire dst_1_cols_channel_U_n_71;
  wire dst_1_cols_channel_U_n_72;
  wire dst_1_cols_channel_U_n_73;
  wire dst_1_cols_channel_U_n_74;
  wire dst_1_cols_channel_U_n_75;
  wire dst_1_cols_channel_U_n_76;
  wire dst_1_cols_channel_U_n_77;
  wire dst_1_cols_channel_U_n_78;
  wire [11:0]dst_1_cols_channel_dout;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire [7:0]dst_1_data_dout;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire dst_1_rows_channel_U_n_38;
  wire dst_1_rows_channel_U_n_39;
  wire dst_1_rows_channel_U_n_43;
  wire dst_1_rows_channel_U_n_44;
  wire [11:0]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ;
  wire \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ;
  wire \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ;
  wire \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ;
  wire [23:0]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ;
  wire [1:1]\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln104_fu_131_p2;
  wire icmp_ln104_reg_211;
  wire icmp_ln58_fu_351_p2;
  wire icmp_ln75_fu_132_p2;
  wire icmp_ln79_fu_141_p2;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire img_out_TVALID;
  wire in_mat_cols_c15_channel_U_n_10;
  wire in_mat_cols_c15_channel_U_n_11;
  wire in_mat_cols_c15_channel_U_n_12;
  wire in_mat_cols_c15_channel_U_n_26;
  wire in_mat_cols_c15_channel_U_n_27;
  wire in_mat_cols_c15_channel_U_n_28;
  wire in_mat_cols_c15_channel_U_n_29;
  wire in_mat_cols_c15_channel_U_n_30;
  wire in_mat_cols_c15_channel_U_n_31;
  wire in_mat_cols_c15_channel_U_n_32;
  wire in_mat_cols_c15_channel_U_n_33;
  wire in_mat_cols_c15_channel_U_n_34;
  wire in_mat_cols_c15_channel_U_n_35;
  wire in_mat_cols_c15_channel_U_n_36;
  wire in_mat_cols_c15_channel_U_n_37;
  wire in_mat_cols_c15_channel_U_n_38;
  wire in_mat_cols_c15_channel_U_n_39;
  wire in_mat_cols_c15_channel_U_n_40;
  wire in_mat_cols_c15_channel_U_n_42;
  wire in_mat_cols_c15_channel_U_n_44;
  wire in_mat_cols_c15_channel_U_n_45;
  wire in_mat_cols_c15_channel_U_n_46;
  wire in_mat_cols_c15_channel_U_n_47;
  wire in_mat_cols_c15_channel_U_n_48;
  wire in_mat_cols_c15_channel_U_n_49;
  wire in_mat_cols_c15_channel_U_n_50;
  wire in_mat_cols_c15_channel_U_n_51;
  wire in_mat_cols_c15_channel_U_n_9;
  wire [15:0]in_mat_cols_c15_channel_dout;
  wire in_mat_cols_c15_channel_empty_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_36;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c14_channel_U_n_26;
  wire in_mat_rows_c14_channel_U_n_28;
  wire [15:0]in_mat_rows_c14_channel_dout;
  wire in_mat_rows_c14_channel_empty_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr0;
  wire mOutPtr0_13;
  wire mOutPtr0_14;
  wire mOutPtr0_23;
  wire mOutPtr0_25;
  wire mOutPtr17_out;
  wire mOutPtr17_out_24;
  wire mOutPtr17_out_26;
  wire mOutPtr17_out_5;
  wire mOutPtr18_out;
  wire mOutPtr18_out_12;
  wire mOutPtr18_out_3;
  wire mOutPtr18_out_4;
  wire [0:0]mOutPtr_reg;
  wire [0:0]mOutPtr_reg_18;
  wire [15:0]p_dst_cols_channel_dout;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire p_dst_data_U_n_9;
  wire [9:0]p_dst_data_dout;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire [15:0]p_dst_rows_channel_dout;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire [15:0]p_dstgx_cols_channel_dout;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire [15:0]p_dstgx_rows_channel_dout;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire p_dstgy_data_U_n_11;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_16;
  wire push_17;
  wire push_2;
  wire push_21;
  wire push_22;
  wire push_6;
  wire push_7;
  wire push_8;
  wire push_9;
  wire rev_fu_108_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire shift_c_U_n_10;
  wire shift_c_U_n_11;
  wire shift_c_U_n_12;
  wire shift_c_U_n_13;
  wire shift_c_U_n_14;
  wire shift_c_U_n_15;
  wire shift_c_U_n_16;
  wire shift_c_U_n_17;
  wire shift_c_U_n_18;
  wire shift_c_U_n_19;
  wire shift_c_U_n_20;
  wire shift_c_U_n_21;
  wire shift_c_U_n_22;
  wire shift_c_U_n_23;
  wire shift_c_U_n_24;
  wire shift_c_U_n_25;
  wire shift_c_U_n_26;
  wire shift_c_U_n_27;
  wire shift_c_U_n_28;
  wire shift_c_U_n_29;
  wire shift_c_U_n_30;
  wire shift_c_U_n_31;
  wire shift_c_U_n_32;
  wire shift_c_U_n_33;
  wire shift_c_U_n_34;
  wire shift_c_U_n_35;
  wire shift_c_U_n_36;
  wire shift_c_U_n_37;
  wire shift_c_U_n_38;
  wire shift_c_U_n_39;
  wire shift_c_U_n_40;
  wire shift_c_U_n_9;
  wire [31:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub13_fu_112_p2;
  wire [31:0]sub_fu_106_p2;
  wire [7:0]trunc_ln105_reg_206;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_14;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_17;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_19;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_20;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_23;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_24;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_Block_entry2_proc Block_entry2_proc_U0
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(Block_entry2_proc_U0_ap_return_6),
        .Q(rows),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry2_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(Block_entry2_proc_U0_ap_return_3),
        .ap_done_reg_reg_rep_0(Block_entry2_proc_U0_n_10),
        .ap_done_reg_reg_rep_1(Block_entry2_proc_U0_ap_return_4),
        .ap_done_reg_reg_rep_2(Block_entry2_proc_U0_ap_return_5),
        .ap_done_reg_reg_rep_3(in_mat_cols_c15_channel_U_n_42),
        .ap_done_reg_reg_rep_4(in_mat_rows_c14_channel_U_n_28),
        .\ap_return_0_preg_reg[0]_0 (control_s_axi_U_n_10),
        .\ap_return_5_preg_reg[31]_0 (cols),
        .\ap_return_7_preg_reg[31]_0 (Block_entry2_proc_U0_ap_return_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_entry2_proc_U0_n_19),
        .ap_rst_n_1(Block_entry2_proc_U0_n_20),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_channel_write_p_dstgx_cols_channel(ap_sync_channel_write_p_dstgx_cols_channel),
        .ap_sync_channel_write_p_dstgx_rows_channel(ap_sync_channel_write_p_dstgx_rows_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel(ap_sync_reg_channel_write_p_dstgx_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .if_din(Block_entry2_proc_U0_ap_return_2),
        .in(Block_entry2_proc_U0_ap_return_0),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_0),
        .push_0(push),
        .shift_c_full_n(shift_c_full_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din),
        .\GradientValuesY_reg_741_reg[7] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .Q(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .\ap_CS_fsm_reg[1]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_U_n_11),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i603_i_reg_614(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ),
        .d1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ),
        .\height_reg_73_reg[15]_0 (in_mat_rows_c_dout),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push_2),
        .push_0(push_1),
        .ram_reg_2(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ),
        .ram_reg_2_0(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln311_reg_594_reg[0] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12),
        .\trunc_ln311_reg_594_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13),
        .\width_reg_68_reg[15]_0 (in_mat_cols_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s accumulateWeighted_0_2_2160_3840_1_2_2_2_U0
       (.CO(icmp_ln58_fu_351_p2),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13}),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .alpha_c_empty_n(alpha_c_empty_n),
        .\ap_CS_fsm_reg[8]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17),
        .\ap_CS_fsm_reg[8]_1 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19),
        .\ap_CS_fsm_reg[9]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21),
        .\ap_CS_fsm_reg[9]_1 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_dout(alpha_c_dout),
        .mOutPtr17_out(mOutPtr17_out_5),
        .mOutPtr17_out_0(mOutPtr17_out),
        .mOutPtr18_out(mOutPtr18_out_4),
        .mOutPtr18_out_1(mOutPtr18_out_3),
        .out(p_dstgx_cols_channel_dout),
        .p_dst_data_din(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .push(push_6),
        .push_2(push_0),
        .push_3(push),
        .push_4(push_2),
        .push_5(push_1),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S alpha_c_U
       (.Q(alpha),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\mOutPtr_reg[0]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13),
        .\mOutPtr_reg[3]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(alpha_c_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .sel(push_10),
        .shift_c_full_n(shift_c_full_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry2_proc_U0_n_20),
        .Q(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_cols_channel),
        .Q(ap_sync_reg_channel_write_dst_1_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_rows_channel),
        .Q(ap_sync_reg_channel_write_dst_1_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c15_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c14_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dst_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dst_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry2_proc_U0_n_19),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (img_inp_TREADY),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout[11:0]),
        .DI({in_mat_cols_c15_channel_U_n_30,in_mat_cols_c15_channel_U_n_31}),
        .Q({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .S({in_mat_cols_c15_channel_U_n_9,in_mat_cols_c15_channel_U_n_10,in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12}),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,axis2xfMat_24_16_2160_3840_1_U0_n_25}),
        .\ap_CS_fsm_reg[1]_1 (axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .\ap_CS_fsm_reg[1]_2 (in_mat_cols_c15_channel_U_n_40),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_loop_init_int_reg(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .ap_loop_init_int_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .ap_loop_init_int_reg_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .ap_loop_init_int_reg_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .ap_loop_init_int_reg_3(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .ap_loop_init_int_reg_4(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .icmp_ln81_fu_107_p2_carry__0_i_7({\SRL_SIG_reg[0]_19 [11],\SRL_SIG_reg[0]_19 [9],\SRL_SIG_reg[0]_19 [7],\SRL_SIG_reg[0]_19 [5],\SRL_SIG_reg[0]_19 [3],\SRL_SIG_reg[0]_19 [1]}),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0({\SRL_SIG_reg[1]_20 [11],\SRL_SIG_reg[1]_20 [9],\SRL_SIG_reg[1]_20 [7],\SRL_SIG_reg[1]_20 [5],\SRL_SIG_reg[1]_20 [3],\SRL_SIG_reg[1]_20 [1]}),
        .icmp_ln81_fu_107_p2_carry__1({in_mat_cols_c15_channel_U_n_26,in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29}),
        .icmp_ln81_fu_107_p2_carry__2({in_mat_cols_c15_channel_U_n_32,in_mat_cols_c15_channel_U_n_33,in_mat_cols_c15_channel_U_n_34,in_mat_cols_c15_channel_U_n_35}),
        .icmp_ln81_fu_107_p2_carry__2_0({in_mat_cols_c15_channel_U_n_44,in_mat_cols_c15_channel_U_n_45,in_mat_cols_c15_channel_U_n_46,in_mat_cols_c15_channel_U_n_47}),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[11] ({in_mat_cols_c15_channel_U_n_36,in_mat_cols_c15_channel_U_n_37,in_mat_cols_c15_channel_U_n_38,in_mat_cols_c15_channel_U_n_39}),
        .\j_2_fu_60_reg[11]_0 ({in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50,in_mat_cols_c15_channel_U_n_51}),
        .\mOutPtr_reg[0] (axis2xfMat_24_16_2160_3840_1_U0_n_42),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_36),
        .out(i_fu_76_reg),
        .pop(pop),
        .push(push_9),
        .push_0(push_8),
        .push_1(push_7),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c14_channel_U_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_control_s_axi control_s_axi_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13),
        .alpha(alpha),
        .alpha_c_full_n(alpha_c_full_n),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_9),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry2_proc_U0_ap_ready(ap_sync_Block_entry2_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_11),
        .cols(cols),
        .int_ap_idle_i_2(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .int_ap_start_reg_0(control_s_axi_U_n_10),
        .\int_isr_reg[1]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .interrupt(interrupt),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sel(push_10),
        .shift(shift),
        .shift_c_full_n(shift_c_full_n),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_start(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8 convertTo_2_0_2160_3840_1_2_2_8_U0
       (.CO(icmp_ln75_fu_132_p2),
        .D({shift_c_U_n_9,shift_c_U_n_10,shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_15,convertTo_2_0_2160_3840_1_2_2_8_U0_n_15}),
        .\ap_CS_fsm_reg[0]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .\ap_CS_fsm_reg[1]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .\ap_CS_fsm_reg[2]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_reg_201_reg[9] (p_dst_data_dout),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .dst_1_data_full_n(dst_1_data_full_n),
        .\height_reg_165_reg[15]_0 (p_dst_rows_channel_dout),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .if_dout(shift_c_dout),
        .int_ap_idle_i_2(axis2xfMat_24_16_2160_3840_1_U0_n_25),
        .int_ap_idle_i_2_0(in_mat_cols_c15_channel_U_n_40),
        .mOutPtr0(mOutPtr0_14),
        .mOutPtr0_0(mOutPtr0_13),
        .mOutPtr0_1(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out_12),
        .\mOutPtr_reg[0] (p_dst_data_U_n_9),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push_11),
        .push_2(push_22),
        .push_3(push_21),
        .push_4(push_6),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7] (trunc_ln105_reg_206));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S dst_1_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_24,dst_1_cols_channel_U_n_25}),
        .S({dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70}),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_cols_channel_U_n_26,dst_1_cols_channel_U_n_27,dst_1_cols_channel_U_n_28,dst_1_cols_channel_U_n_29}),
        .ap_clk_1({dst_1_cols_channel_U_n_30,dst_1_cols_channel_U_n_31,dst_1_cols_channel_U_n_32,dst_1_cols_channel_U_n_33}),
        .ap_clk_2({dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74}),
        .ap_clk_3({dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78}),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_cols_channel(ap_sync_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel_reg(Block_entry2_proc_U0_n_10),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .in(Block_entry2_proc_U0_ap_return_5),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .int_ap_idle_reg(control_s_axi_U_n_11),
        .int_ap_idle_reg_0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .int_ap_idle_reg_1(convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .int_ap_idle_reg_2(control_s_axi_U_n_9),
        .mOutPtr0(mOutPtr0_23),
        .mOutPtr17_out(mOutPtr17_out_24),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_24),
        .out(dst_1_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .push(push_16),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S dst_1_data_U
       (.D(dst_1_data_dout),
        .Q(ap_CS_fsm_state3_28),
        .\SRL_SIG_reg[0][0] (ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][7] (trunc_ln105_reg_206),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_0(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push_11),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_0 dst_1_rows_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln104_fu_131_p2),
        .D(sub13_fu_112_p2),
        .DI({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .Q(ap_CS_fsm_state2_27),
        .S({dst_1_rows_channel_U_n_43,dst_1_rows_channel_U_n_44}),
        .\ap_CS_fsm_reg[3]_i_2 (xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_dst_1_rows_channel(ap_sync_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel_reg(Block_entry2_proc_U0_n_10),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .in(Block_entry2_proc_U0_ap_return_4),
        .mOutPtr0(mOutPtr0_25),
        .mOutPtr17_out(mOutPtr17_out_26),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg_18),
        .\mOutPtr_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[2]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .out(dst_1_rows_channel_dout),
        .push(push_17),
        .sel(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_start(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S in_mat_cols_c15_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout),
        .DI({in_mat_cols_c15_channel_U_n_30,in_mat_cols_c15_channel_U_n_31}),
        .Q({\SRL_SIG_reg[1]_20 [11],\SRL_SIG_reg[1]_20 [9],\SRL_SIG_reg[1]_20 [7],\SRL_SIG_reg[1]_20 [5],\SRL_SIG_reg[1]_20 [3],\SRL_SIG_reg[1]_20 [1]}),
        .S({in_mat_cols_c15_channel_U_n_9,in_mat_cols_c15_channel_U_n_10,in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12}),
        .\SRL_SIG_reg[0][11] ({\SRL_SIG_reg[0]_19 [11],\SRL_SIG_reg[0]_19 [9],\SRL_SIG_reg[0]_19 [7],\SRL_SIG_reg[0]_19 [5],\SRL_SIG_reg[0]_19 [3],\SRL_SIG_reg[0]_19 [1]}),
        .\SRL_SIG_reg[0][14] ({in_mat_cols_c15_channel_U_n_26,in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29}),
        .\SRL_SIG_reg[0][22] ({in_mat_cols_c15_channel_U_n_44,in_mat_cols_c15_channel_U_n_45,in_mat_cols_c15_channel_U_n_46,in_mat_cols_c15_channel_U_n_47}),
        .\SRL_SIG_reg[0][30] ({in_mat_cols_c15_channel_U_n_36,in_mat_cols_c15_channel_U_n_37,in_mat_cols_c15_channel_U_n_38,in_mat_cols_c15_channel_U_n_39}),
        .\SRL_SIG_reg[0][30]_0 ({in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50,in_mat_cols_c15_channel_U_n_51}),
        .\SRL_SIG_reg[0][31] (Block_entry2_proc_U0_n_10),
        .\SRL_SIG_reg[1][22] ({in_mat_cols_c15_channel_U_n_32,in_mat_cols_c15_channel_U_n_33,in_mat_cols_c15_channel_U_n_34,in_mat_cols_c15_channel_U_n_35}),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_cols_c15_channel(ap_sync_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg(in_mat_cols_c15_channel_U_n_42),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .empty_n_reg_0(in_mat_cols_c15_channel_U_n_40),
        .empty_n_reg_1(ap_CS_fsm_state2),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .icmp_ln81_fu_107_p2_carry(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .icmp_ln81_fu_107_p2_carry_0(axis2xfMat_24_16_2160_3840_1_U0_n_18),
        .icmp_ln81_fu_107_p2_carry_1(axis2xfMat_24_16_2160_3840_1_U0_n_19),
        .icmp_ln81_fu_107_p2_carry_2(axis2xfMat_24_16_2160_3840_1_U0_n_20),
        .icmp_ln81_fu_107_p2_carry__0({axis2xfMat_24_16_2160_3840_1_U0_n_11,axis2xfMat_24_16_2160_3840_1_U0_n_12,axis2xfMat_24_16_2160_3840_1_U0_n_13,axis2xfMat_24_16_2160_3840_1_U0_n_14,axis2xfMat_24_16_2160_3840_1_U0_n_15,axis2xfMat_24_16_2160_3840_1_U0_n_16}),
        .icmp_ln81_fu_107_p2_carry__0_0(axis2xfMat_24_16_2160_3840_1_U0_n_21),
        .icmp_ln81_fu_107_p2_carry__0_1(axis2xfMat_24_16_2160_3840_1_U0_n_22),
        .if_din(Block_entry2_proc_U0_ap_return_7),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_1 in_mat_cols_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_cols_c_dout),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c15_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .push(push_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w24_d2_S in_mat_data_U
       (.D(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .Q(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594 ),
        .ap_block_pp0_stage0_subdone(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i603_i_reg_614(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614 ),
        .\cmp_i_i603_i_reg_614_reg[0] (\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .d1(\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_36),
        .\mOutPtr_reg[0]_1 (axis2xfMat_24_16_2160_3840_1_U0_n_42),
        .\mOutPtr_reg[1]_0 (\grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1 ),
        .pop(pop),
        .push(push_9),
        .ram_reg_2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12),
        .ram_reg_2_0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_2 in_mat_rows_c14_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_rows_c14_channel_dout),
        .\SRL_SIG_reg[0][31] (Block_entry2_proc_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_rows_c14_channel(ap_sync_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg(in_mat_rows_c14_channel_U_n_28),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .empty_n_reg_0(in_mat_rows_c14_channel_U_n_26),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_39),
        .if_din(Block_entry2_proc_U0_ap_return_6),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .out(i_fu_76_reg),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_CS_fsm_state2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_3 in_mat_rows_c_U
       (.\SRL_SIG_reg[1][15] (in_mat_rows_c_dout),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_rows_c14_channel_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .push(push_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_4 p_dst_cols_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_15),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_cols_channel(ap_sync_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel_reg(Block_entry2_proc_U0_n_10),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .in(Block_entry2_proc_U0_ap_return_3),
        .mOutPtr0(mOutPtr0_13),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_21),
        .\width_reg_160_reg[0] (control_s_axi_U_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w16_d2_S p_dst_data_U
       (.D(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .E(push_6),
        .\SRL_SIG_reg[1][9] (p_dst_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out_12),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_9),
        .\mOutPtr_reg[0]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_data_full_n(p_dst_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_5 p_dst_rows_channel_U
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_15),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_p_dst_rows_channel(ap_sync_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel_reg(Block_entry2_proc_U0_n_10),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .\height_reg_165_reg[0] (control_s_axi_U_n_10),
        .in(Block_entry2_proc_U0_ap_return_2),
        .mOutPtr0(mOutPtr0_14),
        .out(p_dst_rows_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .push(push_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S p_dstgx_cols_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19),
        .in(Block_entry2_proc_U0_ap_return_1),
        .mOutPtr17_out(mOutPtr17_out),
        .out(p_dstgx_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_6 p_dstgx_data_U
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din),
        .E(push_1),
        .Q(ap_CS_fsm_state10),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr18_out(mOutPtr18_out_3),
        .\mOutPtr_reg[1]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_7 p_dstgx_rows_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17),
        .in(Block_entry2_proc_U0_ap_return_0),
        .mOutPtr17_out(mOutPtr17_out_5),
        .out(p_dstgx_rows_channel_dout),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_8 p_dstgy_data_U
       (.D(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din),
        .E(push_2),
        .Q(ap_CS_fsm_state10),
        .ap_block_pp0_stage0_subdone(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(p_dstgy_data_U_n_11),
        .mOutPtr18_out(mOutPtr18_out_4),
        .\mOutPtr_reg[1]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_9 shift_c_U
       (.D({shift_c_U_n_9,shift_c_U_n_10,shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_U_n_14,shift_c_U_n_15,shift_c_U_n_16,shift_c_U_n_17,shift_c_U_n_18,shift_c_U_n_19,shift_c_U_n_20,shift_c_U_n_21,shift_c_U_n_22,shift_c_U_n_23,shift_c_U_n_24,shift_c_U_n_25,shift_c_U_n_26,shift_c_U_n_27,shift_c_U_n_28,shift_c_U_n_29,shift_c_U_n_30,shift_c_U_n_31,shift_c_U_n_32,shift_c_U_n_33,shift_c_U_n_34,shift_c_U_n_35,shift_c_U_n_36,shift_c_U_n_37,shift_c_U_n_38,shift_c_U_n_39,shift_c_U_n_40}),
        .Q(convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .in(shift),
        .\mOutPtr_reg[3]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(shift_c_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .rev_fu_108_p2(rev_fu_108_p2),
        .sel(push_10),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0 start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_U
       (.Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\height_reg_73_reg[15] (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32),
        .\mOutPtr_reg[1]_0 (in_mat_cols_c15_channel_U_n_40),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0
       (.\B_V_data_1_payload_B_reg[7] (dst_1_data_dout),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .CO(icmp_ln104_fu_131_p2),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_24,dst_1_cols_channel_U_n_25}),
        .Q({ap_CS_fsm_state3_28,ap_CS_fsm_state2_27,xfMat2axis_8_0_2160_3840_1_U0_n_14}),
        .S({dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70}),
        .\ap_CS_fsm_reg[3]_i_12_0 (dst_1_rows_channel_dout),
        .\ap_CS_fsm_reg[3]_i_3 ({dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .\ap_CS_fsm_reg[3]_i_3_0 ({dst_1_rows_channel_U_n_43,dst_1_rows_channel_U_n_44}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg({dst_1_cols_channel_U_n_30,dst_1_cols_channel_U_n_31,dst_1_cols_channel_U_n_32,dst_1_cols_channel_U_n_33}),
        .ap_enable_reg_pp0_iter1_reg_0({dst_1_cols_channel_U_n_75,dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(xfMat2axis_8_0_2160_3840_1_U0_n_20),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_24),
        .\i_fu_62_reg[11]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .icmp_ln106_fu_149_p2_carry__2({dst_1_cols_channel_U_n_26,dst_1_cols_channel_U_n_27,dst_1_cols_channel_U_n_28,dst_1_cols_channel_U_n_29}),
        .icmp_ln106_fu_149_p2_carry__2_0({dst_1_cols_channel_U_n_71,dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74}),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .mOutPtr0(mOutPtr0_25),
        .mOutPtr0_1(mOutPtr0_23),
        .mOutPtr17_out(mOutPtr17_out_26),
        .mOutPtr17_out_0(mOutPtr17_out_24),
        .\mOutPtr_reg[0] (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\mOutPtr_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_23),
        .\mOutPtr_reg[0]_1 (mOutPtr_reg_18),
        .\mOutPtr_reg[0]_2 (mOutPtr_reg),
        .out(dst_1_cols_channel_dout),
        .push(push_17),
        .push_2(push_16),
        .sel(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .\sub13_reg_169_reg[11]_0 (sub13_fu_112_p2),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_Block_entry2_proc
   (ap_sync_channel_write_p_dstgx_rows_channel,
    ap_done_reg_reg_rep_0,
    ap_sync_reg_channel_write_p_dstgx_rows_channel,
    push,
    ap_done_reg,
    ap_sync_channel_write_p_dstgx_cols_channel,
    push_0,
    ap_sync_ready,
    ap_sync_Block_entry2_proc_U0_ap_ready,
    ap_rst_n_inv,
    ap_rst_n_0,
    ap_rst_n_1,
    in,
    ap_done_reg_reg_0,
    if_din,
    ap_done_reg_reg_1,
    ap_done_reg_reg_rep_1,
    ap_done_reg_reg_rep_2,
    D,
    \ap_return_7_preg_reg[31]_0 ,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    Block_entry2_proc_U0_ap_start,
    p_dstgx_rows_channel_full_n,
    ap_rst_n,
    dst_1_cols_channel_full_n,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_done_reg_reg_rep_3,
    \ap_return_0_preg_reg[0]_0 ,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    p_dstgx_cols_channel_full_n,
    p_dst_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg_reg_rep_4,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    shift_c_full_n,
    alpha_c_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_clk,
    Q,
    \ap_return_5_preg_reg[31]_0 );
  output ap_sync_channel_write_p_dstgx_rows_channel;
  output ap_done_reg_reg_rep_0;
  output ap_sync_reg_channel_write_p_dstgx_rows_channel;
  output push;
  output ap_done_reg;
  output ap_sync_channel_write_p_dstgx_cols_channel;
  output push_0;
  output ap_sync_ready;
  output ap_sync_Block_entry2_proc_U0_ap_ready;
  output ap_rst_n_inv;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [15:0]in;
  output [15:0]ap_done_reg_reg_0;
  output [15:0]if_din;
  output [15:0]ap_done_reg_reg_1;
  output [31:0]ap_done_reg_reg_rep_1;
  output [31:0]ap_done_reg_reg_rep_2;
  output [31:0]D;
  output [31:0]\ap_return_7_preg_reg[31]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input p_dstgx_rows_channel_full_n;
  input ap_rst_n;
  input dst_1_cols_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_done_reg_reg_rep_3;
  input \ap_return_0_preg_reg[0]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input p_dstgx_cols_channel_full_n;
  input p_dst_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg_reg_rep_4;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input shift_c_full_n;
  input alpha_c_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\ap_return_5_preg_reg[31]_0 ;

  wire Block_entry2_proc_U0_ap_done;
  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [31:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire ap_done_reg_i_2_n_9;
  wire ap_done_reg_i_3_n_9;
  wire [15:0]ap_done_reg_reg_0;
  wire [15:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_rep_0;
  wire [31:0]ap_done_reg_reg_rep_1;
  wire [31:0]ap_done_reg_reg_rep_2;
  wire ap_done_reg_reg_rep_3;
  wire ap_done_reg_reg_rep_4;
  wire ap_done_reg_rep_i_1_n_9;
  wire [15:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire [15:0]ap_return_1_preg;
  wire [15:0]ap_return_2_preg;
  wire [15:0]ap_return_3_preg;
  wire [31:0]ap_return_4_preg;
  wire [31:0]ap_return_5_preg;
  wire [31:0]\ap_return_5_preg_reg[31]_0 ;
  wire [31:0]ap_return_6_preg;
  wire [31:0]ap_return_7_preg;
  wire [31:0]\ap_return_7_preg_reg[31]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire dst_1_cols_channel_full_n;
  wire [15:0]if_din;
  wire [15:0]in;
  wire p_dst_cols_channel_full_n;
  wire p_dstgx_cols_channel_full_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;
  wire push_0;
  wire shift_c_full_n;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(p_dstgx_rows_channel_full_n),
        .O(push));
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(p_dstgx_cols_channel_full_n),
        .O(push_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_done_reg_i_3_n_9),
        .O(ap_done_reg_i_1_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_2
       (.I0(Block_entry2_proc_U0_ap_done),
        .I1(p_dst_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I3(p_dstgx_cols_channel_full_n),
        .I4(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I5(ap_done_reg_reg_rep_4),
        .O(ap_done_reg_i_2_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_3
       (.I0(Block_entry2_proc_U0_ap_done),
        .I1(dst_1_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I3(p_dstgx_rows_channel_full_n),
        .I4(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I5(ap_done_reg_reg_rep_3),
        .O(ap_done_reg_i_3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_4
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Block_entry2_proc_U0_ap_start),
        .O(Block_entry2_proc_U0_ap_done));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_done_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_rep_i_1_n_9),
        .Q(ap_done_reg_reg_rep_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_rep_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_done_reg_i_3_n_9),
        .O(ap_done_reg_rep_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[0]),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[10]),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[11]),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[12]),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[13]),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[14]),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[15]),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[1]),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[2]),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[3]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[4]),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[5]),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[6]),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[7]),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[8]),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[9]),
        .O(if_din[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_rep_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_rep_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_rep_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_rep_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_rep_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_rep_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_rep_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[16]),
        .O(ap_done_reg_reg_rep_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[17]),
        .O(ap_done_reg_reg_rep_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[18]),
        .O(ap_done_reg_reg_rep_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[19]),
        .O(ap_done_reg_reg_rep_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_rep_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[20]),
        .O(ap_done_reg_reg_rep_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[21]),
        .O(ap_done_reg_reg_rep_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[22]),
        .O(ap_done_reg_reg_rep_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[23]),
        .O(ap_done_reg_reg_rep_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[24]),
        .O(ap_done_reg_reg_rep_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[25]),
        .O(ap_done_reg_reg_rep_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[26]),
        .O(ap_done_reg_reg_rep_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[27]),
        .O(ap_done_reg_reg_rep_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[28]),
        .O(ap_done_reg_reg_rep_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[29]),
        .O(ap_done_reg_reg_rep_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_rep_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[30]),
        .O(ap_done_reg_reg_rep_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[31]),
        .O(ap_done_reg_reg_rep_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_rep_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_rep_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_rep_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_rep_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_rep_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_rep_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_rep_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[16]),
        .Q(ap_return_4_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[17]),
        .Q(ap_return_4_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[18]),
        .Q(ap_return_4_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[19]),
        .Q(ap_return_4_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[20]),
        .Q(ap_return_4_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[21]),
        .Q(ap_return_4_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[22]),
        .Q(ap_return_4_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[23]),
        .Q(ap_return_4_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[24]),
        .Q(ap_return_4_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[25]),
        .Q(ap_return_4_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[26]),
        .Q(ap_return_4_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[27]),
        .Q(ap_return_4_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[28]),
        .Q(ap_return_4_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[29]),
        .Q(ap_return_4_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[30]),
        .Q(ap_return_4_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[31]),
        .Q(ap_return_4_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_1[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_rep_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_rep_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_rep_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_rep_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_rep_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_rep_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_rep_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[16]),
        .O(ap_done_reg_reg_rep_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[17]),
        .O(ap_done_reg_reg_rep_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[18]),
        .O(ap_done_reg_reg_rep_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[19]),
        .O(ap_done_reg_reg_rep_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_rep_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[20]),
        .O(ap_done_reg_reg_rep_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[21]),
        .O(ap_done_reg_reg_rep_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[22]),
        .O(ap_done_reg_reg_rep_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[23]),
        .O(ap_done_reg_reg_rep_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[24]),
        .O(ap_done_reg_reg_rep_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[25]),
        .O(ap_done_reg_reg_rep_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[26]),
        .O(ap_done_reg_reg_rep_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[27]),
        .O(ap_done_reg_reg_rep_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[28]),
        .O(ap_done_reg_reg_rep_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[29]),
        .O(ap_done_reg_reg_rep_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_rep_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[30]),
        .O(ap_done_reg_reg_rep_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[31]),
        .O(ap_done_reg_reg_rep_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_rep_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_rep_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_rep_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_rep_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_rep_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_rep_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(\ap_return_5_preg_reg[31]_0 [9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_rep_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[16]),
        .Q(ap_return_5_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[17]),
        .Q(ap_return_5_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[18]),
        .Q(ap_return_5_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[19]),
        .Q(ap_return_5_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[20]),
        .Q(ap_return_5_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[21]),
        .Q(ap_return_5_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[22]),
        .Q(ap_return_5_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[23]),
        .Q(ap_return_5_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[24]),
        .Q(ap_return_5_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[25]),
        .Q(ap_return_5_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[26]),
        .Q(ap_return_5_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[27]),
        .Q(ap_return_5_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[28]),
        .Q(ap_return_5_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[29]),
        .Q(ap_return_5_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[30]),
        .Q(ap_return_5_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[31]),
        .Q(ap_return_5_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_rep_2[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[0]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[10]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[10]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[11]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[11]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[12]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[12]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[13]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[13]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[14]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[14]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[15]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[15]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[16]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[16]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[17]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[17]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[18]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[18]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[19]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[19]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[1]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[20]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[20]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[21]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[21]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[22]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[22]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[23]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[23]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[24]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[24]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[25]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[25]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[26]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[26]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[27]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[27]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[28]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[28]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[29]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[29]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[2]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[30]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[30]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[31]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[31]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[3]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[4]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[5]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[6]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[7]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[8]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[9]_i_1 
       (.I0(ap_done_reg_reg_rep_0),
        .I1(Q[9]),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_return_6_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_6_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_6_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_6_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_6_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_6_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_6_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_6_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_6_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_6_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_6_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_6_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_6_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_6_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_6_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_6_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_6_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_return_7_preg[0]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [0]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[10]_i_1 
       (.I0(ap_return_7_preg[10]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [10]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[11]_i_1 
       (.I0(ap_return_7_preg[11]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [11]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[12]_i_1 
       (.I0(ap_return_7_preg[12]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [12]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[13]_i_1 
       (.I0(ap_return_7_preg[13]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [13]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[14]_i_1 
       (.I0(ap_return_7_preg[14]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [14]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[15]_i_1 
       (.I0(ap_return_7_preg[15]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [15]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[16]_i_1 
       (.I0(ap_return_7_preg[16]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [16]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[17]_i_1 
       (.I0(ap_return_7_preg[17]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [17]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[18]_i_1 
       (.I0(ap_return_7_preg[18]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [18]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[19]_i_1 
       (.I0(ap_return_7_preg[19]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [19]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(ap_return_7_preg[1]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [1]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[20]_i_1 
       (.I0(ap_return_7_preg[20]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [20]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[21]_i_1 
       (.I0(ap_return_7_preg[21]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [21]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[22]_i_1 
       (.I0(ap_return_7_preg[22]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [22]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[23]_i_1 
       (.I0(ap_return_7_preg[23]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [23]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[24]_i_1 
       (.I0(ap_return_7_preg[24]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [24]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[25]_i_1 
       (.I0(ap_return_7_preg[25]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [25]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[26]_i_1 
       (.I0(ap_return_7_preg[26]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [26]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[27]_i_1 
       (.I0(ap_return_7_preg[27]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [27]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[28]_i_1 
       (.I0(ap_return_7_preg[28]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [28]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[29]_i_1 
       (.I0(ap_return_7_preg[29]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [29]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(ap_return_7_preg[2]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [2]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[30]_i_1 
       (.I0(ap_return_7_preg[30]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [30]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[31]_i_1 
       (.I0(ap_return_7_preg[31]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [31]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(ap_return_7_preg[3]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [3]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(ap_return_7_preg[4]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [4]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(ap_return_7_preg[5]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [5]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(ap_return_7_preg[6]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [6]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(ap_return_7_preg[7]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [7]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[8]_i_1 
       (.I0(ap_return_7_preg[8]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [8]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_7_preg[9]_i_1 
       (.I0(ap_return_7_preg[9]),
        .I1(ap_done_reg_reg_rep_0),
        .I2(\ap_return_5_preg_reg[31]_0 [9]),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(\ap_return_7_preg_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [16]),
        .Q(ap_return_7_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [17]),
        .Q(ap_return_7_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [18]),
        .Q(ap_return_7_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [19]),
        .Q(ap_return_7_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [20]),
        .Q(ap_return_7_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [21]),
        .Q(ap_return_7_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [22]),
        .Q(ap_return_7_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [23]),
        .Q(ap_return_7_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [24]),
        .Q(ap_return_7_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [25]),
        .Q(ap_return_7_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [26]),
        .Q(ap_return_7_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [27]),
        .Q(ap_return_7_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [28]),
        .Q(ap_return_7_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [29]),
        .Q(ap_return_7_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [30]),
        .Q(ap_return_7_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [31]),
        .Q(ap_return_7_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_7_preg_reg[31]_0 [9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0008080888888888)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(shift_c_full_n),
        .I4(alpha_c_full_n),
        .I5(ap_start),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(\ap_return_0_preg_reg[0]_0 ),
        .O(ap_sync_Block_entry2_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0054FFFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1
       (.I0(ap_done_reg_i_3_n_9),
        .I1(Block_entry2_proc_U0_ap_start),
        .I2(ap_done_reg_reg_rep_0),
        .I3(ap_done_reg_i_2_n_9),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg_reg_rep_0),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(p_dstgx_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_cols_channel));
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg_reg_rep_0),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(p_dstgx_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'h22202020A0A0A0A0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(shift_c_full_n),
        .I4(alpha_c_full_n),
        .I5(ap_start),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hA8888888)) 
    int_ap_start_i_2
       (.I0(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .O(ap_sync_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s
   (cmp_i_i603_i_reg_614,
    ap_enable_reg_pp0_iter1,
    Q,
    \trunc_ln311_reg_594_reg[0] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    D,
    \GradientValuesY_reg_741_reg[7] ,
    pop,
    mOutPtr18_out,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    push_0,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    in_mat_data_empty_n,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[8] ,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \height_reg_73_reg[15]_0 ,
    \width_reg_68_reg[15]_0 );
  output cmp_i_i603_i_reg_614;
  output ap_enable_reg_pp0_iter1;
  output [0:0]Q;
  output \trunc_ln311_reg_594_reg[0] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output pop;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output push;
  output push_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input in_mat_data_empty_n;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \ap_CS_fsm_reg[8] ;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input [15:0]\height_reg_73_reg[15]_0 ;
  input [15:0]\width_reg_68_reg[15]_0 ;

  wire [7:0]D;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [0:0]Q;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_0;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_done_cache_i_1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]d1;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9;
  wire [15:0]height_reg_73;
  wire [15:0]\height_reg_73_reg[15]_0 ;
  wire icmp_ln366_fu_235_p2;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire mOutPtr18_out;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp_reg_770[7]_i_2_n_9 ;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire [15:0]width_reg_68;
  wire [15:0]\width_reg_68_reg[15]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_9));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__0
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .I2(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .I3(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I1(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ),
        .I2(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__1_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46
       (.CO(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ),
        .D(D),
        .\GradientValuesY_reg_741_reg[7] (\GradientValuesY_reg_741_reg[7] ),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state2_0}),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[4]_0 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_0(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_1(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_9),
        .ap_done_cache_reg_0(ap_done_cache_i_1__0_n_9),
        .ap_done_cache_reg_1(ap_done_cache_i_1__1_n_9),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter2_reg(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg ),
        .ap_loop_exit_ready_pp0_iter5_reg(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg ),
        .ap_loop_init_int(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i603_i_reg_614_reg[0]_0 (cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0]_1 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .\cmp_i_i603_i_reg_614_reg[0]_2 (height_reg_73),
        .d1(d1),
        .empty_n_reg(ap_NS_fsm),
        .grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9),
        .\height_reg_73_reg[13] (icmp_ln366_fu_235_p2),
        .\i_fu_76_reg[0] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29),
        .\i_fu_76_reg[1] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30),
        .\icmp_ln225_reg_682_reg[0] (width_reg_68),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr18_out(mOutPtr18_out),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .\ref_tmp1_reg_775_reg[0] (\ref_tmp_reg_770[7]_i_2_n_9 ),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln311_reg_594_reg[0]_0 (\trunc_ln311_reg_594_reg[0] ),
        .\trunc_ln311_reg_594_reg[0]_1 (\trunc_ln311_reg_594_reg[0]_0 ),
        .\trunc_ln311_reg_594_reg[1]_0 (Q),
        .\width_reg_68_reg[14] (\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57),
        .Q(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2_0),
        .I1(\grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9));
  LUT6 #(
    .INIT(64'hCC4CFFFFCC4CCC4C)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28),
        .I3(\grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2 ),
        .I4(icmp_ln366_fu_235_p2),
        .I5(ap_CS_fsm_state5),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9));
  LUT5 #(
    .INIT(32'hFFFFF070)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30),
        .I2(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .I3(\grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(ap_CS_fsm_state7),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9));
  FDRE \height_reg_73_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [0]),
        .Q(height_reg_73[0]),
        .R(1'b0));
  FDRE \height_reg_73_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [10]),
        .Q(height_reg_73[10]),
        .R(1'b0));
  FDRE \height_reg_73_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [11]),
        .Q(height_reg_73[11]),
        .R(1'b0));
  FDRE \height_reg_73_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [12]),
        .Q(height_reg_73[12]),
        .R(1'b0));
  FDRE \height_reg_73_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [13]),
        .Q(height_reg_73[13]),
        .R(1'b0));
  FDRE \height_reg_73_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [14]),
        .Q(height_reg_73[14]),
        .R(1'b0));
  FDRE \height_reg_73_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [15]),
        .Q(height_reg_73[15]),
        .R(1'b0));
  FDRE \height_reg_73_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [1]),
        .Q(height_reg_73[1]),
        .R(1'b0));
  FDRE \height_reg_73_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [2]),
        .Q(height_reg_73[2]),
        .R(1'b0));
  FDRE \height_reg_73_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [3]),
        .Q(height_reg_73[3]),
        .R(1'b0));
  FDRE \height_reg_73_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [4]),
        .Q(height_reg_73[4]),
        .R(1'b0));
  FDRE \height_reg_73_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [5]),
        .Q(height_reg_73[5]),
        .R(1'b0));
  FDRE \height_reg_73_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [6]),
        .Q(height_reg_73[6]),
        .R(1'b0));
  FDRE \height_reg_73_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [7]),
        .Q(height_reg_73[7]),
        .R(1'b0));
  FDRE \height_reg_73_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [8]),
        .Q(height_reg_73[8]),
        .R(1'b0));
  FDRE \height_reg_73_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\height_reg_73_reg[15]_0 [9]),
        .Q(height_reg_73[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ref_tmp_reg_770[7]_i_2 
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18),
        .O(\ref_tmp_reg_770[7]_i_2_n_9 ));
  FDRE \width_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [0]),
        .Q(width_reg_68[0]),
        .R(1'b0));
  FDRE \width_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [10]),
        .Q(width_reg_68[10]),
        .R(1'b0));
  FDRE \width_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [11]),
        .Q(width_reg_68[11]),
        .R(1'b0));
  FDRE \width_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [12]),
        .Q(width_reg_68[12]),
        .R(1'b0));
  FDRE \width_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [13]),
        .Q(width_reg_68[13]),
        .R(1'b0));
  FDRE \width_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [14]),
        .Q(width_reg_68[14]),
        .R(1'b0));
  FDRE \width_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [15]),
        .Q(width_reg_68[15]),
        .R(1'b0));
  FDRE \width_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [1]),
        .Q(width_reg_68[1]),
        .R(1'b0));
  FDRE \width_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [2]),
        .Q(width_reg_68[2]),
        .R(1'b0));
  FDRE \width_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [3]),
        .Q(width_reg_68[3]),
        .R(1'b0));
  FDRE \width_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [4]),
        .Q(width_reg_68[4]),
        .R(1'b0));
  FDRE \width_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [5]),
        .Q(width_reg_68[5]),
        .R(1'b0));
  FDRE \width_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [6]),
        .Q(width_reg_68[6]),
        .R(1'b0));
  FDRE \width_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [7]),
        .Q(width_reg_68[7]),
        .R(1'b0));
  FDRE \width_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [8]),
        .Q(width_reg_68[8]),
        .R(1'b0));
  FDRE \width_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .D(\width_reg_68_reg[15]_0 [9]),
        .Q(width_reg_68[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
   (empty_n_reg,
    p_dst_data_din,
    ap_enable_reg_pp0_iter1_reg_0,
    push,
    mOutPtr18_out,
    \ap_CS_fsm_reg[9] ,
    mOutPtr18_out_1,
    \ap_CS_fsm_reg[9]_0 ,
    D,
    temp_4_fu_317_p2,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    ap_clk,
    Q,
    p_dstgy_data_dout,
    p_dstgx_data_dout,
    p_reg_reg,
    ap_rst_n_inv,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    push_4,
    push_5,
    icmp_ln64_fu_109_p2_carry__0_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    ap_rst_n,
    sel,
    mul_ln78_reg_194_reg_0,
    tmp_reg_384,
    mul_ln78_reg_194_reg_1,
    mul_ln78_reg_194_reg_2,
    mul_ln78_reg_194_reg_3,
    mul_ln78_reg_194_reg_4,
    mul_ln78_reg_194_reg_5,
    mul_ln78_reg_194_reg_6,
    mul_ln78_reg_194_reg_7,
    mul_ln78_reg_194_reg_8,
    mul_ln78_reg_194_reg_9,
    mul_ln78_reg_194_reg_10,
    mul_ln78_reg_194_reg_11,
    mul_ln78_reg_194_reg_12,
    mul_ln78_reg_194_reg_13,
    mul_ln78_reg_194_reg_14,
    mul_ln78_reg_194_reg_15,
    mul_ln78_reg_194_reg_16,
    mul_ln78_reg_194_reg_17,
    mul_ln78_reg_194_reg_18,
    mul_ln78_reg_194_reg_19,
    mul_ln78_reg_194_reg_20,
    mul_ln78_reg_194_reg_21,
    mul_ln78_reg_194_reg_22,
    mul_ln78_reg_194_reg_23,
    CO);
  output empty_n_reg;
  output [9:0]p_dst_data_din;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[9] ;
  output mOutPtr18_out_1;
  output \ap_CS_fsm_reg[9]_0 ;
  output [1:0]D;
  output [22:0]temp_4_fu_317_p2;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input ap_clk;
  input [2:0]Q;
  input [7:0]p_dstgy_data_dout;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg;
  input ap_rst_n_inv;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input push_4;
  input push_5;
  input [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input ap_rst_n;
  input sel;
  input [0:0]mul_ln78_reg_194_reg_0;
  input tmp_reg_384;
  input mul_ln78_reg_194_reg_1;
  input mul_ln78_reg_194_reg_2;
  input mul_ln78_reg_194_reg_3;
  input mul_ln78_reg_194_reg_4;
  input mul_ln78_reg_194_reg_5;
  input mul_ln78_reg_194_reg_6;
  input mul_ln78_reg_194_reg_7;
  input mul_ln78_reg_194_reg_8;
  input mul_ln78_reg_194_reg_9;
  input mul_ln78_reg_194_reg_10;
  input mul_ln78_reg_194_reg_11;
  input mul_ln78_reg_194_reg_12;
  input mul_ln78_reg_194_reg_13;
  input mul_ln78_reg_194_reg_14;
  input mul_ln78_reg_194_reg_15;
  input mul_ln78_reg_194_reg_16;
  input mul_ln78_reg_194_reg_17;
  input mul_ln78_reg_194_reg_18;
  input mul_ln78_reg_194_reg_19;
  input mul_ln78_reg_194_reg_20;
  input mul_ln78_reg_194_reg_21;
  input mul_ln78_reg_194_reg_22;
  input mul_ln78_reg_194_reg_23;
  input [0:0]CO;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [15:0]add_ln64_fu_115_p2;
  wire add_ln64_fu_115_p2_carry__0_n_10;
  wire add_ln64_fu_115_p2_carry__0_n_11;
  wire add_ln64_fu_115_p2_carry__0_n_12;
  wire add_ln64_fu_115_p2_carry__0_n_9;
  wire add_ln64_fu_115_p2_carry__1_n_10;
  wire add_ln64_fu_115_p2_carry__1_n_11;
  wire add_ln64_fu_115_p2_carry__1_n_12;
  wire add_ln64_fu_115_p2_carry__1_n_9;
  wire add_ln64_fu_115_p2_carry__2_n_11;
  wire add_ln64_fu_115_p2_carry__2_n_12;
  wire add_ln64_fu_115_p2_carry_n_10;
  wire add_ln64_fu_115_p2_carry_n_11;
  wire add_ln64_fu_115_p2_carry_n_12;
  wire add_ln64_fu_115_p2_carry_n_9;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire icmp_ln64_fu_109_p2;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  wire icmp_ln64_fu_109_p2_carry__0_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_10;
  wire icmp_ln64_fu_109_p2_carry_n_11;
  wire icmp_ln64_fu_109_p2_carry_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_9;
  wire j_fu_52;
  wire \j_fu_52_reg_n_9_[0] ;
  wire \j_fu_52_reg_n_9_[10] ;
  wire \j_fu_52_reg_n_9_[11] ;
  wire \j_fu_52_reg_n_9_[12] ;
  wire \j_fu_52_reg_n_9_[13] ;
  wire \j_fu_52_reg_n_9_[14] ;
  wire \j_fu_52_reg_n_9_[15] ;
  wire \j_fu_52_reg_n_9_[1] ;
  wire \j_fu_52_reg_n_9_[2] ;
  wire \j_fu_52_reg_n_9_[3] ;
  wire \j_fu_52_reg_n_9_[4] ;
  wire \j_fu_52_reg_n_9_[5] ;
  wire \j_fu_52_reg_n_9_[6] ;
  wire \j_fu_52_reg_n_9_[7] ;
  wire \j_fu_52_reg_n_9_[8] ;
  wire \j_fu_52_reg_n_9_[9] ;
  wire mOutPtr18_out;
  wire mOutPtr18_out_1;
  wire [0:0]mul_ln78_reg_194_reg_0;
  wire mul_ln78_reg_194_reg_1;
  wire mul_ln78_reg_194_reg_10;
  wire mul_ln78_reg_194_reg_11;
  wire mul_ln78_reg_194_reg_12;
  wire mul_ln78_reg_194_reg_13;
  wire mul_ln78_reg_194_reg_14;
  wire mul_ln78_reg_194_reg_15;
  wire mul_ln78_reg_194_reg_16;
  wire mul_ln78_reg_194_reg_17;
  wire mul_ln78_reg_194_reg_18;
  wire mul_ln78_reg_194_reg_19;
  wire mul_ln78_reg_194_reg_2;
  wire mul_ln78_reg_194_reg_20;
  wire mul_ln78_reg_194_reg_21;
  wire mul_ln78_reg_194_reg_22;
  wire mul_ln78_reg_194_reg_23;
  wire mul_ln78_reg_194_reg_3;
  wire mul_ln78_reg_194_reg_4;
  wire mul_ln78_reg_194_reg_5;
  wire mul_ln78_reg_194_reg_6;
  wire mul_ln78_reg_194_reg_7;
  wire mul_ln78_reg_194_reg_8;
  wire mul_ln78_reg_194_reg_9;
  wire mul_ln78_reg_194_reg_i_11_n_10;
  wire mul_ln78_reg_194_reg_i_11_n_11;
  wire mul_ln78_reg_194_reg_i_11_n_12;
  wire mul_ln78_reg_194_reg_i_12_n_10;
  wire mul_ln78_reg_194_reg_i_12_n_11;
  wire mul_ln78_reg_194_reg_i_12_n_12;
  wire mul_ln78_reg_194_reg_i_12_n_9;
  wire mul_ln78_reg_194_reg_i_13_n_10;
  wire mul_ln78_reg_194_reg_i_13_n_11;
  wire mul_ln78_reg_194_reg_i_13_n_12;
  wire mul_ln78_reg_194_reg_i_13_n_9;
  wire mul_ln78_reg_194_reg_i_14_n_10;
  wire mul_ln78_reg_194_reg_i_14_n_11;
  wire mul_ln78_reg_194_reg_i_14_n_12;
  wire mul_ln78_reg_194_reg_i_14_n_9;
  wire mul_ln78_reg_194_reg_i_15_n_10;
  wire mul_ln78_reg_194_reg_i_15_n_11;
  wire mul_ln78_reg_194_reg_i_15_n_12;
  wire mul_ln78_reg_194_reg_i_15_n_9;
  wire mul_ln78_reg_194_reg_i_16_n_10;
  wire mul_ln78_reg_194_reg_i_16_n_11;
  wire mul_ln78_reg_194_reg_i_16_n_12;
  wire mul_ln78_reg_194_reg_i_16_n_9;
  wire mul_ln78_reg_194_reg_i_17_n_9;
  wire mul_ln78_reg_194_reg_i_18_n_9;
  wire mul_ln78_reg_194_reg_i_19_n_9;
  wire mul_ln78_reg_194_reg_i_20_n_9;
  wire mul_ln78_reg_194_reg_i_21_n_9;
  wire mul_ln78_reg_194_reg_i_22_n_9;
  wire mul_ln78_reg_194_reg_i_23_n_9;
  wire mul_ln78_reg_194_reg_i_24_n_9;
  wire mul_ln78_reg_194_reg_i_25_n_9;
  wire mul_ln78_reg_194_reg_i_26_n_9;
  wire mul_ln78_reg_194_reg_i_27_n_9;
  wire mul_ln78_reg_194_reg_i_28_n_9;
  wire mul_ln78_reg_194_reg_i_29_n_9;
  wire mul_ln78_reg_194_reg_i_30_n_9;
  wire mul_ln78_reg_194_reg_i_31_n_9;
  wire mul_ln78_reg_194_reg_i_32_n_9;
  wire mul_ln78_reg_194_reg_i_33_n_9;
  wire mul_ln78_reg_194_reg_i_34_n_9;
  wire mul_ln78_reg_194_reg_i_35_n_9;
  wire mul_ln78_reg_194_reg_i_36_n_9;
  wire mul_ln78_reg_194_reg_i_37_n_9;
  wire mul_ln78_reg_194_reg_i_38_n_9;
  wire mul_ln78_reg_194_reg_i_39_n_9;
  wire mul_ln78_reg_194_reg_i_40_n_9;
  wire mul_ln78_reg_194_reg_n_100;
  wire mul_ln78_reg_194_reg_n_101;
  wire mul_ln78_reg_194_reg_n_102;
  wire mul_ln78_reg_194_reg_n_103;
  wire mul_ln78_reg_194_reg_n_104;
  wire mul_ln78_reg_194_reg_n_105;
  wire mul_ln78_reg_194_reg_n_106;
  wire mul_ln78_reg_194_reg_n_107;
  wire mul_ln78_reg_194_reg_n_108;
  wire mul_ln78_reg_194_reg_n_109;
  wire mul_ln78_reg_194_reg_n_110;
  wire mul_ln78_reg_194_reg_n_111;
  wire mul_ln78_reg_194_reg_n_112;
  wire mul_ln78_reg_194_reg_n_113;
  wire mul_ln78_reg_194_reg_n_114;
  wire mul_ln78_reg_194_reg_n_83;
  wire mul_ln78_reg_194_reg_n_84;
  wire mul_ln78_reg_194_reg_n_85;
  wire mul_ln78_reg_194_reg_n_86;
  wire mul_ln78_reg_194_reg_n_87;
  wire mul_ln78_reg_194_reg_n_88;
  wire mul_ln78_reg_194_reg_n_89;
  wire mul_ln78_reg_194_reg_n_90;
  wire mul_ln78_reg_194_reg_n_91;
  wire mul_ln78_reg_194_reg_n_92;
  wire mul_ln78_reg_194_reg_n_93;
  wire mul_ln78_reg_194_reg_n_94;
  wire mul_ln78_reg_194_reg_n_95;
  wire mul_ln78_reg_194_reg_n_96;
  wire mul_ln78_reg_194_reg_n_97;
  wire mul_ln78_reg_194_reg_n_98;
  wire mul_ln78_reg_194_reg_n_99;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg;
  wire push;
  wire push_4;
  wire push_5;
  wire sel;
  wire [23:23]temp1_fu_334_p2;
  wire [22:0]temp_4_fu_317_p2;
  wire \temp_5_reg_429[12]_i_3_n_9 ;
  wire \temp_5_reg_429[12]_i_4_n_9 ;
  wire \temp_5_reg_429[12]_i_5_n_9 ;
  wire \temp_5_reg_429[12]_i_6_n_9 ;
  wire \temp_5_reg_429[16]_i_3_n_9 ;
  wire \temp_5_reg_429[16]_i_4_n_9 ;
  wire \temp_5_reg_429[16]_i_5_n_9 ;
  wire \temp_5_reg_429[16]_i_6_n_9 ;
  wire \temp_5_reg_429[20]_i_3_n_9 ;
  wire \temp_5_reg_429[20]_i_4_n_9 ;
  wire \temp_5_reg_429[20]_i_5_n_9 ;
  wire \temp_5_reg_429[20]_i_6_n_9 ;
  wire \temp_5_reg_429[23]_i_3_n_9 ;
  wire \temp_5_reg_429[23]_i_4_n_9 ;
  wire \temp_5_reg_429[23]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_3_n_9 ;
  wire \temp_5_reg_429[4]_i_4_n_9 ;
  wire \temp_5_reg_429[4]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_6_n_9 ;
  wire \temp_5_reg_429[4]_i_7_n_9 ;
  wire \temp_5_reg_429[8]_i_3_n_9 ;
  wire \temp_5_reg_429[8]_i_4_n_9 ;
  wire \temp_5_reg_429[8]_i_5_n_9 ;
  wire \temp_5_reg_429[8]_i_6_n_9 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_9 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_9 ;
  wire [22:0]temp_i_1_neg_fu_328_p2;
  wire [23:23]temp_i_1_neg_fu_328_p2__0;
  wire tmp_reg_384;
  wire [3:2]NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln78_reg_194_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED;
  wire [3:2]\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[2]),
        .I2(p_dstgx_data_empty_n),
        .I3(p_dstgy_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(p_dst_data_full_n),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry
       (.CI(1'b0),
        .CO({add_ln64_fu_115_p2_carry_n_9,add_ln64_fu_115_p2_carry_n_10,add_ln64_fu_115_p2_carry_n_11,add_ln64_fu_115_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[4:1]),
        .S(ap_sig_allocacmp_j_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__0
       (.CI(add_ln64_fu_115_p2_carry_n_9),
        .CO({add_ln64_fu_115_p2_carry__0_n_9,add_ln64_fu_115_p2_carry__0_n_10,add_ln64_fu_115_p2_carry__0_n_11,add_ln64_fu_115_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[8:5]),
        .S(ap_sig_allocacmp_j_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__1
       (.CI(add_ln64_fu_115_p2_carry__0_n_9),
        .CO({add_ln64_fu_115_p2_carry__1_n_9,add_ln64_fu_115_p2_carry__1_n_10,add_ln64_fu_115_p2_carry__1_n_11,add_ln64_fu_115_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[12:9]),
        .S(ap_sig_allocacmp_j_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__2
       (.CI(add_ln64_fu_115_p2_carry__1_n_9),
        .CO({NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED[3:2],add_ln64_fu_115_p2_carry__2_n_11,add_ln64_fu_115_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED[3],add_ln64_fu_115_p2[15:13]}),
        .S({1'b0,ap_sig_allocacmp_j_load[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_n_reg),
        .CLK(ap_clk),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln64_fu_109_p2),
        .D(D),
        .E(j_fu_52),
        .Q({\j_fu_52_reg_n_9_[15] ,\j_fu_52_reg_n_9_[14] ,\j_fu_52_reg_n_9_[13] ,\j_fu_52_reg_n_9_[12] ,\j_fu_52_reg_n_9_[11] ,\j_fu_52_reg_n_9_[10] ,\j_fu_52_reg_n_9_[9] ,\j_fu_52_reg_n_9_[8] ,\j_fu_52_reg_n_9_[7] ,\j_fu_52_reg_n_9_[6] ,\j_fu_52_reg_n_9_[5] ,\j_fu_52_reg_n_9_[4] ,\j_fu_52_reg_n_9_[3] ,\j_fu_52_reg_n_9_[2] ,\j_fu_52_reg_n_9_[1] ,\j_fu_52_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_15),
        .\ap_CS_fsm_reg[8] (Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(empty_n_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(add_ln64_fu_115_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(CO),
        .icmp_ln64_fu_109_p2_carry__0(icmp_ln64_fu_109_p2_carry__0_0),
        .\j_fu_52_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .sel(sel));
  CARRY4 icmp_ln64_fu_109_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln64_fu_109_p2_carry_n_9,icmp_ln64_fu_109_p2_carry_n_10,icmp_ln64_fu_109_p2_carry_n_11,icmp_ln64_fu_109_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  CARRY4 icmp_ln64_fu_109_p2_carry__0
       (.CI(icmp_ln64_fu_109_p2_carry_n_9),
        .CO({NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln64_fu_109_p2,icmp_ln64_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}));
  FDRE \j_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[0]),
        .Q(\j_fu_52_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[10]),
        .Q(\j_fu_52_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[11]),
        .Q(\j_fu_52_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[12]),
        .Q(\j_fu_52_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[13]),
        .Q(\j_fu_52_reg_n_9_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[14]),
        .Q(\j_fu_52_reg_n_9_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[15]),
        .Q(\j_fu_52_reg_n_9_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[1]),
        .Q(\j_fu_52_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[2]),
        .Q(\j_fu_52_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[3]),
        .Q(\j_fu_52_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[4]),
        .Q(\j_fu_52_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[5]),
        .Q(\j_fu_52_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[6]),
        .Q(\j_fu_52_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[7]),
        .Q(\j_fu_52_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[8]),
        .Q(\j_fu_52_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \j_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[9]),
        .Q(\j_fu_52_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgy_data_empty_n),
        .I4(push_4),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgx_data_empty_n),
        .I4(push_5),
        .O(\ap_CS_fsm_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgy_data_empty_n),
        .I4(push_4),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(empty_n_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dstgx_data_empty_n),
        .I4(push_5),
        .O(mOutPtr18_out_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1 mac_muladd_24ns_8ns_32ns_33_4_1_U105
       (.P({mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .empty_n_reg(empty_n_reg),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln78_reg_194_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp1_fu_334_p2,temp_i_1_neg_fu_328_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dstgy_data_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(empty_n_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(empty_n_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(empty_n_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln78_reg_194_reg_P_UNCONNECTED[47:32],mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .PATTERNBDETECT(NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln78_reg_194_reg_i_10
       (.I0(temp_i_1_neg_fu_328_p2__0),
        .O(temp1_fu_334_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_11
       (.CI(mul_ln78_reg_194_reg_i_12_n_9),
        .CO({NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED[3],mul_ln78_reg_194_reg_i_11_n_10,mul_ln78_reg_194_reg_i_11_n_11,mul_ln78_reg_194_reg_i_11_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({temp_i_1_neg_fu_328_p2__0,temp_i_1_neg_fu_328_p2[22:20]}),
        .S({mul_ln78_reg_194_reg_i_17_n_9,mul_ln78_reg_194_reg_i_18_n_9,mul_ln78_reg_194_reg_i_19_n_9,mul_ln78_reg_194_reg_i_20_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_12
       (.CI(mul_ln78_reg_194_reg_i_13_n_9),
        .CO({mul_ln78_reg_194_reg_i_12_n_9,mul_ln78_reg_194_reg_i_12_n_10,mul_ln78_reg_194_reg_i_12_n_11,mul_ln78_reg_194_reg_i_12_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[19:16]),
        .S({mul_ln78_reg_194_reg_i_21_n_9,mul_ln78_reg_194_reg_i_22_n_9,mul_ln78_reg_194_reg_i_23_n_9,mul_ln78_reg_194_reg_i_24_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_13
       (.CI(mul_ln78_reg_194_reg_i_14_n_9),
        .CO({mul_ln78_reg_194_reg_i_13_n_9,mul_ln78_reg_194_reg_i_13_n_10,mul_ln78_reg_194_reg_i_13_n_11,mul_ln78_reg_194_reg_i_13_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[15:12]),
        .S({mul_ln78_reg_194_reg_i_25_n_9,mul_ln78_reg_194_reg_i_26_n_9,mul_ln78_reg_194_reg_i_27_n_9,mul_ln78_reg_194_reg_i_28_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_14
       (.CI(mul_ln78_reg_194_reg_i_15_n_9),
        .CO({mul_ln78_reg_194_reg_i_14_n_9,mul_ln78_reg_194_reg_i_14_n_10,mul_ln78_reg_194_reg_i_14_n_11,mul_ln78_reg_194_reg_i_14_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[11:8]),
        .S({mul_ln78_reg_194_reg_i_29_n_9,mul_ln78_reg_194_reg_i_30_n_9,mul_ln78_reg_194_reg_i_31_n_9,mul_ln78_reg_194_reg_i_32_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_15
       (.CI(mul_ln78_reg_194_reg_i_16_n_9),
        .CO({mul_ln78_reg_194_reg_i_15_n_9,mul_ln78_reg_194_reg_i_15_n_10,mul_ln78_reg_194_reg_i_15_n_11,mul_ln78_reg_194_reg_i_15_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[7:4]),
        .S({mul_ln78_reg_194_reg_i_33_n_9,mul_ln78_reg_194_reg_i_34_n_9,mul_ln78_reg_194_reg_i_35_n_9,mul_ln78_reg_194_reg_i_36_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln78_reg_194_reg_i_16
       (.CI(1'b0),
        .CO({mul_ln78_reg_194_reg_i_16_n_9,mul_ln78_reg_194_reg_i_16_n_10,mul_ln78_reg_194_reg_i_16_n_11,mul_ln78_reg_194_reg_i_16_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(temp_i_1_neg_fu_328_p2[3:0]),
        .S({mul_ln78_reg_194_reg_i_37_n_9,mul_ln78_reg_194_reg_i_38_n_9,mul_ln78_reg_194_reg_i_39_n_9,mul_ln78_reg_194_reg_i_40_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_17
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_23),
        .I2(temp_4_fu_317_p2[22]),
        .O(mul_ln78_reg_194_reg_i_17_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_18
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_22),
        .I2(temp_4_fu_317_p2[21]),
        .O(mul_ln78_reg_194_reg_i_18_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_19
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_21),
        .I2(temp_4_fu_317_p2[20]),
        .O(mul_ln78_reg_194_reg_i_19_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_20
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_20),
        .I2(temp_4_fu_317_p2[19]),
        .O(mul_ln78_reg_194_reg_i_20_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_21
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_19),
        .I2(temp_4_fu_317_p2[18]),
        .O(mul_ln78_reg_194_reg_i_21_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_22
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_18),
        .I2(temp_4_fu_317_p2[17]),
        .O(mul_ln78_reg_194_reg_i_22_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_23
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_17),
        .I2(temp_4_fu_317_p2[16]),
        .O(mul_ln78_reg_194_reg_i_23_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_24
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_16),
        .I2(temp_4_fu_317_p2[15]),
        .O(mul_ln78_reg_194_reg_i_24_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_25
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_15),
        .I2(temp_4_fu_317_p2[14]),
        .O(mul_ln78_reg_194_reg_i_25_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_26
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_14),
        .I2(temp_4_fu_317_p2[13]),
        .O(mul_ln78_reg_194_reg_i_26_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_27
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_13),
        .I2(temp_4_fu_317_p2[12]),
        .O(mul_ln78_reg_194_reg_i_27_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_28
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_12),
        .I2(temp_4_fu_317_p2[11]),
        .O(mul_ln78_reg_194_reg_i_28_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_29
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_11),
        .I2(temp_4_fu_317_p2[10]),
        .O(mul_ln78_reg_194_reg_i_29_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_30
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_10),
        .I2(temp_4_fu_317_p2[9]),
        .O(mul_ln78_reg_194_reg_i_30_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_31
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_9),
        .I2(temp_4_fu_317_p2[8]),
        .O(mul_ln78_reg_194_reg_i_31_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_32
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_8),
        .I2(temp_4_fu_317_p2[7]),
        .O(mul_ln78_reg_194_reg_i_32_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_33
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_7),
        .I2(temp_4_fu_317_p2[6]),
        .O(mul_ln78_reg_194_reg_i_33_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_34
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_6),
        .I2(temp_4_fu_317_p2[5]),
        .O(mul_ln78_reg_194_reg_i_34_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_35
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_5),
        .I2(temp_4_fu_317_p2[4]),
        .O(mul_ln78_reg_194_reg_i_35_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_36
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_4),
        .I2(temp_4_fu_317_p2[3]),
        .O(mul_ln78_reg_194_reg_i_36_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_37
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_3),
        .I2(temp_4_fu_317_p2[2]),
        .O(mul_ln78_reg_194_reg_i_37_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_38
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_2),
        .I2(temp_4_fu_317_p2[1]),
        .O(mul_ln78_reg_194_reg_i_38_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    mul_ln78_reg_194_reg_i_39
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_1),
        .I2(temp_4_fu_317_p2[0]),
        .O(mul_ln78_reg_194_reg_i_39_n_9));
  LUT1 #(
    .INIT(2'h2)) 
    mul_ln78_reg_194_reg_i_40
       (.I0(mul_ln78_reg_194_reg_0),
        .O(mul_ln78_reg_194_reg_i_40_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_3 
       (.I0(mul_ln78_reg_194_reg_12),
        .O(\temp_5_reg_429[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_4 
       (.I0(mul_ln78_reg_194_reg_11),
        .O(\temp_5_reg_429[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_5 
       (.I0(mul_ln78_reg_194_reg_10),
        .O(\temp_5_reg_429[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_6 
       (.I0(mul_ln78_reg_194_reg_9),
        .O(\temp_5_reg_429[12]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_3 
       (.I0(mul_ln78_reg_194_reg_16),
        .O(\temp_5_reg_429[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_4 
       (.I0(mul_ln78_reg_194_reg_15),
        .O(\temp_5_reg_429[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_5 
       (.I0(mul_ln78_reg_194_reg_14),
        .O(\temp_5_reg_429[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_6 
       (.I0(mul_ln78_reg_194_reg_13),
        .O(\temp_5_reg_429[16]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_3 
       (.I0(mul_ln78_reg_194_reg_20),
        .O(\temp_5_reg_429[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_4 
       (.I0(mul_ln78_reg_194_reg_19),
        .O(\temp_5_reg_429[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_5 
       (.I0(mul_ln78_reg_194_reg_18),
        .O(\temp_5_reg_429[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_6 
       (.I0(mul_ln78_reg_194_reg_17),
        .O(\temp_5_reg_429[20]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_3 
       (.I0(mul_ln78_reg_194_reg_23),
        .O(\temp_5_reg_429[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_4 
       (.I0(mul_ln78_reg_194_reg_22),
        .O(\temp_5_reg_429[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_5 
       (.I0(mul_ln78_reg_194_reg_21),
        .O(\temp_5_reg_429[23]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_3 
       (.I0(mul_ln78_reg_194_reg_0),
        .O(\temp_5_reg_429[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_4 
       (.I0(mul_ln78_reg_194_reg_4),
        .O(\temp_5_reg_429[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_5 
       (.I0(mul_ln78_reg_194_reg_3),
        .O(\temp_5_reg_429[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_6 
       (.I0(mul_ln78_reg_194_reg_2),
        .O(\temp_5_reg_429[4]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_7 
       (.I0(mul_ln78_reg_194_reg_1),
        .O(\temp_5_reg_429[4]_i_7_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_3 
       (.I0(mul_ln78_reg_194_reg_8),
        .O(\temp_5_reg_429[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_4 
       (.I0(mul_ln78_reg_194_reg_7),
        .O(\temp_5_reg_429[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_5 
       (.I0(mul_ln78_reg_194_reg_6),
        .O(\temp_5_reg_429[8]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_6 
       (.I0(mul_ln78_reg_194_reg_5),
        .O(\temp_5_reg_429[8]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[12]_i_2 
       (.CI(\temp_5_reg_429_reg[8]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[12]_i_2_n_9 ,\temp_5_reg_429_reg[12]_i_2_n_10 ,\temp_5_reg_429_reg[12]_i_2_n_11 ,\temp_5_reg_429_reg[12]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[11:8]),
        .S({\temp_5_reg_429[12]_i_3_n_9 ,\temp_5_reg_429[12]_i_4_n_9 ,\temp_5_reg_429[12]_i_5_n_9 ,\temp_5_reg_429[12]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[16]_i_2 
       (.CI(\temp_5_reg_429_reg[12]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[16]_i_2_n_9 ,\temp_5_reg_429_reg[16]_i_2_n_10 ,\temp_5_reg_429_reg[16]_i_2_n_11 ,\temp_5_reg_429_reg[16]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[15:12]),
        .S({\temp_5_reg_429[16]_i_3_n_9 ,\temp_5_reg_429[16]_i_4_n_9 ,\temp_5_reg_429[16]_i_5_n_9 ,\temp_5_reg_429[16]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[20]_i_2 
       (.CI(\temp_5_reg_429_reg[16]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[20]_i_2_n_9 ,\temp_5_reg_429_reg[20]_i_2_n_10 ,\temp_5_reg_429_reg[20]_i_2_n_11 ,\temp_5_reg_429_reg[20]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[19:16]),
        .S({\temp_5_reg_429[20]_i_3_n_9 ,\temp_5_reg_429[20]_i_4_n_9 ,\temp_5_reg_429[20]_i_5_n_9 ,\temp_5_reg_429[20]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[23]_i_2 
       (.CI(\temp_5_reg_429_reg[20]_i_2_n_9 ),
        .CO({\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED [3:2],\temp_5_reg_429_reg[23]_i_2_n_11 ,\temp_5_reg_429_reg[23]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED [3],temp_4_fu_317_p2[22:20]}),
        .S({1'b0,\temp_5_reg_429[23]_i_3_n_9 ,\temp_5_reg_429[23]_i_4_n_9 ,\temp_5_reg_429[23]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\temp_5_reg_429_reg[4]_i_2_n_9 ,\temp_5_reg_429_reg[4]_i_2_n_10 ,\temp_5_reg_429_reg[4]_i_2_n_11 ,\temp_5_reg_429_reg[4]_i_2_n_12 }),
        .CYINIT(\temp_5_reg_429[4]_i_3_n_9 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[3:0]),
        .S({\temp_5_reg_429[4]_i_4_n_9 ,\temp_5_reg_429[4]_i_5_n_9 ,\temp_5_reg_429[4]_i_6_n_9 ,\temp_5_reg_429[4]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[8]_i_2 
       (.CI(\temp_5_reg_429_reg[4]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[8]_i_2_n_9 ,\temp_5_reg_429_reg[8]_i_2_n_10 ,\temp_5_reg_429_reg[8]_i_2_n_11 ,\temp_5_reg_429_reg[8]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[7:4]),
        .S({\temp_5_reg_429[8]_i_3_n_9 ,\temp_5_reg_429[8]_i_4_n_9 ,\temp_5_reg_429[8]_i_5_n_9 ,\temp_5_reg_429[8]_i_6_n_9 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
   (ap_block_pp0_stage0_subdone,
    push,
    Q,
    ap_enable_reg_pp0_iter1,
    mOutPtr17_out,
    CO,
    \ap_CS_fsm_reg[8]_0 ,
    mOutPtr17_out_0,
    \ap_CS_fsm_reg[8]_1 ,
    mOutPtr18_out,
    \ap_CS_fsm_reg[9]_0 ,
    mOutPtr18_out_1,
    \ap_CS_fsm_reg[9]_1 ,
    p_dst_data_din,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    ap_clk,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    p_dstgx_rows_channel_empty_n,
    push_2,
    p_dstgx_cols_channel_empty_n,
    push_3,
    push_4,
    push_5,
    ap_rst_n_inv,
    p_dstgy_data_dout,
    p_dstgx_data_dout,
    out,
    if_dout,
    \trunc_ln119_reg_424_reg[15]_0 ,
    ap_rst_n,
    alpha_c_empty_n);
  output ap_block_pp0_stage0_subdone;
  output push;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter1;
  output mOutPtr17_out;
  output [0:0]CO;
  output \ap_CS_fsm_reg[8]_0 ;
  output mOutPtr17_out_0;
  output \ap_CS_fsm_reg[8]_1 ;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[9]_0 ;
  output mOutPtr18_out_1;
  output \ap_CS_fsm_reg[9]_1 ;
  output [9:0]p_dst_data_din;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input ap_clk;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input p_dstgx_rows_channel_empty_n;
  input push_2;
  input p_dstgx_cols_channel_empty_n;
  input push_3;
  input push_4;
  input push_5;
  input ap_rst_n_inv;
  input [7:0]p_dstgy_data_dout;
  input [7:0]p_dstgx_data_dout;
  input [15:0]out;
  input [31:0]if_dout;
  input [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  input ap_rst_n;
  input alpha_c_empty_n;

  wire [0:0]CO;
  wire [2:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire alpha_c_empty_n;
  wire [31:0]alpha_read_reg_374;
  wire \ap_CS_fsm[0]_i_10__0_n_9 ;
  wire \ap_CS_fsm[0]_i_11__0_n_9 ;
  wire \ap_CS_fsm[0]_i_12__0_n_9 ;
  wire \ap_CS_fsm[0]_i_13__0_n_9 ;
  wire \ap_CS_fsm[0]_i_14__0_n_9 ;
  wire \ap_CS_fsm[0]_i_15__0_n_9 ;
  wire \ap_CS_fsm[0]_i_16__0_n_9 ;
  wire \ap_CS_fsm[0]_i_17__0_n_9 ;
  wire \ap_CS_fsm[0]_i_18__0_n_9 ;
  wire \ap_CS_fsm[0]_i_19_n_9 ;
  wire \ap_CS_fsm[0]_i_4__0_n_9 ;
  wire \ap_CS_fsm[0]_i_5__0_n_9 ;
  wire \ap_CS_fsm[0]_i_6__0_n_9 ;
  wire \ap_CS_fsm[0]_i_7_n_9 ;
  wire \ap_CS_fsm[0]_i_8__0_n_9 ;
  wire \ap_CS_fsm[0]_i_9__0_n_9 ;
  wire \ap_CS_fsm[1]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg_n_9_[1] ;
  wire \ap_CS_fsm_reg_n_9_[2] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]empty_reg_439;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51;
  wire \i_fu_88[0]_i_3_n_9 ;
  wire [12:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_2_n_10 ;
  wire \i_fu_88_reg[0]_i_2_n_11 ;
  wire \i_fu_88_reg[0]_i_2_n_12 ;
  wire \i_fu_88_reg[0]_i_2_n_13 ;
  wire \i_fu_88_reg[0]_i_2_n_14 ;
  wire \i_fu_88_reg[0]_i_2_n_15 ;
  wire \i_fu_88_reg[0]_i_2_n_16 ;
  wire \i_fu_88_reg[0]_i_2_n_9 ;
  wire \i_fu_88_reg[12]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_10 ;
  wire \i_fu_88_reg[4]_i_1_n_11 ;
  wire \i_fu_88_reg[4]_i_1_n_12 ;
  wire \i_fu_88_reg[4]_i_1_n_13 ;
  wire \i_fu_88_reg[4]_i_1_n_14 ;
  wire \i_fu_88_reg[4]_i_1_n_15 ;
  wire \i_fu_88_reg[4]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_9 ;
  wire \i_fu_88_reg[8]_i_1_n_10 ;
  wire \i_fu_88_reg[8]_i_1_n_11 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_13 ;
  wire \i_fu_88_reg[8]_i_1_n_14 ;
  wire \i_fu_88_reg[8]_i_1_n_15 ;
  wire \i_fu_88_reg[8]_i_1_n_16 ;
  wire \i_fu_88_reg[8]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_2_n_9 ;
  wire \icmp_ln295_1_reg_412_reg_n_9_[0] ;
  wire \icmp_ln295_reg_394[0]_i_10_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_1_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_2_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_3_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_4_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_5_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_6_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_7_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_8_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_9_n_9 ;
  wire \icmp_ln295_reg_394_reg_n_9_[0] ;
  wire [31:0]if_dout;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire mOutPtr18_out;
  wire mOutPtr18_out_1;
  wire [15:0]out;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire p_dstgx_cols_channel_empty_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire push;
  wire push_2;
  wire push_3;
  wire push_4;
  wire push_5;
  wire [31:0]r_tdata;
  wire [8:0]sub_ln295_reg_400;
  wire \sub_ln295_reg_400[1]_i_1_n_9 ;
  wire \sub_ln295_reg_400[2]_i_1_n_9 ;
  wire \sub_ln295_reg_400[3]_i_1_n_9 ;
  wire \sub_ln295_reg_400[4]_i_1_n_9 ;
  wire \sub_ln295_reg_400[5]_i_1_n_9 ;
  wire \sub_ln295_reg_400[6]_i_1_n_9 ;
  wire \sub_ln295_reg_400[7]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_2_n_9 ;
  wire [22:0]temp_3_fu_305_p3;
  wire [23:23]temp_3_reg_418;
  wire \temp_3_reg_418[0]_i_10_n_9 ;
  wire \temp_3_reg_418[0]_i_11_n_9 ;
  wire \temp_3_reg_418[0]_i_12_n_9 ;
  wire \temp_3_reg_418[0]_i_13_n_9 ;
  wire \temp_3_reg_418[0]_i_2_n_9 ;
  wire \temp_3_reg_418[0]_i_3_n_9 ;
  wire \temp_3_reg_418[0]_i_4_n_9 ;
  wire \temp_3_reg_418[0]_i_5_n_9 ;
  wire \temp_3_reg_418[0]_i_6_n_9 ;
  wire \temp_3_reg_418[0]_i_7_n_9 ;
  wire \temp_3_reg_418[0]_i_8_n_9 ;
  wire \temp_3_reg_418[0]_i_9_n_9 ;
  wire \temp_3_reg_418[10]_i_2_n_9 ;
  wire \temp_3_reg_418[10]_i_3_n_9 ;
  wire \temp_3_reg_418[10]_i_4_n_9 ;
  wire \temp_3_reg_418[10]_i_5_n_9 ;
  wire \temp_3_reg_418[10]_i_6_n_9 ;
  wire \temp_3_reg_418[10]_i_7_n_9 ;
  wire \temp_3_reg_418[11]_i_2_n_9 ;
  wire \temp_3_reg_418[11]_i_3_n_9 ;
  wire \temp_3_reg_418[11]_i_4_n_9 ;
  wire \temp_3_reg_418[11]_i_5_n_9 ;
  wire \temp_3_reg_418[11]_i_6_n_9 ;
  wire \temp_3_reg_418[12]_i_2_n_9 ;
  wire \temp_3_reg_418[12]_i_3_n_9 ;
  wire \temp_3_reg_418[12]_i_4_n_9 ;
  wire \temp_3_reg_418[12]_i_5_n_9 ;
  wire \temp_3_reg_418[12]_i_6_n_9 ;
  wire \temp_3_reg_418[13]_i_2_n_9 ;
  wire \temp_3_reg_418[13]_i_3_n_9 ;
  wire \temp_3_reg_418[13]_i_4_n_9 ;
  wire \temp_3_reg_418[13]_i_5_n_9 ;
  wire \temp_3_reg_418[13]_i_6_n_9 ;
  wire \temp_3_reg_418[14]_i_2_n_9 ;
  wire \temp_3_reg_418[14]_i_3_n_9 ;
  wire \temp_3_reg_418[14]_i_4_n_9 ;
  wire \temp_3_reg_418[14]_i_5_n_9 ;
  wire \temp_3_reg_418[14]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_2_n_9 ;
  wire \temp_3_reg_418[15]_i_3_n_9 ;
  wire \temp_3_reg_418[15]_i_4_n_9 ;
  wire \temp_3_reg_418[15]_i_5_n_9 ;
  wire \temp_3_reg_418[15]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_7_n_9 ;
  wire \temp_3_reg_418[16]_i_2_n_9 ;
  wire \temp_3_reg_418[16]_i_3_n_9 ;
  wire \temp_3_reg_418[16]_i_4_n_9 ;
  wire \temp_3_reg_418[16]_i_5_n_9 ;
  wire \temp_3_reg_418[16]_i_6_n_9 ;
  wire \temp_3_reg_418[16]_i_7_n_9 ;
  wire \temp_3_reg_418[17]_i_2_n_9 ;
  wire \temp_3_reg_418[17]_i_3_n_9 ;
  wire \temp_3_reg_418[17]_i_4_n_9 ;
  wire \temp_3_reg_418[17]_i_5_n_9 ;
  wire \temp_3_reg_418[17]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_7_n_9 ;
  wire \temp_3_reg_418[18]_i_2_n_9 ;
  wire \temp_3_reg_418[18]_i_3_n_9 ;
  wire \temp_3_reg_418[18]_i_4_n_9 ;
  wire \temp_3_reg_418[18]_i_5_n_9 ;
  wire \temp_3_reg_418[18]_i_6_n_9 ;
  wire \temp_3_reg_418[18]_i_7_n_9 ;
  wire \temp_3_reg_418[19]_i_2_n_9 ;
  wire \temp_3_reg_418[19]_i_3_n_9 ;
  wire \temp_3_reg_418[19]_i_4_n_9 ;
  wire \temp_3_reg_418[19]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_2_n_9 ;
  wire \temp_3_reg_418[1]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_2_n_9 ;
  wire \temp_3_reg_418[20]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_4_n_9 ;
  wire \temp_3_reg_418[20]_i_5_n_9 ;
  wire \temp_3_reg_418[20]_i_6_n_9 ;
  wire \temp_3_reg_418[21]_i_2_n_9 ;
  wire \temp_3_reg_418[21]_i_3_n_9 ;
  wire \temp_3_reg_418[21]_i_4_n_9 ;
  wire \temp_3_reg_418[21]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_10_n_9 ;
  wire \temp_3_reg_418[22]_i_11_n_9 ;
  wire \temp_3_reg_418[22]_i_12_n_9 ;
  wire \temp_3_reg_418[22]_i_13_n_9 ;
  wire \temp_3_reg_418[22]_i_14_n_9 ;
  wire \temp_3_reg_418[22]_i_15_n_9 ;
  wire \temp_3_reg_418[22]_i_16_n_9 ;
  wire \temp_3_reg_418[22]_i_17_n_9 ;
  wire \temp_3_reg_418[22]_i_18_n_9 ;
  wire \temp_3_reg_418[22]_i_19_n_9 ;
  wire \temp_3_reg_418[22]_i_20_n_9 ;
  wire \temp_3_reg_418[22]_i_21_n_9 ;
  wire \temp_3_reg_418[22]_i_22_n_9 ;
  wire \temp_3_reg_418[22]_i_23_n_9 ;
  wire \temp_3_reg_418[22]_i_24_n_9 ;
  wire \temp_3_reg_418[22]_i_25_n_9 ;
  wire \temp_3_reg_418[22]_i_26_n_9 ;
  wire \temp_3_reg_418[22]_i_27_n_9 ;
  wire \temp_3_reg_418[22]_i_3_n_9 ;
  wire \temp_3_reg_418[22]_i_4_n_9 ;
  wire \temp_3_reg_418[22]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_7_n_9 ;
  wire \temp_3_reg_418[22]_i_8_n_9 ;
  wire \temp_3_reg_418[22]_i_9_n_9 ;
  wire \temp_3_reg_418[23]_i_1_n_9 ;
  wire \temp_3_reg_418[23]_i_2_n_9 ;
  wire \temp_3_reg_418[23]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_2_n_9 ;
  wire \temp_3_reg_418[2]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_4_n_9 ;
  wire \temp_3_reg_418[3]_i_2_n_9 ;
  wire \temp_3_reg_418[3]_i_3_n_9 ;
  wire \temp_3_reg_418[3]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_2_n_9 ;
  wire \temp_3_reg_418[4]_i_3_n_9 ;
  wire \temp_3_reg_418[4]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_5_n_9 ;
  wire \temp_3_reg_418[5]_i_2_n_9 ;
  wire \temp_3_reg_418[5]_i_3_n_9 ;
  wire \temp_3_reg_418[5]_i_4_n_9 ;
  wire \temp_3_reg_418[5]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_2_n_9 ;
  wire \temp_3_reg_418[6]_i_3_n_9 ;
  wire \temp_3_reg_418[6]_i_4_n_9 ;
  wire \temp_3_reg_418[6]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_2_n_9 ;
  wire \temp_3_reg_418[7]_i_3_n_9 ;
  wire \temp_3_reg_418[7]_i_4_n_9 ;
  wire \temp_3_reg_418[7]_i_5_n_9 ;
  wire \temp_3_reg_418[7]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_7_n_9 ;
  wire \temp_3_reg_418[8]_i_2_n_9 ;
  wire \temp_3_reg_418[8]_i_3_n_9 ;
  wire \temp_3_reg_418[8]_i_4_n_9 ;
  wire \temp_3_reg_418[8]_i_5_n_9 ;
  wire \temp_3_reg_418[8]_i_6_n_9 ;
  wire \temp_3_reg_418[8]_i_7_n_9 ;
  wire \temp_3_reg_418[9]_i_2_n_9 ;
  wire \temp_3_reg_418[9]_i_3_n_9 ;
  wire \temp_3_reg_418[9]_i_4_n_9 ;
  wire \temp_3_reg_418[9]_i_5_n_9 ;
  wire \temp_3_reg_418[9]_i_6_n_9 ;
  wire \temp_3_reg_418[9]_i_7_n_9 ;
  wire \temp_3_reg_418_reg_n_9_[10] ;
  wire \temp_3_reg_418_reg_n_9_[11] ;
  wire \temp_3_reg_418_reg_n_9_[12] ;
  wire \temp_3_reg_418_reg_n_9_[13] ;
  wire \temp_3_reg_418_reg_n_9_[14] ;
  wire \temp_3_reg_418_reg_n_9_[15] ;
  wire \temp_3_reg_418_reg_n_9_[16] ;
  wire \temp_3_reg_418_reg_n_9_[17] ;
  wire \temp_3_reg_418_reg_n_9_[18] ;
  wire \temp_3_reg_418_reg_n_9_[19] ;
  wire \temp_3_reg_418_reg_n_9_[1] ;
  wire \temp_3_reg_418_reg_n_9_[20] ;
  wire \temp_3_reg_418_reg_n_9_[21] ;
  wire \temp_3_reg_418_reg_n_9_[22] ;
  wire \temp_3_reg_418_reg_n_9_[23] ;
  wire \temp_3_reg_418_reg_n_9_[2] ;
  wire \temp_3_reg_418_reg_n_9_[3] ;
  wire \temp_3_reg_418_reg_n_9_[4] ;
  wire \temp_3_reg_418_reg_n_9_[5] ;
  wire \temp_3_reg_418_reg_n_9_[6] ;
  wire \temp_3_reg_418_reg_n_9_[7] ;
  wire \temp_3_reg_418_reg_n_9_[8] ;
  wire \temp_3_reg_418_reg_n_9_[9] ;
  wire [23:1]temp_4_fu_317_p2;
  wire [23:0]temp_5_fu_322_p3;
  wire [23:0]temp_5_reg_429;
  wire [22:0]temp_fu_188_p3;
  wire tmp_reg_384;
  wire [15:0]trunc_ln119_reg_424;
  wire [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  wire \val_reg_379_reg_n_9_[0] ;
  wire \val_reg_379_reg_n_9_[10] ;
  wire \val_reg_379_reg_n_9_[11] ;
  wire \val_reg_379_reg_n_9_[12] ;
  wire \val_reg_379_reg_n_9_[13] ;
  wire \val_reg_379_reg_n_9_[14] ;
  wire \val_reg_379_reg_n_9_[15] ;
  wire \val_reg_379_reg_n_9_[16] ;
  wire \val_reg_379_reg_n_9_[17] ;
  wire \val_reg_379_reg_n_9_[18] ;
  wire \val_reg_379_reg_n_9_[19] ;
  wire \val_reg_379_reg_n_9_[1] ;
  wire \val_reg_379_reg_n_9_[20] ;
  wire \val_reg_379_reg_n_9_[21] ;
  wire \val_reg_379_reg_n_9_[22] ;
  wire \val_reg_379_reg_n_9_[23] ;
  wire \val_reg_379_reg_n_9_[24] ;
  wire \val_reg_379_reg_n_9_[25] ;
  wire \val_reg_379_reg_n_9_[26] ;
  wire \val_reg_379_reg_n_9_[27] ;
  wire \val_reg_379_reg_n_9_[28] ;
  wire \val_reg_379_reg_n_9_[29] ;
  wire \val_reg_379_reg_n_9_[2] ;
  wire \val_reg_379_reg_n_9_[30] ;
  wire \val_reg_379_reg_n_9_[31] ;
  wire \val_reg_379_reg_n_9_[3] ;
  wire \val_reg_379_reg_n_9_[4] ;
  wire \val_reg_379_reg_n_9_[5] ;
  wire \val_reg_379_reg_n_9_[6] ;
  wire \val_reg_379_reg_n_9_[7] ;
  wire \val_reg_379_reg_n_9_[8] ;
  wire \val_reg_379_reg_n_9_[9] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \alpha_read_reg_374[31]_i_1 
       (.I0(Q[0]),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \alpha_read_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[0]),
        .Q(alpha_read_reg_374[0]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[10]),
        .Q(alpha_read_reg_374[10]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[11]),
        .Q(alpha_read_reg_374[11]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[12]),
        .Q(alpha_read_reg_374[12]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[13]),
        .Q(alpha_read_reg_374[13]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[14]),
        .Q(alpha_read_reg_374[14]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[15]),
        .Q(alpha_read_reg_374[15]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[16]),
        .Q(alpha_read_reg_374[16]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[17]),
        .Q(alpha_read_reg_374[17]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[18]),
        .Q(alpha_read_reg_374[18]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[19]),
        .Q(alpha_read_reg_374[19]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[1]),
        .Q(alpha_read_reg_374[1]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[20]),
        .Q(alpha_read_reg_374[20]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[21]),
        .Q(alpha_read_reg_374[21]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[22] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[22]),
        .Q(alpha_read_reg_374[22]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[23] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[23]),
        .Q(alpha_read_reg_374[23]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[24] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[24]),
        .Q(alpha_read_reg_374[24]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[25] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[25]),
        .Q(alpha_read_reg_374[25]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[26] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[26]),
        .Q(alpha_read_reg_374[26]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[27] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[27]),
        .Q(alpha_read_reg_374[27]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[28] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[28]),
        .Q(alpha_read_reg_374[28]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[29] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[29]),
        .Q(alpha_read_reg_374[29]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[2]),
        .Q(alpha_read_reg_374[2]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[30] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[30]),
        .Q(alpha_read_reg_374[30]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[31] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[31]),
        .Q(alpha_read_reg_374[31]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[3]),
        .Q(alpha_read_reg_374[3]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[4]),
        .Q(alpha_read_reg_374[4]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[5]),
        .Q(alpha_read_reg_374[5]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[6]),
        .Q(alpha_read_reg_374[6]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[7]),
        .Q(alpha_read_reg_374[7]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[8]),
        .Q(alpha_read_reg_374[8]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(if_dout[9]),
        .Q(alpha_read_reg_374[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_10__0 
       (.I0(i_fu_88_reg[11]),
        .I1(trunc_ln119_reg_424[11]),
        .I2(i_fu_88_reg[10]),
        .I3(trunc_ln119_reg_424[10]),
        .O(\ap_CS_fsm[0]_i_10__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_11__0 
       (.I0(i_fu_88_reg[9]),
        .I1(trunc_ln119_reg_424[9]),
        .I2(i_fu_88_reg[8]),
        .I3(trunc_ln119_reg_424[8]),
        .O(\ap_CS_fsm[0]_i_11__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_12__0 
       (.I0(trunc_ln119_reg_424[7]),
        .I1(i_fu_88_reg[7]),
        .I2(trunc_ln119_reg_424[6]),
        .I3(i_fu_88_reg[6]),
        .O(\ap_CS_fsm[0]_i_12__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_13__0 
       (.I0(trunc_ln119_reg_424[5]),
        .I1(i_fu_88_reg[5]),
        .I2(trunc_ln119_reg_424[4]),
        .I3(i_fu_88_reg[4]),
        .O(\ap_CS_fsm[0]_i_13__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_14__0 
       (.I0(trunc_ln119_reg_424[3]),
        .I1(i_fu_88_reg[3]),
        .I2(trunc_ln119_reg_424[2]),
        .I3(i_fu_88_reg[2]),
        .O(\ap_CS_fsm[0]_i_14__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_15__0 
       (.I0(trunc_ln119_reg_424[1]),
        .I1(i_fu_88_reg[1]),
        .I2(trunc_ln119_reg_424[0]),
        .I3(i_fu_88_reg[0]),
        .O(\ap_CS_fsm[0]_i_15__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_16__0 
       (.I0(i_fu_88_reg[7]),
        .I1(trunc_ln119_reg_424[7]),
        .I2(i_fu_88_reg[6]),
        .I3(trunc_ln119_reg_424[6]),
        .O(\ap_CS_fsm[0]_i_16__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_17__0 
       (.I0(i_fu_88_reg[5]),
        .I1(trunc_ln119_reg_424[5]),
        .I2(i_fu_88_reg[4]),
        .I3(trunc_ln119_reg_424[4]),
        .O(\ap_CS_fsm[0]_i_17__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_18__0 
       (.I0(i_fu_88_reg[3]),
        .I1(trunc_ln119_reg_424[3]),
        .I2(i_fu_88_reg[2]),
        .I3(trunc_ln119_reg_424[2]),
        .O(\ap_CS_fsm[0]_i_18__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_19 
       (.I0(i_fu_88_reg[1]),
        .I1(trunc_ln119_reg_424[1]),
        .I2(i_fu_88_reg[0]),
        .I3(trunc_ln119_reg_424[0]),
        .O(\ap_CS_fsm[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(alpha_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(trunc_ln119_reg_424[15]),
        .I1(trunc_ln119_reg_424[14]),
        .O(\ap_CS_fsm[0]_i_4__0_n_9 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_5__0 
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(\ap_CS_fsm[0]_i_5__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_6__0 
       (.I0(trunc_ln119_reg_424[11]),
        .I1(i_fu_88_reg[11]),
        .I2(trunc_ln119_reg_424[10]),
        .I3(i_fu_88_reg[10]),
        .O(\ap_CS_fsm[0]_i_6__0_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(trunc_ln119_reg_424[9]),
        .I1(i_fu_88_reg[9]),
        .I2(trunc_ln119_reg_424[8]),
        .I3(i_fu_88_reg[8]),
        .O(\ap_CS_fsm[0]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_8__0 
       (.I0(trunc_ln119_reg_424[14]),
        .I1(trunc_ln119_reg_424[15]),
        .O(\ap_CS_fsm[0]_i_8__0_n_9 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[0]_i_9__0 
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(\ap_CS_fsm[0]_i_9__0_n_9 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_9 ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm_reg_n_9_[2] ),
        .I5(\ap_CS_fsm_reg_n_9_[3] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_2__0 
       (.CI(\ap_CS_fsm_reg[0]_i_3__0_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[0]_i_2__0_n_10 ,\ap_CS_fsm_reg[0]_i_2__0_n_11 ,\ap_CS_fsm_reg[0]_i_2__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_4__0_n_9 ,\ap_CS_fsm[0]_i_5__0_n_9 ,\ap_CS_fsm[0]_i_6__0_n_9 ,\ap_CS_fsm[0]_i_7_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_8__0_n_9 ,\ap_CS_fsm[0]_i_9__0_n_9 ,\ap_CS_fsm[0]_i_10__0_n_9 ,\ap_CS_fsm[0]_i_11__0_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_3__0_n_9 ,\ap_CS_fsm_reg[0]_i_3__0_n_10 ,\ap_CS_fsm_reg[0]_i_3__0_n_11 ,\ap_CS_fsm_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_12__0_n_9 ,\ap_CS_fsm[0]_i_13__0_n_9 ,\ap_CS_fsm[0]_i_14__0_n_9 ,\ap_CS_fsm[0]_i_15__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_16__0_n_9 ,\ap_CS_fsm[0]_i_17__0_n_9 ,\ap_CS_fsm[0]_i_18__0_n_9 ,\ap_CS_fsm[0]_i_19_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[1] ),
        .Q(\ap_CS_fsm_reg_n_9_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[2] ),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \empty_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[0]),
        .Q(empty_reg_439[0]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[10]),
        .Q(empty_reg_439[10]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[11]),
        .Q(empty_reg_439[11]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[12]),
        .Q(empty_reg_439[12]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[13]),
        .Q(empty_reg_439[13]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[14]),
        .Q(empty_reg_439[14]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[15]),
        .Q(empty_reg_439[15]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[1]),
        .Q(empty_reg_439[1]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[2]),
        .Q(empty_reg_439[2]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[3]),
        .Q(empty_reg_439[3]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[4]),
        .Q(empty_reg_439[4]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[5]),
        .Q(empty_reg_439[5]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[6]),
        .Q(empty_reg_439[6]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[7]),
        .Q(empty_reg_439[7]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[8]),
        .Q(empty_reg_439[8]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[9]),
        .Q(empty_reg_439[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1 fmul_32ns_32ns_32_4_max_dsp_1_U114
       (.D(r_tdata),
        .Q(alpha_read_reg_374),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    full_n_i_2__5
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push_2),
        .O(mOutPtr17_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    full_n_i_2__6
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push_3),
        .O(mOutPtr17_out_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_3__2
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push_2),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_3__3
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push_3),
        .O(\ap_CS_fsm_reg[8]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110
       (.CO(CO),
        .D(ap_NS_fsm[9:8]),
        .Q({Q[2:1],ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9]_0 ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(ap_block_pp0_stage0_subdone),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51),
        .icmp_ln64_fu_109_p2_carry__0_0(empty_reg_439),
        .mOutPtr18_out(mOutPtr18_out),
        .mOutPtr18_out_1(mOutPtr18_out_1),
        .mul_ln78_reg_194_reg_0(temp_5_fu_322_p3[0]),
        .mul_ln78_reg_194_reg_1(\temp_3_reg_418_reg_n_9_[1] ),
        .mul_ln78_reg_194_reg_10(\temp_3_reg_418_reg_n_9_[10] ),
        .mul_ln78_reg_194_reg_11(\temp_3_reg_418_reg_n_9_[11] ),
        .mul_ln78_reg_194_reg_12(\temp_3_reg_418_reg_n_9_[12] ),
        .mul_ln78_reg_194_reg_13(\temp_3_reg_418_reg_n_9_[13] ),
        .mul_ln78_reg_194_reg_14(\temp_3_reg_418_reg_n_9_[14] ),
        .mul_ln78_reg_194_reg_15(\temp_3_reg_418_reg_n_9_[15] ),
        .mul_ln78_reg_194_reg_16(\temp_3_reg_418_reg_n_9_[16] ),
        .mul_ln78_reg_194_reg_17(\temp_3_reg_418_reg_n_9_[17] ),
        .mul_ln78_reg_194_reg_18(\temp_3_reg_418_reg_n_9_[18] ),
        .mul_ln78_reg_194_reg_19(\temp_3_reg_418_reg_n_9_[19] ),
        .mul_ln78_reg_194_reg_2(\temp_3_reg_418_reg_n_9_[2] ),
        .mul_ln78_reg_194_reg_20(\temp_3_reg_418_reg_n_9_[20] ),
        .mul_ln78_reg_194_reg_21(\temp_3_reg_418_reg_n_9_[21] ),
        .mul_ln78_reg_194_reg_22(\temp_3_reg_418_reg_n_9_[22] ),
        .mul_ln78_reg_194_reg_23(\temp_3_reg_418_reg_n_9_[23] ),
        .mul_ln78_reg_194_reg_3(\temp_3_reg_418_reg_n_9_[3] ),
        .mul_ln78_reg_194_reg_4(\temp_3_reg_418_reg_n_9_[4] ),
        .mul_ln78_reg_194_reg_5(\temp_3_reg_418_reg_n_9_[5] ),
        .mul_ln78_reg_194_reg_6(\temp_3_reg_418_reg_n_9_[6] ),
        .mul_ln78_reg_194_reg_7(\temp_3_reg_418_reg_n_9_[7] ),
        .mul_ln78_reg_194_reg_8(\temp_3_reg_418_reg_n_9_[8] ),
        .mul_ln78_reg_194_reg_9(\temp_3_reg_418_reg_n_9_[9] ),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_dout(p_dstgy_data_dout),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(temp_5_reg_429),
        .push(push),
        .push_4(push_4),
        .push_5(push_5),
        .sel(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .temp_4_fu_317_p2(temp_4_fu_317_p2),
        .tmp_reg_384(tmp_reg_384));
  FDRE #(
    .INIT(1'b0)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51),
        .Q(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_88[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_3 
       (.I0(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_3_n_9 ));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_16 ),
        .Q(i_fu_88_reg[0]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_2_n_9 ,\i_fu_88_reg[0]_i_2_n_10 ,\i_fu_88_reg[0]_i_2_n_11 ,\i_fu_88_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_88_reg[0]_i_2_n_13 ,\i_fu_88_reg[0]_i_2_n_14 ,\i_fu_88_reg[0]_i_2_n_15 ,\i_fu_88_reg[0]_i_2_n_16 }),
        .S({i_fu_88_reg[3:1],\i_fu_88[0]_i_3_n_9 }));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_14 ),
        .Q(i_fu_88_reg[10]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_13 ),
        .Q(i_fu_88_reg[11]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[12]_i_1_n_16 ),
        .Q(i_fu_88_reg[12]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_9 ),
        .CO(\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED [3:1],\i_fu_88_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,i_fu_88_reg[12]}));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_15 ),
        .Q(i_fu_88_reg[1]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_14 ),
        .Q(i_fu_88_reg[2]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_13 ),
        .Q(i_fu_88_reg[3]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_16 ),
        .Q(i_fu_88_reg[4]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_2_n_9 ),
        .CO({\i_fu_88_reg[4]_i_1_n_9 ,\i_fu_88_reg[4]_i_1_n_10 ,\i_fu_88_reg[4]_i_1_n_11 ,\i_fu_88_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[4]_i_1_n_13 ,\i_fu_88_reg[4]_i_1_n_14 ,\i_fu_88_reg[4]_i_1_n_15 ,\i_fu_88_reg[4]_i_1_n_16 }),
        .S(i_fu_88_reg[7:4]));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_15 ),
        .Q(i_fu_88_reg[5]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_14 ),
        .Q(i_fu_88_reg[6]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_13 ),
        .Q(i_fu_88_reg[7]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_16 ),
        .Q(i_fu_88_reg[8]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_9 ),
        .CO({\i_fu_88_reg[8]_i_1_n_9 ,\i_fu_88_reg[8]_i_1_n_10 ,\i_fu_88_reg[8]_i_1_n_11 ,\i_fu_88_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[8]_i_1_n_13 ,\i_fu_88_reg[8]_i_1_n_14 ,\i_fu_88_reg[8]_i_1_n_15 ,\i_fu_88_reg[8]_i_1_n_16 }),
        .S(i_fu_88_reg[11:8]));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_15 ),
        .Q(i_fu_88_reg[9]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \icmp_ln295_1_reg_412[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(\icmp_ln295_1_reg_412[0]_i_2_n_9 ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .I4(\val_reg_379_reg_n_9_[30] ),
        .I5(\val_reg_379_reg_n_9_[25] ),
        .O(\icmp_ln295_1_reg_412[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \icmp_ln295_1_reg_412[0]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .I2(\val_reg_379_reg_n_9_[24] ),
        .I3(\val_reg_379_reg_n_9_[27] ),
        .I4(\val_reg_379_reg_n_9_[28] ),
        .I5(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_1_reg_412[0]_i_2_n_9 ));
  FDRE \icmp_ln295_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_1_reg_412[0]_i_1_n_9 ),
        .Q(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \icmp_ln295_reg_394[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I2(\icmp_ln295_reg_394[0]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394[0]_i_3_n_9 ),
        .I4(\icmp_ln295_reg_394[0]_i_4_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_5_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_10 
       (.I0(\val_reg_379_reg_n_9_[10] ),
        .I1(\val_reg_379_reg_n_9_[11] ),
        .I2(\val_reg_379_reg_n_9_[16] ),
        .I3(\val_reg_379_reg_n_9_[3] ),
        .O(\icmp_ln295_reg_394[0]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_2 
       (.I0(\val_reg_379_reg_n_9_[14] ),
        .I1(\val_reg_379_reg_n_9_[18] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[15] ),
        .I4(\icmp_ln295_reg_394[0]_i_6_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_7_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_3 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\val_reg_379_reg_n_9_[6] ),
        .I2(\val_reg_379_reg_n_9_[27] ),
        .I3(\val_reg_379_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394[0]_i_8_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln295_reg_394[0]_i_4 
       (.I0(\val_reg_379_reg_n_9_[12] ),
        .I1(\val_reg_379_reg_n_9_[20] ),
        .I2(\val_reg_379_reg_n_9_[1] ),
        .I3(\val_reg_379_reg_n_9_[13] ),
        .I4(\icmp_ln295_reg_394[0]_i_9_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_5 
       (.I0(\val_reg_379_reg_n_9_[22] ),
        .I1(\val_reg_379_reg_n_9_[21] ),
        .I2(\val_reg_379_reg_n_9_[5] ),
        .I3(\val_reg_379_reg_n_9_[4] ),
        .I4(\icmp_ln295_reg_394[0]_i_10_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln295_reg_394[0]_i_6 
       (.I0(\val_reg_379_reg_n_9_[23] ),
        .I1(ap_CS_fsm_state6),
        .O(\icmp_ln295_reg_394[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln295_reg_394[0]_i_7 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_reg_394[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_8 
       (.I0(\val_reg_379_reg_n_9_[9] ),
        .I1(\val_reg_379_reg_n_9_[2] ),
        .I2(\val_reg_379_reg_n_9_[17] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\icmp_ln295_reg_394[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_9 
       (.I0(\val_reg_379_reg_n_9_[7] ),
        .I1(\val_reg_379_reg_n_9_[8] ),
        .I2(\val_reg_379_reg_n_9_[19] ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .O(\icmp_ln295_reg_394[0]_i_9_n_9 ));
  FDRE \icmp_ln295_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_reg_394[0]_i_1_n_9 ),
        .Q(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln295_reg_400[1]_i_1 
       (.I0(\val_reg_379_reg_n_9_[24] ),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sub_ln295_reg_400[2]_i_1 
       (.I0(\val_reg_379_reg_n_9_[25] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln295_reg_400[3]_i_1 
       (.I0(\val_reg_379_reg_n_9_[26] ),
        .I1(\val_reg_379_reg_n_9_[25] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\sub_ln295_reg_400[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    \sub_ln295_reg_400[4]_i_1 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \sub_ln295_reg_400[5]_i_1 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[26] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[23] ),
        .I4(\val_reg_379_reg_n_9_[24] ),
        .I5(\val_reg_379_reg_n_9_[27] ),
        .O(\sub_ln295_reg_400[5]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln295_reg_400[6]_i_1 
       (.I0(\val_reg_379_reg_n_9_[29] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .O(\sub_ln295_reg_400[6]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_ln295_reg_400[7]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sub_ln295_reg_400[8]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[8]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \sub_ln295_reg_400[8]_i_2 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[8]_i_2_n_9 ));
  FDRE \sub_ln295_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[23] ),
        .Q(sub_ln295_reg_400[0]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[1]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[1]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[2]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[2]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[3]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[3]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[4]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[4]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[5]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[5]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[6]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[6]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[7]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[7]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[8]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF00F8)) 
    \temp_3_reg_418[0]_i_1 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[0]_i_4_n_9 ),
        .O(temp_3_fu_305_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[0]_i_10 
       (.I0(\temp_3_reg_418[0]_i_12_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_13_n_9 ),
        .O(\temp_3_reg_418[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_11 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_12 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_13 
       (.I0(temp_fu_188_p3[10]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[0]_i_13_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \temp_3_reg_418[0]_i_2 
       (.I0(\temp_3_reg_418[0]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_6_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[0]_i_7_n_9 ),
        .O(\temp_3_reg_418[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \temp_3_reg_418[0]_i_3 
       (.I0(\temp_3_reg_418[0]_i_8_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_9_n_9 ),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[0]_i_10_n_9 ),
        .I5(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h80808080808080B0)) 
    \temp_3_reg_418[0]_i_4 
       (.I0(\temp_3_reg_418[22]_i_3_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(sub_ln295_reg_400[3]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    \temp_3_reg_418[0]_i_5 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_11_n_9 ),
        .O(\temp_3_reg_418[0]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[5]),
        .O(\temp_3_reg_418[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_7 
       (.I0(temp_fu_188_p3[9]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_8 
       (.I0(temp_fu_188_p3[8]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[0]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_9 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[0]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \temp_3_reg_418[10]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[11]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_2_n_9 ),
        .I4(\temp_3_reg_418[10]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[10]_i_2 
       (.I0(\temp_3_reg_418[10]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[12]_i_4_n_9 ),
        .O(\temp_3_reg_418[10]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[10]_i_3 
       (.I0(\temp_3_reg_418[11]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[10]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[10]),
        .O(\temp_3_reg_418[10]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[10]_i_4 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[10]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[10]_i_5 
       (.I0(\temp_3_reg_418[12]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[10]_i_6_n_9 ),
        .O(\temp_3_reg_418[10]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[10]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[10]_i_7_n_9 ),
        .O(\temp_3_reg_418[10]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[10]_i_7 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[10]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \temp_3_reg_418[11]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[12]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_2_n_9 ),
        .I4(\temp_3_reg_418[11]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[11]_i_2 
       (.I0(\temp_3_reg_418[11]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_5_n_9 ),
        .O(\temp_3_reg_418[11]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[11]_i_3 
       (.I0(\temp_3_reg_418[12]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[11]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[11]),
        .O(\temp_3_reg_418[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[11]_i_4 
       (.I0(temp_fu_188_p3[4]),
        .I1(temp_fu_188_p3[0]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[8]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[11]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[11]_i_5 
       (.I0(\temp_3_reg_418[13]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[11]_i_6_n_9 ),
        .O(\temp_3_reg_418[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FCBBFC88)) 
    \temp_3_reg_418[11]_i_6 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[11]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[11]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4501)) 
    \temp_3_reg_418[12]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[13]_i_3_n_9 ),
        .I3(\temp_3_reg_418[12]_i_2_n_9 ),
        .I4(\temp_3_reg_418[12]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[12]_i_2 
       (.I0(\temp_3_reg_418[12]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_5_n_9 ),
        .O(\temp_3_reg_418[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00727200007272)) 
    \temp_3_reg_418[12]_i_3 
       (.I0(sub_ln295_reg_400[0]),
        .I1(\temp_3_reg_418[13]_i_4_n_9 ),
        .I2(\temp_3_reg_418[12]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[12]_i_4 
       (.I0(temp_fu_188_p3[5]),
        .I1(temp_fu_188_p3[1]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[9]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[12]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[12]_i_5 
       (.I0(\temp_3_reg_418[14]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[12]_i_6_n_9 ),
        .O(\temp_3_reg_418[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \temp_3_reg_418[12]_i_6 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[12]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[12]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[13]_i_1 
       (.I0(\temp_3_reg_418[13]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[14]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[13]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[13]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[13]_i_2 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[13]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[13]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \temp_3_reg_418[13]_i_4 
       (.I0(\temp_3_reg_418[15]_i_7_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[13]_i_6_n_9 ),
        .O(\temp_3_reg_418[13]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[13]_i_5 
       (.I0(temp_fu_188_p3[6]),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[10]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[13]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \temp_3_reg_418[13]_i_6 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[3]),
        .I4(temp_fu_188_p3[13]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[13]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_1 
       (.I0(\temp_3_reg_418[14]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[14]));
  LUT5 #(
    .INIT(32'hFF008B8B)) 
    \temp_3_reg_418[14]_i_2 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[14]_i_4_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[14]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[14]_i_3 
       (.I0(\temp_3_reg_418[14]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[16]_i_4_n_9 ),
        .O(\temp_3_reg_418[14]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \temp_3_reg_418[14]_i_4 
       (.I0(\temp_3_reg_418[16]_i_7_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[14]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[14]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(temp_fu_188_p3[3]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[11]),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[14]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0033000000B800B8)) 
    \temp_3_reg_418[14]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[14]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[22]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[14]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[15]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(\temp_3_reg_418[15]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[15]_i_2 
       (.I0(\temp_3_reg_418[15]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_5_n_9 ),
        .O(\temp_3_reg_418[15]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF002E2E00002E2E)) 
    \temp_3_reg_418[15]_i_3 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[16]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[15]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[8]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[15]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \temp_3_reg_418[15]_i_5 
       (.I0(\temp_3_reg_418[17]_i_6_n_9 ),
        .I1(\temp_3_reg_418[15]_i_7_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[15]_i_6 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[15]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFCFCF1FD)) 
    \temp_3_reg_418[15]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[19]),
        .I4(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[15]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[16]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_3_n_9 ),
        .I4(\temp_3_reg_418[16]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[16]_i_2 
       (.I0(\temp_3_reg_418[16]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_5_n_9 ),
        .O(\temp_3_reg_418[16]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF008B8B00008B8B)) 
    \temp_3_reg_418[16]_i_3 
       (.I0(\temp_3_reg_418[17]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[16]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[16]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7F4F7FFFF0000)) 
    \temp_3_reg_418[16]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[9]),
        .I4(\temp_3_reg_418[16]_i_6_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[16]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \temp_3_reg_418[16]_i_5 
       (.I0(\temp_3_reg_418[18]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[16]_i_7_n_9 ),
        .O(\temp_3_reg_418[16]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[16]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[16]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[16]_i_7 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[16]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_1 
       (.I0(\temp_3_reg_418[17]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[17]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[17]));
  LUT6 #(
    .INIT(64'h88B8B8B88888B888)) 
    \temp_3_reg_418[17]_i_2 
       (.I0(temp_fu_188_p3[17]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[18]_i_4_n_9 ),
        .I5(\temp_3_reg_418[17]_i_4_n_9 ),
        .O(\temp_3_reg_418[17]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[17]_i_3 
       (.I0(\temp_3_reg_418[17]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[19]_i_5_n_9 ),
        .O(\temp_3_reg_418[17]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h1110FFFF11100000)) 
    \temp_3_reg_418[17]_i_4 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[17]_i_6_n_9 ),
        .O(\temp_3_reg_418[17]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[17]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[10]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[17]_i_7_n_9 ),
        .O(\temp_3_reg_418[17]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[17]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[17]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[17]_i_7 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .O(\temp_3_reg_418[17]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[18]_i_1 
       (.I0(\temp_3_reg_418[18]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[19]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[18]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[18]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[18]_i_2 
       (.I0(temp_fu_188_p3[18]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[18]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[19]_i_4_n_9 ),
        .O(\temp_3_reg_418[18]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[18]_i_3 
       (.I0(\temp_3_reg_418[18]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFEFF0000FEFFFFFF)) 
    \temp_3_reg_418[18]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[2]),
        .I3(temp_fu_188_p3[20]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[18]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \temp_3_reg_418[18]_i_5 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[11]),
        .I4(\temp_3_reg_418[18]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[18]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \temp_3_reg_418[18]_i_6 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[18]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[18]_i_7 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[18]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[19]_i_1 
       (.I0(\temp_3_reg_418[19]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[20]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[19]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[19]_i_2 
       (.I0(temp_fu_188_p3[19]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[19]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_4_n_9 ),
        .O(\temp_3_reg_418[19]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[19]_i_3 
       (.I0(\temp_3_reg_418[19]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[19]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFF4FFF7)) 
    \temp_3_reg_418[19]_i_4 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[19]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[19]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[19]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_16_n_9 ),
        .O(\temp_3_reg_418[19]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000202F)) 
    \temp_3_reg_418[1]_i_1 
       (.I0(sub_ln295_reg_400[1]),
        .I1(\temp_3_reg_418[1]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[2]_i_2_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .I5(\temp_3_reg_418[1]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[1]));
  LUT6 #(
    .INIT(64'h777FFFFEFFFFFFFF)) 
    \temp_3_reg_418[1]_i_2 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[1]_i_3 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[2]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_1 
       (.I0(\temp_3_reg_418[20]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[21]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[20]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_2 
       (.I0(temp_fu_188_p3[20]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[20]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_5_n_9 ),
        .O(\temp_3_reg_418[20]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[20]_i_3 
       (.I0(\temp_3_reg_418[20]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .O(\temp_3_reg_418[20]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \temp_3_reg_418[20]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[20]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    \temp_3_reg_418[20]_i_5 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[20]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[20]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_26_n_9 ),
        .O(\temp_3_reg_418[20]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[21]_i_1 
       (.I0(\temp_3_reg_418[21]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_8_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[21]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \temp_3_reg_418[21]_i_2 
       (.I0(temp_fu_188_p3[21]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[21]_i_4_n_9 ),
        .O(\temp_3_reg_418[21]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hEFFB2FF8E00B2008)) 
    \temp_3_reg_418[21]_i_3 
       (.I0(\temp_3_reg_418[22]_i_16_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[21]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFC4FFFFFFC7)) 
    \temp_3_reg_418[21]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[22]_i_15_n_9 ),
        .I5(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[21]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[21]_i_5 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[21]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \temp_3_reg_418[22]_i_1 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_reg_418));
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_10 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .O(\temp_3_reg_418[22]_i_10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \temp_3_reg_418[22]_i_11 
       (.I0(sub_ln295_reg_400[5]),
        .I1(sub_ln295_reg_400[6]),
        .I2(sub_ln295_reg_400[7]),
        .I3(sub_ln295_reg_400[8]),
        .O(\temp_3_reg_418[22]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[22]_i_12 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \temp_3_reg_418[22]_i_13 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[22]_i_14 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[22]_i_14_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_15 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_15_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_16 
       (.I0(temp_fu_188_p3[8]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[22]_i_16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_17 
       (.I0(temp_fu_188_p3[12]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[4]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[22]_i_17_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \temp_3_reg_418[22]_i_18 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[22]_i_18_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_19 
       (.I0(temp_fu_188_p3[10]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[22]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[22]_i_2 
       (.I0(\temp_3_reg_418[22]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_7_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_8_n_9 ),
        .O(temp_3_fu_305_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \temp_3_reg_418[22]_i_20 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_20_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_21 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[22]),
        .O(\temp_3_reg_418[22]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[22]_i_22 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_25_n_9 ),
        .O(\temp_3_reg_418[22]_i_22_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \temp_3_reg_418[22]_i_23 
       (.I0(\temp_3_reg_418[22]_i_26_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_27_n_9 ),
        .O(\temp_3_reg_418[22]_i_23_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \temp_3_reg_418[22]_i_24 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[2]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[22]_i_24_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_25 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[19]),
        .O(\temp_3_reg_418[22]_i_25_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_26 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[1]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[22]_i_26_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_27 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[22]_i_27_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFEFEFEFEF)) 
    \temp_3_reg_418[22]_i_3 
       (.I0(\temp_3_reg_418[22]_i_9_n_9 ),
        .I1(\temp_3_reg_418[22]_i_10_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[4]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FFFFFFFF)) 
    \temp_3_reg_418[22]_i_4 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[4]),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I5(\temp_3_reg_418[22]_i_9_n_9 ),
        .O(\temp_3_reg_418[22]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00EE40)) 
    \temp_3_reg_418[22]_i_5 
       (.I0(\temp_3_reg_418[22]_i_3_n_9 ),
        .I1(\temp_3_reg_418[22]_i_11_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(temp_fu_188_p3[22]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[22]_i_14_n_9 ),
        .O(\temp_3_reg_418[22]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFE000000000001)) 
    \temp_3_reg_418[22]_i_6 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[2]),
        .I3(\temp_3_reg_418[22]_i_15_n_9 ),
        .I4(sub_ln295_reg_400[6]),
        .I5(sub_ln295_reg_400[5]),
        .O(\temp_3_reg_418[22]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_3_reg_418[22]_i_7 
       (.I0(\temp_3_reg_418[22]_i_16_n_9 ),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[22]_i_18_n_9 ),
        .I3(\temp_3_reg_418[22]_i_19_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .I5(\temp_3_reg_418[22]_i_21_n_9 ),
        .O(\temp_3_reg_418[22]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[22]_i_8 
       (.I0(\temp_3_reg_418[22]_i_22_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_23_n_9 ),
        .O(\temp_3_reg_418[22]_i_8_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \temp_3_reg_418[22]_i_9 
       (.I0(sub_ln295_reg_400[8]),
        .I1(sub_ln295_reg_400[7]),
        .I2(sub_ln295_reg_400[5]),
        .I3(sub_ln295_reg_400[6]),
        .I4(\temp_3_reg_418[22]_i_24_n_9 ),
        .O(\temp_3_reg_418[22]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h30FF303022222222)) 
    \temp_3_reg_418[23]_i_1 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .I1(temp_3_reg_418),
        .I2(\temp_3_reg_418[23]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I4(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(\temp_3_reg_418[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \temp_3_reg_418[23]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[23]_i_3_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(\temp_3_reg_418[22]_i_23_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_7_n_9 ),
        .O(\temp_3_reg_418[23]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBB8B8888BB8BBB88)) 
    \temp_3_reg_418[23]_i_3 
       (.I0(\temp_3_reg_418[22]_i_25_n_9 ),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[22]_i_13_n_9 ),
        .I4(\temp_3_reg_418[6]_i_5_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[23]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \temp_3_reg_418[2]_i_1 
       (.I0(\temp_3_reg_418[2]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_2_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[2]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFD)) 
    \temp_3_reg_418[2]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[0]),
        .I4(sub_ln295_reg_400[2]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[2]_i_3 
       (.I0(\temp_3_reg_418[2]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_4 
       (.I0(\temp_3_reg_418[4]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_10_n_9 ),
        .O(\temp_3_reg_418[2]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[3]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[3]_i_2_n_9 ),
        .I4(\temp_3_reg_418[3]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \temp_3_reg_418[3]_i_2 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_18_n_9 ),
        .I2(\temp_3_reg_418[22]_i_20_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[2]),
        .I5(\temp_3_reg_418[22]_i_13_n_9 ),
        .O(\temp_3_reg_418[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[3]_i_3 
       (.I0(\temp_3_reg_418[3]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[4]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[3]_i_4 
       (.I0(\temp_3_reg_418[5]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[0]_i_5_n_9 ),
        .O(\temp_3_reg_418[3]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[4]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[5]_i_3_n_9 ),
        .I4(\temp_3_reg_418[4]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[4]));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \temp_3_reg_418[4]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_18_n_9 ),
        .I2(\temp_3_reg_418[22]_i_20_n_9 ),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(temp_fu_188_p3[3]),
        .I5(\temp_3_reg_418[22]_i_13_n_9 ),
        .O(\temp_3_reg_418[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[4]_i_3 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[4]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[4]_i_4 
       (.I0(\temp_3_reg_418[6]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[4]_i_5_n_9 ),
        .O(\temp_3_reg_418[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[4]_i_5 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_9_n_9 ),
        .O(\temp_3_reg_418[4]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[5]_i_1 
       (.I0(\temp_3_reg_418[5]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[6]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[5]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[5]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[5]_i_2 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[5]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[6]_i_4_n_9 ),
        .O(\temp_3_reg_418[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \temp_3_reg_418[5]_i_3 
       (.I0(\temp_3_reg_418[22]_i_20_n_9 ),
        .I1(\temp_3_reg_418[6]_i_5_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[22]_i_13_n_9 ),
        .I4(\temp_3_reg_418[22]_i_18_n_9 ),
        .I5(\temp_3_reg_418[7]_i_4_n_9 ),
        .O(\temp_3_reg_418[5]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[5]_i_4 
       (.I0(\temp_3_reg_418[7]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[5]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[5]_i_5 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_6_n_9 ),
        .O(\temp_3_reg_418[5]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[6]_i_1 
       (.I0(\temp_3_reg_418[6]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[7]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[6]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[6]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[6]_i_2 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[6]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[7]_i_5_n_9 ),
        .O(\temp_3_reg_418[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFCFF55555555)) 
    \temp_3_reg_418[6]_i_3 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .I3(temp_fu_188_p3[3]),
        .I4(\temp_3_reg_418[22]_i_13_n_9 ),
        .I5(\temp_3_reg_418[22]_i_18_n_9 ),
        .O(\temp_3_reg_418[6]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[6]_i_4 
       (.I0(\temp_3_reg_418[8]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[6]_i_6_n_9 ),
        .O(\temp_3_reg_418[6]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \temp_3_reg_418[6]_i_5 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[6]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[6]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_12_n_9 ),
        .O(\temp_3_reg_418[6]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0454)) 
    \temp_3_reg_418[7]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[7]_i_2_n_9 ),
        .I4(\temp_3_reg_418[7]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[7]_i_2 
       (.I0(\temp_3_reg_418[7]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[7]_i_3 
       (.I0(\temp_3_reg_418[8]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[7]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \temp_3_reg_418[7]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_20_n_9 ),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(temp_fu_188_p3[4]),
        .I4(\temp_3_reg_418[6]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[7]_i_5 
       (.I0(\temp_3_reg_418[9]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[7]_i_6_n_9 ),
        .O(\temp_3_reg_418[7]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[7]_i_6 
       (.I0(temp_fu_188_p3[19]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[11]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[7]_i_7_n_9 ),
        .O(\temp_3_reg_418[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h3B38)) 
    \temp_3_reg_418[7]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[8]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_3_n_9 ),
        .I4(\temp_3_reg_418[8]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[8]_i_2 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_4_n_9 ),
        .O(\temp_3_reg_418[8]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[8]_i_3 
       (.I0(\temp_3_reg_418[9]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[8]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[8]),
        .O(\temp_3_reg_418[8]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[8]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[8]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[8]_i_5 
       (.I0(\temp_3_reg_418[10]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[8]_i_6_n_9 ),
        .O(\temp_3_reg_418[8]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[8]_i_6 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[12]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[8]_i_7_n_9 ),
        .O(\temp_3_reg_418[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[8]_i_7 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[8]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \temp_3_reg_418[9]_i_1 
       (.I0(\temp_3_reg_418[9]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[9]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_2_n_9 ),
        .O(temp_3_fu_305_p3[9]));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[9]_i_2 
       (.I0(\temp_3_reg_418[9]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[10]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[9]),
        .O(\temp_3_reg_418[9]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[9]_i_3 
       (.I0(\temp_3_reg_418[9]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_4_n_9 ),
        .O(\temp_3_reg_418[9]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[9]_i_4 
       (.I0(\temp_3_reg_418[11]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[9]_i_6_n_9 ),
        .O(\temp_3_reg_418[9]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFDDFFCF)) 
    \temp_3_reg_418[9]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_13_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[6]_i_5_n_9 ),
        .I4(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[9]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[9]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[13]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[9]_i_7_n_9 ),
        .O(\temp_3_reg_418[9]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[9]_i_7 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[9]_i_7_n_9 ));
  FDRE \temp_3_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[0]),
        .Q(temp_5_fu_322_p3[0]),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[10]),
        .Q(\temp_3_reg_418_reg_n_9_[10] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[11]),
        .Q(\temp_3_reg_418_reg_n_9_[11] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[12]),
        .Q(\temp_3_reg_418_reg_n_9_[12] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[13]),
        .Q(\temp_3_reg_418_reg_n_9_[13] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[14]),
        .Q(\temp_3_reg_418_reg_n_9_[14] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[15]),
        .Q(\temp_3_reg_418_reg_n_9_[15] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[16]),
        .Q(\temp_3_reg_418_reg_n_9_[16] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[17]),
        .Q(\temp_3_reg_418_reg_n_9_[17] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[18]),
        .Q(\temp_3_reg_418_reg_n_9_[18] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[19]),
        .Q(\temp_3_reg_418_reg_n_9_[19] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[1]),
        .Q(\temp_3_reg_418_reg_n_9_[1] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[20]),
        .Q(\temp_3_reg_418_reg_n_9_[20] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[21]),
        .Q(\temp_3_reg_418_reg_n_9_[21] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[22]),
        .Q(\temp_3_reg_418_reg_n_9_[22] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\temp_3_reg_418[23]_i_1_n_9 ),
        .Q(\temp_3_reg_418_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \temp_3_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[2]),
        .Q(\temp_3_reg_418_reg_n_9_[2] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[3]),
        .Q(\temp_3_reg_418_reg_n_9_[3] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[4]),
        .Q(\temp_3_reg_418_reg_n_9_[4] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[5]),
        .Q(\temp_3_reg_418_reg_n_9_[5] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[6]),
        .Q(\temp_3_reg_418_reg_n_9_[6] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[7]),
        .Q(\temp_3_reg_418_reg_n_9_[7] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[8]),
        .Q(\temp_3_reg_418_reg_n_9_[8] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[9]),
        .Q(\temp_3_reg_418_reg_n_9_[9] ),
        .R(temp_3_reg_418));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[10]_i_1 
       (.I0(temp_4_fu_317_p2[10]),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[11]_i_1 
       (.I0(temp_4_fu_317_p2[11]),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[12]_i_1 
       (.I0(temp_4_fu_317_p2[12]),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[13]_i_1 
       (.I0(temp_4_fu_317_p2[13]),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[14]_i_1 
       (.I0(temp_4_fu_317_p2[14]),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[15]_i_1 
       (.I0(temp_4_fu_317_p2[15]),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[16]_i_1 
       (.I0(temp_4_fu_317_p2[16]),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[17]_i_1 
       (.I0(temp_4_fu_317_p2[17]),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[18]_i_1 
       (.I0(temp_4_fu_317_p2[18]),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[19]_i_1 
       (.I0(temp_4_fu_317_p2[19]),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[1]_i_1 
       (.I0(temp_4_fu_317_p2[1]),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[20]_i_1 
       (.I0(temp_4_fu_317_p2[20]),
        .I1(\temp_3_reg_418_reg_n_9_[20] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[21]_i_1 
       (.I0(temp_4_fu_317_p2[21]),
        .I1(\temp_3_reg_418_reg_n_9_[21] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[22]_i_1 
       (.I0(temp_4_fu_317_p2[22]),
        .I1(\temp_3_reg_418_reg_n_9_[22] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[23]_i_1 
       (.I0(temp_4_fu_317_p2[23]),
        .I1(\temp_3_reg_418_reg_n_9_[23] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[2]_i_1 
       (.I0(temp_4_fu_317_p2[2]),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[3]_i_1 
       (.I0(temp_4_fu_317_p2[3]),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[4]_i_1 
       (.I0(temp_4_fu_317_p2[4]),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[5]_i_1 
       (.I0(temp_4_fu_317_p2[5]),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[6]_i_1 
       (.I0(temp_4_fu_317_p2[6]),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[7]_i_1 
       (.I0(temp_4_fu_317_p2[7]),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[8]_i_1 
       (.I0(temp_4_fu_317_p2[8]),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[9]_i_1 
       (.I0(temp_4_fu_317_p2[9]),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[9]));
  FDRE \temp_5_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[0]),
        .Q(temp_5_reg_429[0]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[10]),
        .Q(temp_5_reg_429[10]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[11]),
        .Q(temp_5_reg_429[11]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[12]),
        .Q(temp_5_reg_429[12]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[13]),
        .Q(temp_5_reg_429[13]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[14]),
        .Q(temp_5_reg_429[14]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[15]),
        .Q(temp_5_reg_429[15]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[16]),
        .Q(temp_5_reg_429[16]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[17]),
        .Q(temp_5_reg_429[17]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[18]),
        .Q(temp_5_reg_429[18]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[19]),
        .Q(temp_5_reg_429[19]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[1]),
        .Q(temp_5_reg_429[1]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[20]),
        .Q(temp_5_reg_429[20]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[21]),
        .Q(temp_5_reg_429[21]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[22]),
        .Q(temp_5_reg_429[22]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[23]),
        .Q(temp_5_reg_429[23]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[2]),
        .Q(temp_5_reg_429[2]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[3]),
        .Q(temp_5_reg_429[3]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[4]),
        .Q(temp_5_reg_429[4]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[5]),
        .Q(temp_5_reg_429[5]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[6]),
        .Q(temp_5_reg_429[6]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[7]),
        .Q(temp_5_reg_429[7]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[8]),
        .Q(temp_5_reg_429[8]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[9]),
        .Q(temp_5_reg_429[9]),
        .R(1'b0));
  FDRE \tmp_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[31] ),
        .Q(tmp_reg_384),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [0]),
        .Q(trunc_ln119_reg_424[0]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [10]),
        .Q(trunc_ln119_reg_424[10]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [11]),
        .Q(trunc_ln119_reg_424[11]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [12]),
        .Q(trunc_ln119_reg_424[12]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [13]),
        .Q(trunc_ln119_reg_424[13]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [14]),
        .Q(trunc_ln119_reg_424[14]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [15]),
        .Q(trunc_ln119_reg_424[15]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [1]),
        .Q(trunc_ln119_reg_424[1]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [2]),
        .Q(trunc_ln119_reg_424[2]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [3]),
        .Q(trunc_ln119_reg_424[3]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [4]),
        .Q(trunc_ln119_reg_424[4]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [5]),
        .Q(trunc_ln119_reg_424[5]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [6]),
        .Q(trunc_ln119_reg_424[6]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [7]),
        .Q(trunc_ln119_reg_424[7]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [8]),
        .Q(trunc_ln119_reg_424[8]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [9]),
        .Q(trunc_ln119_reg_424[9]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[0] ),
        .Q(temp_fu_188_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[10] ),
        .Q(temp_fu_188_p3[10]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[11] ),
        .Q(temp_fu_188_p3[11]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[12] ),
        .Q(temp_fu_188_p3[12]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[13] ),
        .Q(temp_fu_188_p3[13]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[14] ),
        .Q(temp_fu_188_p3[14]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[15] ),
        .Q(temp_fu_188_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[16] ),
        .Q(temp_fu_188_p3[16]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[17] ),
        .Q(temp_fu_188_p3[17]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[18] ),
        .Q(temp_fu_188_p3[18]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[19] ),
        .Q(temp_fu_188_p3[19]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[1] ),
        .Q(temp_fu_188_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[20] ),
        .Q(temp_fu_188_p3[20]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[21] ),
        .Q(temp_fu_188_p3[21]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[22] ),
        .Q(temp_fu_188_p3[22]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[2] ),
        .Q(temp_fu_188_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[3] ),
        .Q(temp_fu_188_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[4] ),
        .Q(temp_fu_188_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[5] ),
        .Q(temp_fu_188_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[6] ),
        .Q(temp_fu_188_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[7] ),
        .Q(temp_fu_188_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[8] ),
        .Q(temp_fu_188_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[9] ),
        .Q(temp_fu_188_p3[9]),
        .R(1'b0));
  FDRE \val_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[0]),
        .Q(\val_reg_379_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[10]),
        .Q(\val_reg_379_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[11]),
        .Q(\val_reg_379_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[12]),
        .Q(\val_reg_379_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[13]),
        .Q(\val_reg_379_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[14]),
        .Q(\val_reg_379_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[15]),
        .Q(\val_reg_379_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[16]),
        .Q(\val_reg_379_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[17]),
        .Q(\val_reg_379_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[18]),
        .Q(\val_reg_379_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[19]),
        .Q(\val_reg_379_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[1]),
        .Q(\val_reg_379_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[20]),
        .Q(\val_reg_379_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[21]),
        .Q(\val_reg_379_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[22]),
        .Q(\val_reg_379_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[23]),
        .Q(\val_reg_379_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[24]),
        .Q(\val_reg_379_reg_n_9_[24] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[25]),
        .Q(\val_reg_379_reg_n_9_[25] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[26]),
        .Q(\val_reg_379_reg_n_9_[26] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[27]),
        .Q(\val_reg_379_reg_n_9_[27] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[28]),
        .Q(\val_reg_379_reg_n_9_[28] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[29]),
        .Q(\val_reg_379_reg_n_9_[29] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[2]),
        .Q(\val_reg_379_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[30]),
        .Q(\val_reg_379_reg_n_9_[30] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[31]),
        .Q(\val_reg_379_reg_n_9_[31] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[3]),
        .Q(\val_reg_379_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[4]),
        .Q(\val_reg_379_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[5]),
        .Q(\val_reg_379_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[6]),
        .Q(\val_reg_379_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[7]),
        .Q(\val_reg_379_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[8]),
        .Q(\val_reg_379_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[9]),
        .Q(\val_reg_379_reg_n_9_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1_0,
    icmp_ln81_fu_107_p2_carry__2_0,
    icmp_ln81_fu_107_p2_carry__2_1,
    \j_2_fu_60_reg[11]_0 ,
    \j_2_fu_60_reg[11]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    in_mat_data_full_n,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    D,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_1 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    E,
    \axi_data_reg_138_reg[23]_1 ,
    \axi_data_reg_138_reg[23]_2 );
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  input [3:0]\j_2_fu_60_reg[11]_0 ;
  input [3:0]\j_2_fu_60_reg[11]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_full_n;
  input img_inp_TVALID_int_regslice;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input [0:0]E;
  input [0:0]\axi_data_reg_138_reg[23]_1 ;
  input [23:0]\axi_data_reg_138_reg[23]_2 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [0:0]\axi_data_reg_138_reg[23]_1 ;
  wire [23:0]\axi_data_reg_138_reg[23]_2 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln81_fu_107_p2_carry__0_n_10;
  wire icmp_ln81_fu_107_p2_carry__0_n_11;
  wire icmp_ln81_fu_107_p2_carry__0_n_12;
  wire icmp_ln81_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  wire icmp_ln81_fu_107_p2_carry__1_n_10;
  wire icmp_ln81_fu_107_p2_carry__1_n_11;
  wire icmp_ln81_fu_107_p2_carry__1_n_12;
  wire icmp_ln81_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  wire icmp_ln81_fu_107_p2_carry__2_n_10;
  wire icmp_ln81_fu_107_p2_carry__2_n_11;
  wire icmp_ln81_fu_107_p2_carry__2_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_10;
  wire icmp_ln81_fu_107_p2_carry_n_11;
  wire icmp_ln81_fu_107_p2_carry_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_9;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_2_fu_60_reg[11]_0 ;
  wire [3:0]\j_2_fu_60_reg[11]_1 ;
  wire \j_2_fu_60_reg_n_9_[11] ;
  wire \j_2_fu_60_reg_n_9_[1] ;
  wire \j_2_fu_60_reg_n_9_[3] ;
  wire \j_2_fu_60_reg_n_9_[5] ;
  wire \j_2_fu_60_reg_n_9_[7] ;
  wire \j_2_fu_60_reg_n_9_[9] ;
  wire [11:0]j_3_fu_113_p2;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8A888A000A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(in_mat_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_inp_TVALID_int_regslice),
        .I5(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .Q({\j_2_fu_60_reg_n_9_[11] ,Q[5],\j_2_fu_60_reg_n_9_[9] ,Q[4],\j_2_fu_60_reg_n_9_[7] ,Q[3],\j_2_fu_60_reg_n_9_[5] ,Q[2],\j_2_fu_60_reg_n_9_[3] ,Q[1],\j_2_fu_60_reg_n_9_[1] ,Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_36),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_5(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry__0_i_7(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\j_2_fu_60_reg[11] (j_3_fu_113_p2),
        .\j_2_fu_60_reg[11]_0 (ap_enable_reg_pp0_iter1));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_107_p2_carry_n_9,icmp_ln81_fu_107_p2_carry_n_10,icmp_ln81_fu_107_p2_carry_n_11,icmp_ln81_fu_107_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .O(NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__0
       (.CI(icmp_ln81_fu_107_p2_carry_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__0_n_9,icmp_ln81_fu_107_p2_carry__0_n_10,icmp_ln81_fu_107_p2_carry__0_n_11,icmp_ln81_fu_107_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__1
       (.CI(icmp_ln81_fu_107_p2_carry__0_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__1_n_9,icmp_ln81_fu_107_p2_carry__1_n_10,icmp_ln81_fu_107_p2_carry__1_n_11,icmp_ln81_fu_107_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln81_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__2
       (.CI(icmp_ln81_fu_107_p2_carry__1_n_9),
        .CO({CO,icmp_ln81_fu_107_p2_carry__2_n_10,icmp_ln81_fu_107_p2_carry__2_n_11,icmp_ln81_fu_107_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\j_2_fu_60_reg[11]_0 ),
        .O(NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_2_fu_60_reg[11]_1 ));
  FDRE \j_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[10]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[11]),
        .Q(\j_2_fu_60_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[1]),
        .Q(\j_2_fu_60_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[2]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[3]),
        .Q(\j_2_fu_60_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[4]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[5]),
        .Q(\j_2_fu_60_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[6]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[7]),
        .Q(\j_2_fu_60_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[8]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \j_2_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_3_fu_113_p2[9]),
        .Q(\j_2_fu_60_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_axis2xfMat_24_16_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[1]_0 ,
    out,
    push,
    \ap_CS_fsm_reg[1]_1 ,
    push_0,
    push_1,
    \mOutPtr_reg[0] ,
    \axi_data_reg_138_reg[23] ,
    ap_rst_n_inv,
    ap_clk,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1,
    icmp_ln81_fu_107_p2_carry__2,
    icmp_ln81_fu_107_p2_carry__2_0,
    \j_2_fu_60_reg[11] ,
    \j_2_fu_60_reg[11]_0 ,
    start_once_reg_reg_0,
    ap_rst_n,
    in_mat_data_full_n,
    D,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    img_inp_TVALID,
    CO,
    \ap_CS_fsm_reg[1]_2 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    pop,
    \mOutPtr_reg[0]_0 ,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [11:0]out;
  output push;
  output \ap_CS_fsm_reg[1]_1 ;
  output push_0;
  output push_1;
  output \mOutPtr_reg[0] ;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1;
  input [3:0]icmp_ln81_fu_107_p2_carry__2;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]\j_2_fu_60_reg[11] ;
  input [3:0]\j_2_fu_60_reg[11]_0 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_full_n;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input img_inp_TVALID;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_2 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input pop;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]img_inp_TDATA;

  wire [23:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26;
  wire \i_fu_76[0]_i_4_n_9 ;
  wire \i_fu_76_reg[0]_i_3_n_10 ;
  wire \i_fu_76_reg[0]_i_3_n_11 ;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_13 ;
  wire \i_fu_76_reg[0]_i_3_n_14 ;
  wire \i_fu_76_reg[0]_i_3_n_15 ;
  wire \i_fu_76_reg[0]_i_3_n_16 ;
  wire \i_fu_76_reg[0]_i_3_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire icmp_ln81_fu_107_p2;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:0]\j_2_fu_60_reg[11] ;
  wire [3:0]\j_2_fu_60_reg[11]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire regslice_both_img_inp_V_data_V_U_n_11;
  wire regslice_both_img_inp_V_data_V_U_n_13;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(push_1));
  LUT6 #(
    .INIT(64'hAAAAFFFF2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__7
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108
       (.CO(icmp_ln81_fu_107_p2),
        .D(D),
        .DI(DI),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(Q),
        .S(S),
        .addr(addr),
        .\ap_CS_fsm_reg[0] ({grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25}),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (regslice_both_img_inp_V_data_V_U_n_11),
        .\axi_data_reg_138_reg[23]_2 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry__0_i_7(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7_0),
        .icmp_ln81_fu_107_p2_carry__1_0(icmp_ln81_fu_107_p2_carry__1),
        .icmp_ln81_fu_107_p2_carry__2_0(icmp_ln81_fu_107_p2_carry__2),
        .icmp_ln81_fu_107_p2_carry__2_1(icmp_ln81_fu_107_p2_carry__2_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11] ),
        .\j_2_fu_60_reg[11]_1 (\j_2_fu_60_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26),
        .Q(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_76[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .O(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_4_n_9 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_16 ),
        .Q(out[0]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_9 ,\i_fu_76_reg[0]_i_3_n_10 ,\i_fu_76_reg[0]_i_3_n_11 ,\i_fu_76_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_3_n_13 ,\i_fu_76_reg[0]_i_3_n_14 ,\i_fu_76_reg[0]_i_3_n_15 ,\i_fu_76_reg[0]_i_3_n_16 }),
        .S({out[3:1],\i_fu_76[0]_i_4_n_9 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[10]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[11]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_15 ),
        .Q(out[1]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_14 ),
        .Q(out[2]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_13 ),
        .Q(out[3]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(out[4]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_9 ),
        .CO({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 ,\i_fu_76_reg[4]_i_1_n_16 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_15 ),
        .Q(out[5]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[6]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[7]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(out[8]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 ,\i_fu_76_reg[8]_i_1_n_16 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_15 ),
        .Q(out[9]),
        .R(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both regslice_both_img_inp_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln81_fu_107_p2),
        .E(regslice_both_img_inp_V_data_V_U_n_13),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(regslice_both_img_inp_V_data_V_U_n_11),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .pop(pop),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_control_s_axi
   (\ap_CS_fsm_reg[0] ,
    int_ap_start_reg_0,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_start,
    Block_entry2_proc_U0_ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    sel,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    alpha,
    shift,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    Q,
    p_dstgx_cols_channel_empty_n,
    p_dstgx_rows_channel_empty_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_start,
    int_ap_idle_i_2,
    \int_isr_reg[1]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    alpha_c_full_n,
    shift_c_full_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_sync_Block_entry2_proc_U0_ap_ready,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    ap_idle);
  output \ap_CS_fsm_reg[0] ;
  output int_ap_start_reg_0;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output ap_start;
  output Block_entry2_proc_U0_ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output sel;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]alpha;
  output [31:0]shift;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [0:0]Q;
  input p_dstgx_cols_channel_empty_n;
  input p_dstgx_rows_channel_empty_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  input [0:0]int_ap_idle_i_2;
  input \int_isr_reg[1]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input alpha_c_full_n;
  input shift_c_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input ap_sync_Block_entry2_proc_U0_ap_ready;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input ap_idle;

  wire Block_entry2_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [31:0]alpha;
  wire alpha_c_full_n;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire [31:0]cols;
  wire [31:0]int_alpha0;
  wire \int_alpha[31]_i_1_n_9 ;
  wire \int_alpha[31]_i_3_n_9 ;
  wire [0:0]int_ap_idle_i_2;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_9 ;
  wire int_gie_i_1_n_9;
  wire int_gie_reg_n_9;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg[1]_0 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_9 ;
  wire \int_rows[31]_i_3_n_9 ;
  wire [31:0]int_shift0;
  wire \int_shift[31]_i_1_n_9 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire \rdata[0]_i_1_n_9 ;
  wire \rdata[0]_i_2_n_9 ;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[0]_i_4_n_9 ;
  wire \rdata[0]_i_5_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_1_n_9 ;
  wire \rdata[1]_i_2_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[1]_i_4_n_9 ;
  wire \rdata[1]_i_5_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_1_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[3]_i_1_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[4]_i_1_n_9 ;
  wire \rdata[5]_i_1_n_9 ;
  wire \rdata[6]_i_1_n_9 ;
  wire \rdata[7]_i_1_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[9]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_3_n_9 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sel;
  wire [31:0]shift;
  wire shift_c_full_n;
  wire waddr;
  wire \waddr_reg_n_9_[0] ;
  wire \waddr_reg_n_9_[1] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(\int_isr_reg[1]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_4_preg[31]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(Block_entry2_proc_U0_ap_start));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[0]_i_1 
       (.I0(alpha[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_alpha0[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[10]_i_1 
       (.I0(alpha[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_alpha0[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[11]_i_1 
       (.I0(alpha[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_alpha0[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[12]_i_1 
       (.I0(alpha[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_alpha0[12]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[13]_i_1 
       (.I0(alpha[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_alpha0[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[14]_i_1 
       (.I0(alpha[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_alpha0[14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[15]_i_1 
       (.I0(alpha[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_alpha0[15]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[16]_i_1 
       (.I0(alpha[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_alpha0[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[17]_i_1 
       (.I0(alpha[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_alpha0[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[18]_i_1 
       (.I0(alpha[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_alpha0[18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[19]_i_1 
       (.I0(alpha[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_alpha0[19]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[1]_i_1 
       (.I0(alpha[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_alpha0[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[20]_i_1 
       (.I0(alpha[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_alpha0[20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[21]_i_1 
       (.I0(alpha[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_alpha0[21]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[22]_i_1 
       (.I0(alpha[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_alpha0[22]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[23]_i_1 
       (.I0(alpha[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_alpha0[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[24]_i_1 
       (.I0(alpha[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_alpha0[24]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[25]_i_1 
       (.I0(alpha[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_alpha0[25]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[26]_i_1 
       (.I0(alpha[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_alpha0[26]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[27]_i_1 
       (.I0(alpha[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_alpha0[27]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[28]_i_1 
       (.I0(alpha[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_alpha0[28]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[29]_i_1 
       (.I0(alpha[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_alpha0[29]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[2]_i_1 
       (.I0(alpha[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_alpha0[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[30]_i_1 
       (.I0(alpha[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_alpha0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_alpha[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_alpha[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[31]_i_2 
       (.I0(alpha[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_alpha0[31]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_alpha[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_9_[0] ),
        .I3(\waddr_reg_n_9_[1] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_alpha[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[3]_i_1 
       (.I0(alpha[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_alpha0[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[4]_i_1 
       (.I0(alpha[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_alpha0[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[5]_i_1 
       (.I0(alpha[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_alpha0[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[6]_i_1 
       (.I0(alpha[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_alpha0[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[7]_i_1 
       (.I0(alpha[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_alpha0[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[8]_i_1 
       (.I0(alpha[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_alpha0[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_alpha[9]_i_1 
       (.I0(alpha[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_alpha0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[0]),
        .Q(alpha[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[10]),
        .Q(alpha[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[11]),
        .Q(alpha[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[12]),
        .Q(alpha[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[13]),
        .Q(alpha[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[14]),
        .Q(alpha[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[15]),
        .Q(alpha[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[16]),
        .Q(alpha[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[17]),
        .Q(alpha[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[18]),
        .Q(alpha[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[19]),
        .Q(alpha[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[1]),
        .Q(alpha[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[20]),
        .Q(alpha[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[21]),
        .Q(alpha[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[22]),
        .Q(alpha[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[23]),
        .Q(alpha[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[24]),
        .Q(alpha[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[25]),
        .Q(alpha[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[26]),
        .Q(alpha[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[27]),
        .Q(alpha[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[28]),
        .Q(alpha[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[29]),
        .Q(alpha[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[2]),
        .Q(alpha[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[30]),
        .Q(alpha[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[31]),
        .Q(alpha[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[3]),
        .Q(alpha[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[4]),
        .Q(alpha[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[5]),
        .Q(alpha[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[6]),
        .Q(alpha[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[7]),
        .Q(alpha[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[8]),
        .Q(alpha[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[9]),
        .Q(alpha[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_idle_i_3
       (.I0(\int_isr_reg[1]_0 ),
        .I1(ap_start),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000044400000000)) 
    int_ap_idle_i_5
       (.I0(int_ap_start_reg_0),
        .I1(Q),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(xfMat2axis_8_0_2160_3840_1_U0_ap_start),
        .I5(int_ap_idle_i_2),
        .O(\ap_CS_fsm_reg[0] ));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .I4(\waddr_reg_n_9_[2] ),
        .I5(\waddr_reg_n_9_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(p_4_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[0]_i_1 
       (.I0(cols[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[1]_i_1 
       (.I0(cols[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[2]_i_1 
       (.I0(cols[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_rows[31]_i_3_n_9 ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_cols[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[31]_i_2 
       (.I0(cols[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[3]_i_1 
       (.I0(cols[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[4]_i_1 
       (.I0(cols[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[5]_i_1 
       (.I0(cols[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[6]_i_1 
       (.I0(cols[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[7]_i_1 
       (.I0(cols[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[9]_i_1 
       (.I0(cols[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\int_alpha[31]_i_3_n_9 ),
        .O(\int_ier[1]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_9_[0] ),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(int_gie_reg_n_9),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_9_[0] ),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\int_alpha[31]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    \int_isr[1]_i_2 
       (.I0(ap_start),
        .I1(alpha_c_full_n),
        .I2(shift_c_full_n),
        .I3(\int_isr_reg[1]_0 ),
        .I4(ap_sync_Block_entry2_proc_U0_ap_ready),
        .I5(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[0]_i_1 
       (.I0(rows[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[10]_i_1 
       (.I0(rows[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[11]_i_1 
       (.I0(rows[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[12]_i_1 
       (.I0(rows[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[13]_i_1 
       (.I0(rows[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[14]_i_1 
       (.I0(rows[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[15]_i_1 
       (.I0(rows[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[16]_i_1 
       (.I0(rows[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[17]_i_1 
       (.I0(rows[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[18]_i_1 
       (.I0(rows[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[19]_i_1 
       (.I0(rows[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[1]_i_1 
       (.I0(rows[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[20]_i_1 
       (.I0(rows[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[21]_i_1 
       (.I0(rows[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[22]_i_1 
       (.I0(rows[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[23]_i_1 
       (.I0(rows[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[24]_i_1 
       (.I0(rows[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[25]_i_1 
       (.I0(rows[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[26]_i_1 
       (.I0(rows[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[27]_i_1 
       (.I0(rows[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[28]_i_1 
       (.I0(rows[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[29]_i_1 
       (.I0(rows[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[2]_i_1 
       (.I0(rows[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[30]_i_1 
       (.I0(rows[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_rows[31]_i_3_n_9 ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[5] ),
        .O(\int_rows[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[31]_i_2 
       (.I0(rows[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_9_[1] ),
        .I1(\waddr_reg_n_9_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_rows[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[3]_i_1 
       (.I0(rows[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[4]_i_1 
       (.I0(rows[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[5]_i_1 
       (.I0(rows[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[6]_i_1 
       (.I0(rows[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[7]_i_1 
       (.I0(rows[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[8]_i_1 
       (.I0(rows[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[9]_i_1 
       (.I0(rows[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[0]_i_1 
       (.I0(shift[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_shift0[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[10]_i_1 
       (.I0(shift[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_shift0[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[11]_i_1 
       (.I0(shift[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_shift0[11]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[12]_i_1 
       (.I0(shift[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_shift0[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[13]_i_1 
       (.I0(shift[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_shift0[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[14]_i_1 
       (.I0(shift[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_shift0[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[15]_i_1 
       (.I0(shift[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_shift0[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[16]_i_1 
       (.I0(shift[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_shift0[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[17]_i_1 
       (.I0(shift[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_shift0[17]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[18]_i_1 
       (.I0(shift[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_shift0[18]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[19]_i_1 
       (.I0(shift[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_shift0[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[1]_i_1 
       (.I0(shift[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_shift0[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[20]_i_1 
       (.I0(shift[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_shift0[20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[21]_i_1 
       (.I0(shift[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_shift0[21]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[22]_i_1 
       (.I0(shift[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_shift0[22]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[23]_i_1 
       (.I0(shift[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_shift0[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[24]_i_1 
       (.I0(shift[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_shift0[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[25]_i_1 
       (.I0(shift[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_shift0[25]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[26]_i_1 
       (.I0(shift[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_shift0[26]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[27]_i_1 
       (.I0(shift[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_shift0[27]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[28]_i_1 
       (.I0(shift[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_shift0[28]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[29]_i_1 
       (.I0(shift[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_shift0[29]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[2]_i_1 
       (.I0(shift[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_shift0[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[30]_i_1 
       (.I0(shift[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_shift0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_shift[31]_i_1 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_shift[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[31]_i_2 
       (.I0(shift[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_shift0[31]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[3]_i_1 
       (.I0(shift[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_shift0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[4]_i_1 
       (.I0(shift[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_shift0[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[5]_i_1 
       (.I0(shift[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_shift0[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[6]_i_1 
       (.I0(shift[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_shift0[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[7]_i_1 
       (.I0(shift[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_shift0[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[8]_i_1 
       (.I0(shift[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_shift0[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[9]_i_1 
       (.I0(shift[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_shift0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[0]),
        .Q(shift[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[10] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[10]),
        .Q(shift[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[11] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[11]),
        .Q(shift[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[12] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[12]),
        .Q(shift[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[13] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[13]),
        .Q(shift[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[14] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[14]),
        .Q(shift[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[15] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[15]),
        .Q(shift[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[16] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[16]),
        .Q(shift[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[17] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[17]),
        .Q(shift[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[18] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[18]),
        .Q(shift[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[19] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[19]),
        .Q(shift[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[1]),
        .Q(shift[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[20] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[20]),
        .Q(shift[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[21] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[21]),
        .Q(shift[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[22] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[22]),
        .Q(shift[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[23] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[23]),
        .Q(shift[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[24] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[24]),
        .Q(shift[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[25] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[25]),
        .Q(shift[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[26] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[26]),
        .Q(shift[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[27] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[27]),
        .Q(shift[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[28] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[28]),
        .Q(shift[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[29] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[29]),
        .Q(shift[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[2]),
        .Q(shift[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[30] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[30]),
        .Q(shift[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[31] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[31]),
        .Q(shift[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[3]),
        .Q(shift[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[4]),
        .Q(shift[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[5]),
        .Q(shift[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[6]),
        .Q(shift[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[7]),
        .Q(shift[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[8] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[8]),
        .Q(shift[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[9] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[9]),
        .Q(shift[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I1(auto_restart_status_reg_n_9),
        .I2(p_4_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(int_task_ap_done_i_3_n_9),
        .I3(ar_hs),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_9 ),
        .I3(\rdata[0]_i_4_n_9 ),
        .I4(\rdata[0]_i_5_n_9 ),
        .O(\rdata[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(alpha[0]),
        .I2(rows[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_9_[0] ),
        .I1(shift[0]),
        .I2(cols[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_gie_reg_n_9),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_isr_reg_n_9_[0] ),
        .O(\rdata[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_1 
       (.I0(alpha[10]),
        .I1(shift[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[10]),
        .I5(cols[10]),
        .O(\rdata[10]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_1 
       (.I0(alpha[11]),
        .I1(shift[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[11]),
        .I5(cols[11]),
        .O(\rdata[11]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_1 
       (.I0(alpha[12]),
        .I1(shift[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[12]),
        .I5(cols[12]),
        .O(\rdata[12]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_1 
       (.I0(alpha[13]),
        .I1(shift[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[13]),
        .I5(cols[13]),
        .O(\rdata[13]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_1 
       (.I0(alpha[14]),
        .I1(shift[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[14]),
        .I5(cols[14]),
        .O(\rdata[14]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_1 
       (.I0(alpha[15]),
        .I1(shift[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[15]),
        .I5(cols[15]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[16]_i_1 
       (.I0(alpha[16]),
        .I1(shift[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[16]),
        .I5(cols[16]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[17]_i_1 
       (.I0(alpha[17]),
        .I1(shift[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[17]),
        .I5(cols[17]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[18]_i_1 
       (.I0(alpha[18]),
        .I1(shift[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[18]),
        .I5(cols[18]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[19]_i_1 
       (.I0(alpha[19]),
        .I1(shift[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[19]),
        .I5(cols[19]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[1]_i_3_n_9 ),
        .I3(\rdata[1]_i_4_n_9 ),
        .I4(\rdata[1]_i_5_n_9 ),
        .O(\rdata[1]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done__0),
        .I1(alpha[1]),
        .I2(rows[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(shift[1]),
        .I2(cols[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[20]_i_1 
       (.I0(alpha[20]),
        .I1(shift[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[20]),
        .I5(cols[20]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[21]_i_1 
       (.I0(alpha[21]),
        .I1(shift[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[21]),
        .I5(cols[21]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[22]_i_1 
       (.I0(alpha[22]),
        .I1(shift[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[22]),
        .I5(cols[22]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[23]_i_1 
       (.I0(alpha[23]),
        .I1(shift[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[23]),
        .I5(cols[23]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[24]_i_1 
       (.I0(alpha[24]),
        .I1(shift[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[24]),
        .I5(cols[24]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[25]_i_1 
       (.I0(alpha[25]),
        .I1(shift[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[25]),
        .I5(cols[25]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[26]_i_1 
       (.I0(alpha[26]),
        .I1(shift[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[26]),
        .I5(cols[26]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[27]_i_1 
       (.I0(alpha[27]),
        .I1(shift[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[27]),
        .I5(cols[27]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[28]_i_1 
       (.I0(alpha[28]),
        .I1(shift[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[28]),
        .I5(cols[28]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[29]_i_1 
       (.I0(alpha[29]),
        .I1(shift[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[29]),
        .I5(cols[29]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_9 ),
        .I1(shift[2]),
        .I2(cols[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[2]),
        .I3(alpha[2]),
        .I4(p_4_in[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[30]_i_1 
       (.I0(alpha[30]),
        .I1(shift[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[30]),
        .I5(cols[30]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[31]_i_3 
       (.I0(alpha[31]),
        .I1(shift[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[31]),
        .I5(cols[31]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_9 ),
        .I1(shift[3]),
        .I2(cols[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[3]),
        .I3(alpha[3]),
        .I4(int_ap_ready__0),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[4]_i_1 
       (.I0(alpha[4]),
        .I1(shift[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[4]),
        .I5(cols[4]),
        .O(\rdata[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[5]_i_1 
       (.I0(alpha[5]),
        .I1(shift[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[5]),
        .I5(cols[5]),
        .O(\rdata[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[6]_i_1 
       (.I0(alpha[6]),
        .I1(shift[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[6]),
        .I5(cols[6]),
        .O(\rdata[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_9 ),
        .I1(shift[7]),
        .I2(cols[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[7]),
        .I3(alpha[7]),
        .I4(p_4_in[7]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_1 
       (.I0(alpha[8]),
        .I1(shift[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(rows[8]),
        .I5(cols[8]),
        .O(\rdata[8]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_9 ),
        .I1(shift[9]),
        .I2(cols[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rows[9]),
        .I3(alpha[9]),
        .I4(interrupt),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_9 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_9 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8
   (convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    Q,
    CO,
    mOutPtr0,
    mOutPtr0_0,
    \ap_CS_fsm_reg[2]_0 ,
    mOutPtr0_1,
    mOutPtr18_out,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    \trunc_ln105_reg_206_reg[7] ,
    rev_fu_108_p2,
    ap_clk,
    ap_rst_n_inv,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    p_dst_rows_channel_empty_n,
    push_2,
    p_dst_cols_channel_empty_n,
    push_3,
    push_4,
    \mOutPtr_reg[0] ,
    int_ap_idle_i_2,
    int_ap_idle_i_2_0,
    out,
    D,
    \buf_reg_201_reg[9] ,
    if_dout,
    \height_reg_165_reg[15]_0 ,
    ap_rst_n,
    shift_c_empty_n);
  output convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  output icmp_ln104_reg_211;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output [2:0]Q;
  output [0:0]CO;
  output mOutPtr0;
  output mOutPtr0_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\trunc_ln105_reg_206_reg[7] ;
  input rev_fu_108_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input p_dst_rows_channel_empty_n;
  input push_2;
  input p_dst_cols_channel_empty_n;
  input push_3;
  input push_4;
  input \mOutPtr_reg[0] ;
  input [0:0]int_ap_idle_i_2;
  input int_ap_idle_i_2_0;
  input [15:0]out;
  input [31:0]D;
  input [9:0]\buf_reg_201_reg[9] ;
  input [31:0]if_dout;
  input [15:0]\height_reg_165_reg[15]_0 ;
  input ap_rst_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [31:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[0]_i_1__1_n_9 ;
  wire \ap_CS_fsm[2]_i_10_n_9 ;
  wire \ap_CS_fsm[2]_i_11_n_9 ;
  wire \ap_CS_fsm[2]_i_12_n_9 ;
  wire \ap_CS_fsm[2]_i_13_n_9 ;
  wire \ap_CS_fsm[2]_i_14__0_n_9 ;
  wire \ap_CS_fsm[2]_i_15__0_n_9 ;
  wire \ap_CS_fsm[2]_i_16__0_n_9 ;
  wire \ap_CS_fsm[2]_i_17__0_n_9 ;
  wire \ap_CS_fsm[2]_i_18_n_9 ;
  wire \ap_CS_fsm[2]_i_19_n_9 ;
  wire \ap_CS_fsm[2]_i_20_n_9 ;
  wire \ap_CS_fsm[2]_i_5_n_9 ;
  wire \ap_CS_fsm[2]_i_6__0_n_9 ;
  wire \ap_CS_fsm[2]_i_7__0_n_9 ;
  wire \ap_CS_fsm[2]_i_8__0_n_9 ;
  wire \ap_CS_fsm[2]_i_9__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]\buf_reg_201_reg[9] ;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_data_full_n;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18;
  wire [15:0]height_reg_165;
  wire [15:0]\height_reg_165_reg[15]_0 ;
  wire icmp_ln104_reg_211;
  wire [31:0]if_dout;
  wire [0:0]int_ap_idle_i_2;
  wire int_ap_idle_i_2_0;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire [31:0]p_shift_read_reg_155;
  wire push;
  wire push_2;
  wire push_3;
  wire push_4;
  wire rev_fu_108_p2;
  wire rev_reg_170;
  wire \row_fu_58[0]_i_3_n_9 ;
  wire [12:0]row_fu_58_reg;
  wire \row_fu_58_reg[0]_i_2_n_10 ;
  wire \row_fu_58_reg[0]_i_2_n_11 ;
  wire \row_fu_58_reg[0]_i_2_n_12 ;
  wire \row_fu_58_reg[0]_i_2_n_13 ;
  wire \row_fu_58_reg[0]_i_2_n_14 ;
  wire \row_fu_58_reg[0]_i_2_n_15 ;
  wire \row_fu_58_reg[0]_i_2_n_16 ;
  wire \row_fu_58_reg[0]_i_2_n_9 ;
  wire \row_fu_58_reg[12]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_10 ;
  wire \row_fu_58_reg[4]_i_1_n_11 ;
  wire \row_fu_58_reg[4]_i_1_n_12 ;
  wire \row_fu_58_reg[4]_i_1_n_13 ;
  wire \row_fu_58_reg[4]_i_1_n_14 ;
  wire \row_fu_58_reg[4]_i_1_n_15 ;
  wire \row_fu_58_reg[4]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_9 ;
  wire \row_fu_58_reg[8]_i_1_n_10 ;
  wire \row_fu_58_reg[8]_i_1_n_11 ;
  wire \row_fu_58_reg[8]_i_1_n_12 ;
  wire \row_fu_58_reg[8]_i_1_n_13 ;
  wire \row_fu_58_reg[8]_i_1_n_14 ;
  wire \row_fu_58_reg[8]_i_1_n_15 ;
  wire \row_fu_58_reg[8]_i_1_n_16 ;
  wire \row_fu_58_reg[8]_i_1_n_9 ;
  wire shift_c_empty_n;
  wire [31:0]sub_i377_i_reg_175;
  wire [7:0]\trunc_ln105_reg_206_reg[7] ;
  wire [15:0]width_reg_160;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF55553FFF0000)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(shift_c_empty_n),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__1_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(height_reg_165[11]),
        .I3(row_fu_58_reg[11]),
        .O(\ap_CS_fsm[2]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(height_reg_165[9]),
        .I3(row_fu_58_reg[9]),
        .O(\ap_CS_fsm[2]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(row_fu_58_reg[7]),
        .I3(height_reg_165[7]),
        .O(\ap_CS_fsm[2]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(row_fu_58_reg[5]),
        .I3(height_reg_165[5]),
        .O(\ap_CS_fsm[2]_i_14__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(row_fu_58_reg[3]),
        .I3(height_reg_165[3]),
        .O(\ap_CS_fsm[2]_i_15__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(row_fu_58_reg[1]),
        .I3(height_reg_165[1]),
        .O(\ap_CS_fsm[2]_i_16__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(height_reg_165[6]),
        .I1(row_fu_58_reg[6]),
        .I2(height_reg_165[7]),
        .I3(row_fu_58_reg[7]),
        .O(\ap_CS_fsm[2]_i_17__0_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(height_reg_165[4]),
        .I1(row_fu_58_reg[4]),
        .I2(height_reg_165[5]),
        .I3(row_fu_58_reg[5]),
        .O(\ap_CS_fsm[2]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(height_reg_165[2]),
        .I1(row_fu_58_reg[2]),
        .I2(height_reg_165[3]),
        .I3(row_fu_58_reg[3]),
        .O(\ap_CS_fsm[2]_i_19_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(height_reg_165[0]),
        .I1(row_fu_58_reg[0]),
        .I2(height_reg_165[1]),
        .I3(row_fu_58_reg[1]),
        .O(\ap_CS_fsm[2]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(height_reg_165[12]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[13]),
        .O(\ap_CS_fsm[2]_i_6__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(height_reg_165[10]),
        .I1(row_fu_58_reg[10]),
        .I2(row_fu_58_reg[11]),
        .I3(height_reg_165[11]),
        .O(\ap_CS_fsm[2]_i_7__0_n_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(height_reg_165[8]),
        .I1(row_fu_58_reg[8]),
        .I2(row_fu_58_reg[9]),
        .I3(height_reg_165[9]),
        .O(\ap_CS_fsm[2]_i_8__0_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(\ap_CS_fsm[2]_i_9__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_9 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 ,\ap_CS_fsm_reg[2]_i_2__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_9 ,\ap_CS_fsm[2]_i_6__0_n_9 ,\ap_CS_fsm[2]_i_7__0_n_9 ,\ap_CS_fsm[2]_i_8__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__0_n_9 ,\ap_CS_fsm[2]_i_10_n_9 ,\ap_CS_fsm[2]_i_11_n_9 ,\ap_CS_fsm[2]_i_12_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_9 ,\ap_CS_fsm_reg[2]_i_4__0_n_10 ,\ap_CS_fsm_reg[2]_i_4__0_n_11 ,\ap_CS_fsm_reg[2]_i_4__0_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_9 ,\ap_CS_fsm[2]_i_14__0_n_9 ,\ap_CS_fsm[2]_i_15__0_n_9 ,\ap_CS_fsm[2]_i_16__0_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__0_n_9 ,\ap_CS_fsm[2]_i_18_n_9 ,\ap_CS_fsm[2]_i_19_n_9 ,\ap_CS_fsm[2]_i_20_n_9 }));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_3__0
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push_2),
        .O(mOutPtr0));
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__2
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push_3),
        .O(mOutPtr0_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80
       (.CO(CO),
        .D({grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17,grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18}),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_reg_201_reg[9]_0 (\buf_reg_201_reg[9] ),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .\icmp_ln104_reg_211[0]_i_18_0 (sub_i377_i_reg_175),
        .\icmp_ln104_reg_211[0]_i_21_0 (p_shift_read_reg_155),
        .icmp_ln81_fu_111_p2_carry__0_0(width_reg_160),
        .mOutPtr0_1(mOutPtr0_1),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push),
        .push_4(push_4),
        .rev_reg_170(rev_reg_170),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7]_0 (\trunc_ln105_reg_206_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12),
        .Q(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \height_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [0]),
        .Q(height_reg_165[0]),
        .R(1'b0));
  FDRE \height_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [10]),
        .Q(height_reg_165[10]),
        .R(1'b0));
  FDRE \height_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [11]),
        .Q(height_reg_165[11]),
        .R(1'b0));
  FDRE \height_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [12]),
        .Q(height_reg_165[12]),
        .R(1'b0));
  FDRE \height_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [13]),
        .Q(height_reg_165[13]),
        .R(1'b0));
  FDRE \height_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [14]),
        .Q(height_reg_165[14]),
        .R(1'b0));
  FDRE \height_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [15]),
        .Q(height_reg_165[15]),
        .R(1'b0));
  FDRE \height_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [1]),
        .Q(height_reg_165[1]),
        .R(1'b0));
  FDRE \height_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [2]),
        .Q(height_reg_165[2]),
        .R(1'b0));
  FDRE \height_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [3]),
        .Q(height_reg_165[3]),
        .R(1'b0));
  FDRE \height_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [4]),
        .Q(height_reg_165[4]),
        .R(1'b0));
  FDRE \height_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [5]),
        .Q(height_reg_165[5]),
        .R(1'b0));
  FDRE \height_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [6]),
        .Q(height_reg_165[6]),
        .R(1'b0));
  FDRE \height_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [7]),
        .Q(height_reg_165[7]),
        .R(1'b0));
  FDRE \height_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [8]),
        .Q(height_reg_165[8]),
        .R(1'b0));
  FDRE \height_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [9]),
        .Q(height_reg_165[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_idle_i_4
       (.I0(Q[0]),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(int_ap_idle_i_2),
        .I4(int_ap_idle_i_2_0),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_shift_read_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[0]),
        .Q(p_shift_read_reg_155[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[10]),
        .Q(p_shift_read_reg_155[10]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[11]),
        .Q(p_shift_read_reg_155[11]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[12]),
        .Q(p_shift_read_reg_155[12]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[13]),
        .Q(p_shift_read_reg_155[13]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[14]),
        .Q(p_shift_read_reg_155[14]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[15]),
        .Q(p_shift_read_reg_155[15]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[16]),
        .Q(p_shift_read_reg_155[16]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[17]),
        .Q(p_shift_read_reg_155[17]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[18]),
        .Q(p_shift_read_reg_155[18]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[19]),
        .Q(p_shift_read_reg_155[19]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[1]),
        .Q(p_shift_read_reg_155[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[20]),
        .Q(p_shift_read_reg_155[20]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[21]),
        .Q(p_shift_read_reg_155[21]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[22]),
        .Q(p_shift_read_reg_155[22]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[23]),
        .Q(p_shift_read_reg_155[23]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[24]),
        .Q(p_shift_read_reg_155[24]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[25]),
        .Q(p_shift_read_reg_155[25]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[26]),
        .Q(p_shift_read_reg_155[26]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[27]),
        .Q(p_shift_read_reg_155[27]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[28]),
        .Q(p_shift_read_reg_155[28]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[29]),
        .Q(p_shift_read_reg_155[29]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[2]),
        .Q(p_shift_read_reg_155[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[30]),
        .Q(p_shift_read_reg_155[30]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[31]),
        .Q(p_shift_read_reg_155[31]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[3]),
        .Q(p_shift_read_reg_155[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[4]),
        .Q(p_shift_read_reg_155[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[5]),
        .Q(p_shift_read_reg_155[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[6]),
        .Q(p_shift_read_reg_155[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[7]),
        .Q(p_shift_read_reg_155[7]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[8]),
        .Q(p_shift_read_reg_155[8]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(if_dout[9]),
        .Q(p_shift_read_reg_155[9]),
        .R(1'b0));
  FDRE \rev_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(rev_fu_108_p2),
        .Q(rev_reg_170),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_58[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_58[0]_i_3 
       (.I0(row_fu_58_reg[0]),
        .O(\row_fu_58[0]_i_3_n_9 ));
  FDRE \row_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_16 ),
        .Q(row_fu_58_reg[0]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_58_reg[0]_i_2_n_9 ,\row_fu_58_reg[0]_i_2_n_10 ,\row_fu_58_reg[0]_i_2_n_11 ,\row_fu_58_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_58_reg[0]_i_2_n_13 ,\row_fu_58_reg[0]_i_2_n_14 ,\row_fu_58_reg[0]_i_2_n_15 ,\row_fu_58_reg[0]_i_2_n_16 }),
        .S({row_fu_58_reg[3:1],\row_fu_58[0]_i_3_n_9 }));
  FDRE \row_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_14 ),
        .Q(row_fu_58_reg[10]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_13 ),
        .Q(row_fu_58_reg[11]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[12]_i_1_n_16 ),
        .Q(row_fu_58_reg[12]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[12]_i_1 
       (.CI(\row_fu_58_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_58_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_58_reg[12]}));
  FDRE \row_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_15 ),
        .Q(row_fu_58_reg[1]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_14 ),
        .Q(row_fu_58_reg[2]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_13 ),
        .Q(row_fu_58_reg[3]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_16 ),
        .Q(row_fu_58_reg[4]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[4]_i_1 
       (.CI(\row_fu_58_reg[0]_i_2_n_9 ),
        .CO({\row_fu_58_reg[4]_i_1_n_9 ,\row_fu_58_reg[4]_i_1_n_10 ,\row_fu_58_reg[4]_i_1_n_11 ,\row_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[4]_i_1_n_13 ,\row_fu_58_reg[4]_i_1_n_14 ,\row_fu_58_reg[4]_i_1_n_15 ,\row_fu_58_reg[4]_i_1_n_16 }),
        .S(row_fu_58_reg[7:4]));
  FDRE \row_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_15 ),
        .Q(row_fu_58_reg[5]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_14 ),
        .Q(row_fu_58_reg[6]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_13 ),
        .Q(row_fu_58_reg[7]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_16 ),
        .Q(row_fu_58_reg[8]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[8]_i_1 
       (.CI(\row_fu_58_reg[4]_i_1_n_9 ),
        .CO({\row_fu_58_reg[8]_i_1_n_9 ,\row_fu_58_reg[8]_i_1_n_10 ,\row_fu_58_reg[8]_i_1_n_11 ,\row_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[8]_i_1_n_13 ,\row_fu_58_reg[8]_i_1_n_14 ,\row_fu_58_reg[8]_i_1_n_15 ,\row_fu_58_reg[8]_i_1_n_16 }),
        .S(row_fu_58_reg[11:8]));
  FDRE \row_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_15 ),
        .Q(row_fu_58_reg[9]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \sub_i377_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[0]),
        .Q(sub_i377_i_reg_175[0]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[10]),
        .Q(sub_i377_i_reg_175[10]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[11]),
        .Q(sub_i377_i_reg_175[11]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[12]),
        .Q(sub_i377_i_reg_175[12]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[13]),
        .Q(sub_i377_i_reg_175[13]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[14]),
        .Q(sub_i377_i_reg_175[14]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[15]),
        .Q(sub_i377_i_reg_175[15]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[16]),
        .Q(sub_i377_i_reg_175[16]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[17]),
        .Q(sub_i377_i_reg_175[17]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[18]),
        .Q(sub_i377_i_reg_175[18]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[19]),
        .Q(sub_i377_i_reg_175[19]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[1]),
        .Q(sub_i377_i_reg_175[1]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[20]),
        .Q(sub_i377_i_reg_175[20]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[21]),
        .Q(sub_i377_i_reg_175[21]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[22]),
        .Q(sub_i377_i_reg_175[22]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[23]),
        .Q(sub_i377_i_reg_175[23]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[24]),
        .Q(sub_i377_i_reg_175[24]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[25]),
        .Q(sub_i377_i_reg_175[25]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[26]),
        .Q(sub_i377_i_reg_175[26]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[27]),
        .Q(sub_i377_i_reg_175[27]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[28]),
        .Q(sub_i377_i_reg_175[28]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[29]),
        .Q(sub_i377_i_reg_175[29]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[2]),
        .Q(sub_i377_i_reg_175[2]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[30]),
        .Q(sub_i377_i_reg_175[30]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[31]),
        .Q(sub_i377_i_reg_175[31]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[3]),
        .Q(sub_i377_i_reg_175[3]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[4]),
        .Q(sub_i377_i_reg_175[4]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[5]),
        .Q(sub_i377_i_reg_175[5]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[6]),
        .Q(sub_i377_i_reg_175[6]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[7]),
        .Q(sub_i377_i_reg_175[7]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[8]),
        .Q(sub_i377_i_reg_175[8]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(D[9]),
        .Q(sub_i377_i_reg_175[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \width_reg_160[15]_i_1 
       (.I0(Q[0]),
        .I1(shift_c_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .O(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[12]),
        .Q(width_reg_160[12]),
        .R(1'b0));
  FDRE \width_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[13]),
        .Q(width_reg_160[13]),
        .R(1'b0));
  FDRE \width_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[14]),
        .Q(width_reg_160[14]),
        .R(1'b0));
  FDRE \width_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[15]),
        .Q(width_reg_160[15]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
   (icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    mOutPtr0_1,
    mOutPtr18_out,
    push,
    D,
    \trunc_ln105_reg_206_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    push_4,
    \mOutPtr_reg[0] ,
    icmp_ln81_fu_111_p2_carry__0_0,
    \icmp_ln104_reg_211[0]_i_18_0 ,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n,
    \buf_reg_201_reg[9]_0 ,
    \icmp_ln104_reg_211[0]_i_21_0 ,
    rev_reg_170);
  output icmp_ln104_reg_211;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output mOutPtr0_1;
  output mOutPtr18_out;
  output push;
  output [1:0]D;
  output [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input push_4;
  input \mOutPtr_reg[0] ;
  input [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  input [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;
  input [9:0]\buf_reg_201_reg[9]_0 ;
  input [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  input rev_reg_170;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]buf_reg_201;
  wire [9:0]\buf_reg_201_reg[9]_0 ;
  wire [12:0]col_6_fu_117_p2;
  wire \col_fu_58_reg_n_9_[0] ;
  wire \col_fu_58_reg_n_9_[10] ;
  wire \col_fu_58_reg_n_9_[11] ;
  wire \col_fu_58_reg_n_9_[12] ;
  wire \col_fu_58_reg_n_9_[1] ;
  wire \col_fu_58_reg_n_9_[2] ;
  wire \col_fu_58_reg_n_9_[3] ;
  wire \col_fu_58_reg_n_9_[4] ;
  wire \col_fu_58_reg_n_9_[5] ;
  wire \col_fu_58_reg_n_9_[6] ;
  wire \col_fu_58_reg_n_9_[7] ;
  wire \col_fu_58_reg_n_9_[8] ;
  wire \col_fu_58_reg_n_9_[9] ;
  wire dst_1_data_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire icmp_ln104_fu_162_p2;
  wire icmp_ln104_reg_211;
  wire \icmp_ln104_reg_211[0]_i_10_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_11_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_12_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_13_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_14_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_15_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_16_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_17_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  wire \icmp_ln104_reg_211[0]_i_18_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_19_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_20_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  wire \icmp_ln104_reg_211[0]_i_21_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_22_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_23_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_24_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_25_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_26_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_27_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_28_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_2_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_3_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_4_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_5_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_6_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_7_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_8_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_9_n_9 ;
  wire icmp_ln81_fu_111_p2;
  wire [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  wire icmp_ln81_fu_111_p2_carry__0_i_1_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_i_5_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_n_10;
  wire icmp_ln81_fu_111_p2_carry__0_n_11;
  wire icmp_ln81_fu_111_p2_carry__0_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_10;
  wire icmp_ln81_fu_111_p2_carry_n_11;
  wire icmp_ln81_fu_111_p2_carry_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_9;
  wire mOutPtr0_1;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_4;
  wire rev_reg_170;
  wire shift_c_empty_n;
  wire \trunc_ln105_reg_206[0]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_6_n_9 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .I4(Q[2]),
        .O(push));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAFA8808)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAEA2FFA2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(dst_1_data_full_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \buf_reg_201[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(dst_1_data_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \buf_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [0]),
        .Q(buf_reg_201[0]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [1]),
        .Q(buf_reg_201[1]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [2]),
        .Q(buf_reg_201[2]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [3]),
        .Q(buf_reg_201[3]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [4]),
        .Q(buf_reg_201[4]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [5]),
        .Q(buf_reg_201[5]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [6]),
        .Q(buf_reg_201[6]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [7]),
        .Q(buf_reg_201[7]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [8]),
        .Q(buf_reg_201[8]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_reg_201_reg[9]_0 [9]),
        .Q(buf_reg_201[9]),
        .R(1'b0));
  FDRE \col_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[0]),
        .Q(\col_fu_58_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[10]),
        .Q(\col_fu_58_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[11]),
        .Q(\col_fu_58_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[12]),
        .Q(\col_fu_58_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[1]),
        .Q(\col_fu_58_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[2]),
        .Q(\col_fu_58_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[3]),
        .Q(\col_fu_58_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[4]),
        .Q(\col_fu_58_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[5]),
        .Q(\col_fu_58_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[6]),
        .Q(\col_fu_58_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[7]),
        .Q(\col_fu_58_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[8]),
        .Q(\col_fu_58_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(col_6_fu_117_p2[9]),
        .Q(\col_fu_58_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .E(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_58_reg[12] (col_6_fu_117_p2),
        .\col_fu_58_reg[12]_0 ({\col_fu_58_reg_n_9_[12] ,\col_fu_58_reg_n_9_[11] ,\col_fu_58_reg_n_9_[10] ,\col_fu_58_reg_n_9_[9] ,\col_fu_58_reg_n_9_[8] ,\col_fu_58_reg_n_9_[7] ,\col_fu_58_reg_n_9_[6] ,\col_fu_58_reg_n_9_[5] ,\col_fu_58_reg_n_9_[4] ,\col_fu_58_reg_n_9_[3] ,\col_fu_58_reg_n_9_[2] ,\col_fu_58_reg_n_9_[1] ,\col_fu_58_reg_n_9_[0] }),
        .\col_fu_58_reg[12]_1 (ap_enable_reg_pp0_iter3_reg_0),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(icmp_ln81_fu_111_p2),
        .icmp_ln81_fu_111_p2_carry__0(icmp_ln81_fu_111_p2_carry__0_0[13:0]),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .shift_c_empty_n(shift_c_empty_n),
        .\width_reg_160_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\width_reg_160_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    \icmp_ln104_reg_211[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_3_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_6_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(icmp_ln104_fu_162_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \icmp_ln104_reg_211[0]_i_10 
       (.I0(buf_reg_201[4]),
        .I1(buf_reg_201[3]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I5(\icmp_ln104_reg_211[0]_i_22_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \icmp_ln104_reg_211[0]_i_11 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \icmp_ln104_reg_211[0]_i_12 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\icmp_ln104_reg_211[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \icmp_ln104_reg_211[0]_i_13 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[5]),
        .O(\icmp_ln104_reg_211[0]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln104_reg_211[0]_i_14 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[7]),
        .O(\icmp_ln104_reg_211[0]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \icmp_ln104_reg_211[0]_i_15 
       (.I0(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .O(\icmp_ln104_reg_211[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_16 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [30]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [10]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [24]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [13]),
        .O(\icmp_ln104_reg_211[0]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln104_reg_211[0]_i_17 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [12]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [25]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [26]),
        .I4(\icmp_ln104_reg_211[0]_i_23_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_18 
       (.I0(\icmp_ln104_reg_211[0]_i_24_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_25_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [4]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [17]),
        .O(\icmp_ln104_reg_211[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_19 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [15]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [13]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [11]),
        .O(\icmp_ln104_reg_211[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'hF7F7FFFFF7F7FFF0)) 
    \icmp_ln104_reg_211[0]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_10_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_20 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [10]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [12]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [21]),
        .I4(\icmp_ln104_reg_211[0]_i_26_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_21 
       (.I0(\icmp_ln104_reg_211[0]_i_27_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_28_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [27]),
        .O(\icmp_ln104_reg_211[0]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A80)) 
    \icmp_ln104_reg_211[0]_i_22 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I1(buf_reg_201[0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[8]),
        .I4(buf_reg_201[7]),
        .I5(buf_reg_201[6]),
        .O(\icmp_ln104_reg_211[0]_i_22_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_23 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [28]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [21]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [20]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [15]),
        .O(\icmp_ln104_reg_211[0]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_24 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [6]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [14]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [27]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [18]),
        .I5(rev_reg_170),
        .O(\icmp_ln104_reg_211[0]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_25 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [11]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [19]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [9]),
        .O(\icmp_ln104_reg_211[0]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_26 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [26]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [24]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [30]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [19]),
        .O(\icmp_ln104_reg_211[0]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln104_reg_211[0]_i_27 
       (.I0(rev_reg_170),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [4]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [25]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [18]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [20]),
        .O(\icmp_ln104_reg_211[0]_i_27_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_28 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [16]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [28]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [14]),
        .O(\icmp_ln104_reg_211[0]_i_28_n_9 ));
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    \icmp_ln104_reg_211[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_14_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\icmp_ln104_reg_211[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFF0F0D0D0)) 
    \icmp_ln104_reg_211[0]_i_4 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_15_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .O(\icmp_ln104_reg_211[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln104_reg_211[0]_i_5 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [16]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_16_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_17_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFEEFFEFFFEF)) 
    \icmp_ln104_reg_211[0]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_7 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [17]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_19_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_20_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_21_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_8 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[7]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .O(\icmp_ln104_reg_211[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_9 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .O(\icmp_ln104_reg_211[0]_i_9_n_9 ));
  FDRE \icmp_ln104_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln104_fu_162_p2),
        .Q(icmp_ln104_reg_211),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_111_p2_carry_n_9,icmp_ln81_fu_111_p2_carry_n_10,icmp_ln81_fu_111_p2_carry_n_11,icmp_ln81_fu_111_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry__0
       (.CI(icmp_ln81_fu_111_p2_carry_n_9),
        .CO({icmp_ln81_fu_111_p2,icmp_ln81_fu_111_p2_carry__0_n_10,icmp_ln81_fu_111_p2_carry__0_n_11,icmp_ln81_fu_111_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln81_fu_111_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .O(NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln81_fu_111_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln81_fu_111_p2_carry__0_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln81_fu_111_p2_carry__0_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(push_4),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h2A22AAAAAAAAAAAA)) 
    \mOutPtr[1]_i_2__0 
       (.I0(push_4),
        .I1(Q[2]),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q[2]),
        .I1(dst_1_data_full_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(push_4),
        .O(mOutPtr0_1));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \trunc_ln105_reg_206[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_206[0]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I3(\trunc_ln105_reg_206[0]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_206[0]_i_2 
       (.I0(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I4(\trunc_ln105_reg_206[0]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \trunc_ln105_reg_206[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[0]_i_4 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[0]),
        .O(\trunc_ln105_reg_206[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[1]_i_1 
       (.I0(\trunc_ln105_reg_206[1]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \trunc_ln105_reg_206[1]_i_2 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[1]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[1]_i_3 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[1]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[1]_i_4 
       (.I0(buf_reg_201[5]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[1]),
        .O(\trunc_ln105_reg_206[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \trunc_ln105_reg_206[2]_i_1 
       (.I0(\trunc_ln105_reg_206[2]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \trunc_ln105_reg_206[2]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[2]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[2]_i_4 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[3]_i_1 
       (.I0(\trunc_ln105_reg_206[3]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[3]_i_2 
       (.I0(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[3]_i_3 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[5]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[3]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[3]_i_4 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[3]_i_5 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[4]_i_1 
       (.I0(\trunc_ln105_reg_206[4]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[4]_i_2 
       (.I0(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[4]_i_3 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[4]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[4]_i_4 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[5]_i_1 
       (.I0(\trunc_ln105_reg_206[5]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[5]_i_2 
       (.I0(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[5]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[5]_i_4 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[5]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \trunc_ln105_reg_206[5]_i_5 
       (.I0(buf_reg_201[2]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[0]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF2070)) 
    \trunc_ln105_reg_206[6]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I4(\trunc_ln105_reg_206[6]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \trunc_ln105_reg_206[6]_i_2 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(buf_reg_201[5]),
        .O(\trunc_ln105_reg_206[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[6]_i_3 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \trunc_ln105_reg_206[7]_i_1 
       (.I0(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_206[7]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFDDFFFFCFDD0000)) 
    \trunc_ln105_reg_206[7]_i_2 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \trunc_ln105_reg_206[7]_i_3 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h02020232)) 
    \trunc_ln105_reg_206[7]_i_4 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I3(\trunc_ln105_reg_206[7]_i_6_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .O(\trunc_ln105_reg_206[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[7]_i_5 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[7]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[7]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \trunc_ln105_reg_206[7]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[8]),
        .O(\trunc_ln105_reg_206[7]_i_6_n_9 ));
  FDRE \trunc_ln105_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[0]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[1]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[2]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[3]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[4]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[5]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[6]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln105_reg_206[7]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w16_d2_S
   (\mOutPtr_reg[0]_0 ,
    p_dst_data_empty_n,
    p_dst_data_full_n,
    \SRL_SIG_reg[1][9] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr18_out,
    mOutPtr0,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output p_dst_data_empty_n;
  output p_dst_data_full_n;
  output [9:0]\SRL_SIG_reg[1][9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]\SRL_SIG_reg[1][9] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_9;
  wire full_n_i_1__9_n_9;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_1__9_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w16_d2_S_ShiftReg U_sobel_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .\buf_reg_201_reg[0] (\mOutPtr_reg_n_9_[1] ),
        .\buf_reg_201_reg[9] (\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__9
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr0),
        .I4(p_dst_data_empty_n),
        .O(empty_n_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_9),
        .Q(p_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(p_dst_data_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(p_dst_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr18_out),
        .I2(mOutPtr0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w16_d2_S_ShiftReg
   (\SRL_SIG_reg[1][9]_0 ,
    E,
    D,
    ap_clk,
    \buf_reg_201_reg[9] ,
    \buf_reg_201_reg[0] );
  output [9:0]\SRL_SIG_reg[1][9]_0 ;
  input [0:0]E;
  input [9:0]D;
  input ap_clk;
  input \buf_reg_201_reg[9] ;
  input \buf_reg_201_reg[0] ;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]\SRL_SIG_reg[1][9]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \buf_reg_201_reg[0] ;
  wire \buf_reg_201_reg[9] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \buf_reg_201[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\buf_reg_201_reg[9] ),
        .I3(\buf_reg_201_reg[0] ),
        .O(\SRL_SIG_reg[1][9]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w24_d2_S
   (in_mat_data_empty_n,
    in_mat_data_full_n,
    ap_block_pp0_stage0_subdone,
    d1,
    \mOutPtr_reg[0]_0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_0,
    push,
    pop,
    \mOutPtr_reg[0]_1 ,
    D);
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [23:0]d1;
  output \mOutPtr_reg[0]_0 ;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_0;
  input push;
  input pop;
  input \mOutPtr_reg[0]_1 ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire empty_n_i_1__16_n_9;
  wire full_n_i_1__16_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire \mOutPtr[1]_i_1__10_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [23:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire pop;
  wire push;
  wire ram_reg_2;
  wire ram_reg_2_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w24_d2_S_ShiftReg U_sobel_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cmp_i_i603_i_reg_614(cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .d1(d1),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .push(push),
        .ram_reg_0(\mOutPtr_reg_n_9_[1] ),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(\mOutPtr_reg[0]_0 ),
        .ram_reg_2_1(ram_reg_2_0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFFB2222)) 
    empty_n_i_1__16
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(in_mat_data_empty_n),
        .O(empty_n_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_9),
        .Q(in_mat_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFD4444)) 
    full_n_i_1__16
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(in_mat_data_full_n),
        .O(full_n_i_1__16_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_9),
        .Q(in_mat_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__10 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w24_d2_S_ShiftReg
   (d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_2,
    ram_reg_0,
    ram_reg_2_0,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_1,
    push,
    D,
    ap_clk);
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\mOutPtr_reg[1] ;
  input ram_reg_2;
  input ram_reg_0;
  input ram_reg_2_0;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_1;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire [23:0]\mOutPtr_reg[1] ;
  wire push;
  wire ram_reg_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_10__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_11__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_20__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(\mOutPtr_reg[1] [8]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [7]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [6]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [5]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [4]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_0_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(\SRL_SIG_reg[1]_1 [16]),
        .O(\mOutPtr_reg[1] [16]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .O(\mOutPtr_reg[1] [15]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .O(\mOutPtr_reg[1] [14]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .O(\mOutPtr_reg[1] [13]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [12]),
        .O(\mOutPtr_reg[1] [12]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(\mOutPtr_reg[1] [11]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_7__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .O(\mOutPtr_reg[1] [10]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_8__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(\SRL_SIG_reg[1]_1 [9]),
        .O(\mOutPtr_reg[1] [9]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_1_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_1_i_9__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .O(\mOutPtr_reg[1] [17]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .O(\mOutPtr_reg[1] [23]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_2__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .I4(\SRL_SIG_reg[1]_1 [22]),
        .O(\mOutPtr_reg[1] [22]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_3__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .O(\mOutPtr_reg[1] [21]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_4__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .O(\mOutPtr_reg[1] [20]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_5__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .O(\mOutPtr_reg[1] [19]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h8888080080880000)) 
    ram_reg_2_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(ram_reg_0),
        .I3(ram_reg_2_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [18]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_2_i_6__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0),
        .I2(ram_reg_2_0),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(\SRL_SIG_reg[1]_1 [18]),
        .O(\mOutPtr_reg[1] [18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S
   (S,
    Q,
    \SRL_SIG_reg[0][11] ,
    addr,
    \SRL_SIG_reg[0][14] ,
    DI,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][30] ,
    empty_n_reg_0,
    in_mat_cols_c15_channel_empty_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg,
    ap_sync_channel_write_in_mat_cols_c15_channel,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][30]_0 ,
    D,
    icmp_ln81_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry_0,
    icmp_ln81_fu_107_p2_carry_1,
    icmp_ln81_fu_107_p2_carry_2,
    icmp_ln81_fu_107_p2_carry__0_0,
    icmp_ln81_fu_107_p2_carry__0_1,
    in_mat_rows_c14_channel_empty_n,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    dst_1_rows_channel_full_n,
    Block_entry2_proc_U0_ap_start,
    \SRL_SIG_reg[0][31] ,
    empty_n_reg_1,
    CO,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [3:0]S;
  output [5:0]Q;
  output [5:0]\SRL_SIG_reg[0][11] ;
  output addr;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][30] ;
  output empty_n_reg_0;
  output in_mat_cols_c15_channel_empty_n;
  output ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg;
  output ap_sync_channel_write_in_mat_cols_c15_channel;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [15:0]D;
  input [5:0]icmp_ln81_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln81_fu_107_p2_carry;
  input icmp_ln81_fu_107_p2_carry_0;
  input icmp_ln81_fu_107_p2_carry_1;
  input icmp_ln81_fu_107_p2_carry_2;
  input icmp_ln81_fu_107_p2_carry__0_0;
  input icmp_ln81_fu_107_p2_carry__0_1;
  input in_mat_rows_c14_channel_empty_n;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input dst_1_rows_channel_full_n;
  input Block_entry2_proc_U0_ap_start;
  input \SRL_SIG_reg[0][31] ;
  input [0:0]empty_n_reg_1;
  input [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11] ;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][30] ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire addr;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__6_n_9;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__6_n_9;
  wire full_n_reg_0;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry_0;
  wire icmp_ln81_fu_107_p2_carry_1;
  wire icmp_ln81_fu_107_p2_carry_2;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0;
  wire icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_9 ;
  wire \mOutPtr[1]_i_1__6_n_9 ;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_15 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .icmp_ln81_fu_107_p2_carry(addr),
        .icmp_ln81_fu_107_p2_carry_0(icmp_ln81_fu_107_p2_carry),
        .icmp_ln81_fu_107_p2_carry_1(icmp_ln81_fu_107_p2_carry_0),
        .icmp_ln81_fu_107_p2_carry_2(icmp_ln81_fu_107_p2_carry_1),
        .icmp_ln81_fu_107_p2_carry_3(icmp_ln81_fu_107_p2_carry_2),
        .icmp_ln81_fu_107_p2_carry__0(icmp_ln81_fu_107_p2_carry__0),
        .icmp_ln81_fu_107_p2_carry__0_0(icmp_ln81_fu_107_p2_carry__0_0),
        .icmp_ln81_fu_107_p2_carry__0_1(icmp_ln81_fu_107_p2_carry__0_1),
        .if_din(if_din),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_6
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(dst_1_rows_channel_full_n),
        .I4(Block_entry2_proc_U0_ap_start),
        .I5(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_channel_write_in_mat_cols_c15_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_1),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(in_mat_cols_c15_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(in_mat_cols_c15_channel_full_n),
        .O(full_n_i_1__6_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(in_mat_cols_c15_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln81_fu_107_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__6 
       (.I0(empty_n_reg_1),
        .I1(CO),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_1
   (in_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_cols_c_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    push,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_cols_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_cols_c_full_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_rows_c_empty_n;
  input push;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__8_n_9;
  wire full_n_i_1__8_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_9 ;
  wire \mOutPtr[1]_i_1__8_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_14 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(in_mat_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_cols_c_empty_n),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__8_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(in_mat_cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_2
   (D,
    CO,
    empty_n_reg_0,
    in_mat_rows_c14_channel_empty_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg,
    ap_sync_channel_write_in_mat_rows_c14_channel,
    out,
    in_mat_cols_c15_channel_empty_n,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    p_dst_rows_channel_full_n,
    Block_entry2_proc_U0_ap_start,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg_0;
  output in_mat_rows_c14_channel_empty_n;
  output ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg;
  output ap_sync_channel_write_in_mat_rows_c14_channel;
  input [11:0]out;
  input in_mat_cols_c15_channel_empty_n;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input p_dst_rows_channel_full_n;
  input Block_entry2_proc_U0_ap_start;
  input \SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][31] ;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29;
  wire U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30;
  wire addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_9;
  wire full_n_reg_0;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire p_dst_rows_channel_full_n;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_13 U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg(empty_n_reg_0),
        .if_din(if_din),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .\mOutPtr_reg[1] (U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .out(out),
        .push(push),
        .start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(in_mat_rows_c14_channel_empty_n),
        .start_once_reg_reg_0(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_5
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I3(p_dst_rows_channel_full_n),
        .I4(Block_entry2_proc_U0_ap_start),
        .I5(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(\SRL_SIG_reg[0][31] ),
        .O(ap_sync_channel_write_in_mat_rows_c14_channel));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30),
        .Q(in_mat_rows_c14_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_rows_c14_channel_empty_n),
        .I5(in_mat_rows_c14_channel_full_n),
        .O(full_n_i_1__5_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(in_mat_rows_c14_channel_full_n),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_3
   (in_mat_rows_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    in_mat_rows_c_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    in_mat_cols_c_empty_n,
    push,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output in_mat_rows_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output in_mat_rows_c_full_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_cols_c_empty_n;
  input push;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_9;
  wire full_n_i_1__7_n_9;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_9 ;
  wire \mOutPtr[1]_i_1__7_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg U_sobel_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(in_mat_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_rows_c_empty_n),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__7_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(in_mat_rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_rows_c_empty_n),
        .I3(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_73[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_13
   (D,
    CO,
    empty_n_reg,
    \ap_CS_fsm_reg[1] ,
    push,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    addr,
    out,
    mOutPtr,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg_reg,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg_0,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    \SRL_SIG_reg[0][31]_0 ,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [15:0]D;
  output [0:0]CO;
  output empty_n_reg;
  output \ap_CS_fsm_reg[1] ;
  output push;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[1] ;
  input addr;
  input [11:0]out;
  input [1:0]mOutPtr;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg_reg;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg_0;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input \SRL_SIG_reg[0][31]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire \ap_CS_fsm[2]_i_10__0_n_9 ;
  wire \ap_CS_fsm[2]_i_11__0_n_9 ;
  wire \ap_CS_fsm[2]_i_12__0_n_9 ;
  wire \ap_CS_fsm[2]_i_14_n_9 ;
  wire \ap_CS_fsm[2]_i_15_n_9 ;
  wire \ap_CS_fsm[2]_i_16_n_9 ;
  wire \ap_CS_fsm[2]_i_17_n_9 ;
  wire \ap_CS_fsm[2]_i_18__0_n_9 ;
  wire \ap_CS_fsm[2]_i_19__0_n_9 ;
  wire \ap_CS_fsm[2]_i_20__0_n_9 ;
  wire \ap_CS_fsm[2]_i_21_n_9 ;
  wire \ap_CS_fsm[2]_i_23_n_9 ;
  wire \ap_CS_fsm[2]_i_24_n_9 ;
  wire \ap_CS_fsm[2]_i_25_n_9 ;
  wire \ap_CS_fsm[2]_i_26_n_9 ;
  wire \ap_CS_fsm[2]_i_27_n_9 ;
  wire \ap_CS_fsm[2]_i_28_n_9 ;
  wire \ap_CS_fsm[2]_i_29_n_9 ;
  wire \ap_CS_fsm[2]_i_30_n_9 ;
  wire \ap_CS_fsm[2]_i_31_n_9 ;
  wire \ap_CS_fsm[2]_i_32_n_9 ;
  wire \ap_CS_fsm[2]_i_33_n_9 ;
  wire \ap_CS_fsm[2]_i_34_n_9 ;
  wire \ap_CS_fsm[2]_i_35_n_9 ;
  wire \ap_CS_fsm[2]_i_36_n_9 ;
  wire \ap_CS_fsm[2]_i_37_n_9 ;
  wire \ap_CS_fsm[2]_i_38_n_9 ;
  wire \ap_CS_fsm[2]_i_5__0_n_9 ;
  wire \ap_CS_fsm[2]_i_6_n_9 ;
  wire \ap_CS_fsm[2]_i_7_n_9 ;
  wire \ap_CS_fsm[2]_i_8_n_9 ;
  wire \ap_CS_fsm[2]_i_9_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2]_i_13_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_9 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [11:0]out;
  wire push;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [0:0]start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(in_mat_rows_c14_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I2(\SRL_SIG_reg[0][31]_0 ),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_10__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_11__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_12__0_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_16_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_18__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_19__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_20__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_24_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(D[11]),
        .O(\ap_CS_fsm[2]_i_25_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(out[8]),
        .I4(out[9]),
        .I5(D[9]),
        .O(\ap_CS_fsm[2]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_27_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_28_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(out[10]),
        .I4(D[11]),
        .I5(out[11]),
        .O(\ap_CS_fsm[2]_i_29_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(out[8]),
        .I4(D[9]),
        .I5(out[9]),
        .O(\ap_CS_fsm[2]_i_30_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(D[7]),
        .O(\ap_CS_fsm[2]_i_31_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(D[5]),
        .O(\ap_CS_fsm[2]_i_32_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(D[3]),
        .O(\ap_CS_fsm[2]_i_33_n_9 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(D[1]),
        .O(\ap_CS_fsm[2]_i_34_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(out[6]),
        .I4(D[7]),
        .I5(out[7]),
        .O(\ap_CS_fsm[2]_i_35_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(out[4]),
        .I4(D[5]),
        .I5(out[5]),
        .O(\ap_CS_fsm[2]_i_36_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(out[2]),
        .I4(D[3]),
        .I5(out[3]),
        .O(\ap_CS_fsm[2]_i_37_n_9 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(out[0]),
        .I4(D[1]),
        .I5(out[1]),
        .O(\ap_CS_fsm[2]_i_38_n_9 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_5__0_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_9 ,\ap_CS_fsm_reg[2]_i_13_n_10 ,\ap_CS_fsm_reg[2]_i_13_n_11 ,\ap_CS_fsm_reg[2]_i_13_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_9 ,\ap_CS_fsm[2]_i_24_n_9 ,\ap_CS_fsm[2]_i_25_n_9 ,\ap_CS_fsm[2]_i_26_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_9 ,\ap_CS_fsm[2]_i_28_n_9 ,\ap_CS_fsm[2]_i_29_n_9 ,\ap_CS_fsm[2]_i_30_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 ,\ap_CS_fsm_reg[2]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5__0_n_9 ,\ap_CS_fsm[2]_i_6_n_9 ,\ap_CS_fsm[2]_i_7_n_9 ,\ap_CS_fsm[2]_i_8_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_9 ,\ap_CS_fsm[2]_i_10__0_n_9 ,\ap_CS_fsm[2]_i_11__0_n_9 ,\ap_CS_fsm[2]_i_12__0_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_9 ,\ap_CS_fsm_reg[2]_i_22_n_10 ,\ap_CS_fsm_reg[2]_i_22_n_11 ,\ap_CS_fsm_reg[2]_i_22_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_9 ,\ap_CS_fsm[2]_i_32_n_9 ,\ap_CS_fsm[2]_i_33_n_9 ,\ap_CS_fsm[2]_i_34_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_9 ,\ap_CS_fsm[2]_i_36_n_9 ,\ap_CS_fsm[2]_i_37_n_9 ,\ap_CS_fsm[2]_i_38_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_9 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_9 ,\ap_CS_fsm_reg[2]_i_4_n_10 ,\ap_CS_fsm_reg[2]_i_4_n_11 ,\ap_CS_fsm_reg[2]_i_4_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_9 ,\ap_CS_fsm[2]_i_15_n_9 ,\ap_CS_fsm[2]_i_16_n_9 ,\ap_CS_fsm[2]_i_17_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18__0_n_9 ,\ap_CS_fsm[2]_i_19__0_n_9 ,\ap_CS_fsm[2]_i_20__0_n_9 ,\ap_CS_fsm[2]_i_21_n_9 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg_reg_0),
        .I3(CO),
        .I4(start_once_reg_reg),
        .I5(push),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__5 
       (.I0(start_once_reg_reg_0),
        .I1(CO),
        .I2(start_once_reg_reg),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(start_once_reg_reg),
        .I3(CO),
        .I4(start_once_reg_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    start_once_reg_i_1
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(start_once_reg_reg),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(CO),
        .I5(start_once_reg_reg_0),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_14
   (\SRL_SIG_reg[1][15]_0 ,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_68[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d2_S_ShiftReg_15
   (S,
    \SRL_SIG_reg[0][14]_0 ,
    DI,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    push,
    \SRL_SIG_reg[0][11]_0 ,
    Q,
    D,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln81_fu_107_p2_carry_0,
    icmp_ln81_fu_107_p2_carry_1,
    icmp_ln81_fu_107_p2_carry_2,
    icmp_ln81_fu_107_p2_carry_3,
    icmp_ln81_fu_107_p2_carry__0_0,
    icmp_ln81_fu_107_p2_carry__0_1,
    mOutPtr,
    in_mat_cols_c15_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    \SRL_SIG_reg[0][31]_0 ,
    Block_entry2_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_1 ;
  output push;
  output [5:0]\SRL_SIG_reg[0][11]_0 ;
  output [5:0]Q;
  output [15:0]D;
  input icmp_ln81_fu_107_p2_carry;
  input [5:0]icmp_ln81_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln81_fu_107_p2_carry_0;
  input icmp_ln81_fu_107_p2_carry_1;
  input icmp_ln81_fu_107_p2_carry_2;
  input icmp_ln81_fu_107_p2_carry_3;
  input icmp_ln81_fu_107_p2_carry__0_0;
  input icmp_ln81_fu_107_p2_carry__0_1;
  input [1:0]mOutPtr;
  input in_mat_cols_c15_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input \SRL_SIG_reg[0][31]_0 ;
  input Block_entry2_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry_0;
  wire icmp_ln81_fu_107_p2_carry_1;
  wire icmp_ln81_fu_107_p2_carry_2;
  wire icmp_ln81_fu_107_p2_carry_3;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0;
  wire icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][11]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][11]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(in_mat_cols_c15_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I2(\SRL_SIG_reg[0][31]_0 ),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][11]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][11]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][11]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][11]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[5]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry__0_1),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[4]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry__0_0),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    icmp_ln81_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln81_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_1 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_1 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_1 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln81_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_1 [0]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[3]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[2]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[1]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln81_fu_107_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(icmp_ln81_fu_107_p2_carry__0[0]),
        .I4(ap_loop_init),
        .I5(icmp_ln81_fu_107_p2_carry_0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S
   (p_dstgx_cols_channel_empty_n,
    p_dstgx_cols_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    mOutPtr17_out,
    full_n_reg_0,
    in,
    Q,
    CO);
  output p_dstgx_cols_channel_empty_n;
  output p_dstgx_cols_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [15:0]in;
  input [0:0]Q;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__11_n_9;
  wire full_n_i_1__11_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [15:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_ShiftReg_11 U_sobel_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(p_dstgx_cols_channel_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(p_dstgx_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(p_dstgx_cols_channel_full_n),
        .O(full_n_i_1__11_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(p_dstgx_cols_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(p_dstgx_cols_channel_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_7
   (p_dstgx_rows_channel_empty_n,
    p_dstgx_rows_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
    mOutPtr17_out,
    full_n_reg_0,
    in,
    Q,
    CO);
  output p_dstgx_rows_channel_empty_n;
  output p_dstgx_rows_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [15:0]in;
  input [0:0]Q;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_9;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [15:0]out;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_ShiftReg U_sobel_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__10
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(p_dstgx_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(p_dstgx_rows_channel_full_n),
        .O(full_n_i_1__10_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(p_dstgx_rows_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(CO),
        .I4(Q),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(p_dstgx_rows_channel_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_ShiftReg
   (out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d4_S_ShiftReg_11
   (out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input [2:0]mOutPtr;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S
   (out,
    alpha_c_empty_n,
    alpha_c_full_n,
    sel,
    Q,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    ap_rst_n,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    shift_c_full_n,
    ap_rst_n_inv);
  output [31:0]out;
  output alpha_c_empty_n;
  output alpha_c_full_n;
  input sel;
  input [31:0]Q;
  input ap_clk;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input ap_rst_n;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input shift_c_full_n;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1_n_9;
  wire empty_n_i_2_n_9;
  wire full_n_i_1_n_9;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr[3]_i_1_n_9 ;
  wire \mOutPtr[3]_i_2_n_9 ;
  wire \mOutPtr[3]_i_3_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [31:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire sel;
  wire shift_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg_21 U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2_n_9),
        .I3(alpha_c_empty_n),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I5(sel),
        .O(empty_n_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(alpha_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(alpha_c_full_n),
        .O(full_n_i_1_n_9));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    full_n_i_2
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(alpha_c_empty_n),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(alpha_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .I4(sel),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I4(alpha_c_empty_n),
        .I5(sel),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000800080)) 
    \mOutPtr[2]_i_2__0 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I5(alpha_c_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3_n_9 ),
        .O(\mOutPtr[3]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(alpha_c_empty_n),
        .I2(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I3(sel),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[3]_i_3 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .I4(alpha_c_empty_n),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(\mOutPtr[3]_i_3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_4
   (p_dst_cols_channel_empty_n,
    p_dst_cols_channel_full_n,
    push,
    ap_sync_channel_write_p_dst_cols_channel,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    \width_reg_160_reg[0] ,
    empty_n_reg_0,
    mOutPtr0,
    Block_entry2_proc_U0_ap_start,
    ap_sync_reg_channel_write_p_dst_cols_channel_reg,
    in);
  output p_dst_cols_channel_empty_n;
  output p_dst_cols_channel_full_n;
  output push;
  output ap_sync_channel_write_p_dst_cols_channel;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input \width_reg_160_reg[0] ;
  input empty_n_reg_0;
  input mOutPtr0;
  input Block_entry2_proc_U0_ap_start;
  input ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel_reg;
  wire empty_n_i_1__2_n_9;
  wire empty_n_i_2__2_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_9;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__2_n_9 ;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_2__2_n_9 ;
  wire \mOutPtr[3]_i_3__2_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire push;
  wire \width_reg_160_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg_12 U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push),
        .\width_reg_160_reg[0] (p_dst_cols_channel_full_n),
        .\width_reg_160_reg[0]_0 (\width_reg_160_reg[0] ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(p_dst_cols_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_p_dst_cols_channel_reg),
        .O(ap_sync_channel_write_p_dst_cols_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_9),
        .I3(p_dst_cols_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(p_dst_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_cols_channel_full_n),
        .O(full_n_i_1__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(p_dst_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__3 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__2_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__2_n_9 ),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(push),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__2 
       (.I0(push),
        .I1(p_dst_cols_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__2_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_5
   (p_dst_rows_channel_empty_n,
    p_dst_rows_channel_full_n,
    push,
    ap_sync_channel_write_p_dst_rows_channel,
    out,
    ap_clk,
    ap_rst_n_inv,
    Q,
    CO,
    ap_rst_n,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_done_reg,
    \height_reg_165_reg[0] ,
    empty_n_reg_0,
    mOutPtr0,
    Block_entry2_proc_U0_ap_start,
    ap_sync_reg_channel_write_p_dst_rows_channel_reg,
    in);
  output p_dst_rows_channel_empty_n;
  output p_dst_rows_channel_full_n;
  output push;
  output ap_sync_channel_write_p_dst_rows_channel;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_done_reg;
  input \height_reg_165_reg[0] ;
  input empty_n_reg_0;
  input mOutPtr0;
  input Block_entry2_proc_U0_ap_start;
  input ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  input [15:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel_reg;
  wire empty_n_i_1__1_n_9;
  wire empty_n_i_2__1_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_9;
  wire \height_reg_165_reg[0] ;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__1_n_9 ;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr[2]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_2__1_n_9 ;
  wire \mOutPtr[3]_i_3__1_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg U_sobel_accel_fifo_w32_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .\height_reg_165_reg[0] (p_dst_rows_channel_full_n),
        .\height_reg_165_reg[0]_0 (\height_reg_165_reg[0] ),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(p_dst_rows_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_p_dst_rows_channel_reg),
        .O(ap_sync_channel_write_p_dst_rows_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(p_dst_rows_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(p_dst_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(p_dst_rows_channel_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(p_dst_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_9 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[2]_i_1__1_n_9 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[2]_i_2__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__1_n_9 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__1_n_9 ),
        .O(\mOutPtr[3]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'hA2AA0000FBFFAAAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .I4(push),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_3__1 
       (.I0(push),
        .I1(p_dst_rows_channel_empty_n),
        .I2(CO),
        .I3(Q),
        .O(\mOutPtr[3]_i_3__1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__1_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg
   (sel,
    out,
    \height_reg_165_reg[0] ,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_done_reg,
    \height_reg_165_reg[0]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input \height_reg_165_reg[0] ;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_done_reg;
  input \height_reg_165_reg[0]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire \height_reg_165_reg[0] ;
  wire \height_reg_165_reg[0]_0 ;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\height_reg_165_reg[0] ),
        .I1(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I2(ap_done_reg),
        .I3(\height_reg_165_reg[0]_0 ),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg_12
   (sel,
    out,
    \width_reg_160_reg[0] ,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_done_reg,
    \width_reg_160_reg[0]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input \width_reg_160_reg[0] ;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_done_reg;
  input \width_reg_160_reg[0]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire sel;
  wire \width_reg_160_reg[0] ;
  wire \width_reg_160_reg[0]_0 ;

  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\width_reg_160_reg[0] ),
        .I1(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I2(ap_done_reg),
        .I3(\width_reg_160_reg[0]_0 ),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d5_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d5_S_ShiftReg_21
   (out,
    mOutPtr_reg,
    sel,
    Q,
    ap_clk);
  output [31:0]out;
  input [3:0]mOutPtr_reg;
  input sel;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S
   (\mOutPtr_reg[0]_0 ,
    dst_1_cols_channel_empty_n,
    dst_1_cols_channel_full_n,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    push,
    ap_sync_channel_write_dst_1_cols_channel,
    ap_idle,
    S,
    ap_clk_2,
    ap_clk_3,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    mOutPtr17_out,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_sync_reg_channel_write_dst_1_cols_channel_reg,
    Block_entry2_proc_U0_ap_start,
    mOutPtr0,
    int_ap_idle_reg,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    int_ap_idle_reg_0,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    dst_1_rows_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    in_mat_rows_c14_channel_empty_n,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_cols_channel_empty_n;
  output dst_1_cols_channel_full_n;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output push;
  output ap_sync_channel_write_dst_1_cols_channel;
  output ap_idle;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input mOutPtr17_out;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input mOutPtr0;
  input int_ap_idle_reg;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input dst_1_rows_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input in_mat_rows_c14_channel_empty_n;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_i_1__4_n_9;
  wire empty_n_i_2__4_n_9;
  wire full_n_i_1__4_n_9;
  wire full_n_i_2__4_n_9;
  wire [31:0]in;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire int_ap_idle_i_2_n_9;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__4_n_9 ;
  wire \mOutPtr[2]_i_1__4_n_9 ;
  wire \mOutPtr[3]_i_1__4_n_9 ;
  wire \mOutPtr[3]_i_2__4_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire push;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg_18 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .empty_n_reg(dst_1_cols_channel_full_n),
        .empty_n_reg_0(ap_sync_reg_channel_write_dst_1_cols_channel_reg),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(push));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(dst_1_cols_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_dst_1_cols_channel_reg),
        .O(ap_sync_channel_write_dst_1_cols_channel));
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__4_n_9),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(push),
        .O(empty_n_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_9),
        .Q(dst_1_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__4
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__4_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_cols_channel_full_n),
        .O(full_n_i_1__4_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__4_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(dst_1_cols_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_9),
        .I1(int_ap_idle_reg),
        .I2(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(p_dstgx_cols_channel_empty_n),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_idle_i_2
       (.I0(dst_1_cols_channel_empty_n),
        .I1(dst_1_rows_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(in_mat_rows_c14_channel_empty_n),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_reg_2),
        .O(int_ap_idle_i_2_n_9));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__4_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__4_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_0
   (\mOutPtr_reg[0]_0 ,
    dst_1_rows_channel_empty_n,
    dst_1_rows_channel_full_n,
    sel,
    CO,
    out,
    D,
    DI,
    push,
    ap_sync_channel_write_dst_1_rows_channel,
    xfMat2axis_8_0_2160_3840_1_U0_ap_start,
    S,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    Q,
    \ap_CS_fsm_reg[3]_i_2 ,
    ap_rst_n,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    mOutPtr17_out,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel_reg,
    Block_entry2_proc_U0_ap_start,
    mOutPtr0,
    dst_1_cols_channel_empty_n,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output dst_1_rows_channel_empty_n;
  output dst_1_rows_channel_full_n;
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output push;
  output ap_sync_channel_write_dst_1_rows_channel;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_start;
  output [1:0]S;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  input ap_rst_n;
  input xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  input mOutPtr17_out;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  input Block_entry2_proc_U0_ap_start;
  input mOutPtr0;
  input dst_1_cols_channel_empty_n;
  input [31:0]in;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__3_n_9;
  wire empty_n_i_2__3_n_9;
  wire full_n_i_1__3_n_9;
  wire full_n_i_2__3_n_9;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_2__3_n_9 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg_16 U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.Block_entry2_proc_U0_ap_start(Block_entry2_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[5][31]_srl6_0 (\mOutPtr_reg[0]_0 ),
        .\ap_CS_fsm_reg[3]_i_2_0 (\ap_CS_fsm_reg[3]_i_2 ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .empty_n_reg(dst_1_rows_channel_full_n),
        .empty_n_reg_0(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .full_n_reg(push),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .sel(sel));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I1(dst_1_rows_channel_full_n),
        .I2(Block_entry2_proc_U0_ap_start),
        .I3(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .O(ap_sync_channel_write_dst_1_rows_channel));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFF4C)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__3_n_9),
        .I1(dst_1_rows_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(push),
        .O(empty_n_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(dst_1_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__3
       (.I0(mOutPtr_reg[3]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(full_n_i_2__3_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(dst_1_rows_channel_full_n),
        .O(full_n_i_1__3_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(dst_1_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_idle_i_6
       (.I0(dst_1_rows_channel_empty_n),
        .I1(dst_1_cols_channel_empty_n),
        .O(xfMat2axis_8_0_2160_3840_1_U0_ap_start));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__3_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_1__3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_9
   (D,
    out,
    rev_fu_108_p2,
    shift_c_empty_n,
    shift_c_full_n,
    sel,
    in,
    ap_clk,
    Q,
    p_dst_rows_channel_empty_n,
    p_dst_cols_channel_empty_n,
    ap_rst_n,
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    alpha_c_full_n,
    ap_rst_n_inv);
  output [31:0]D;
  output [31:0]out;
  output rev_fu_108_p2;
  output shift_c_empty_n;
  output shift_c_full_n;
  input sel;
  input [31:0]in;
  input ap_clk;
  input [0:0]Q;
  input p_dst_rows_channel_empty_n;
  input p_dst_cols_channel_empty_n;
  input ap_rst_n;
  input convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input alpha_c_full_n;
  input ap_rst_n_inv;

  wire [31:0]D;
  wire [0:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire empty_n_i_1__0_n_9;
  wire empty_n_i_2__0_n_9;
  wire full_n_i_1__0_n_9;
  wire full_n_i_2__0_n_9;
  wire [31:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__0_n_9 ;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire \mOutPtr[2]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_2__0_n_9 ;
  wire \mOutPtr[3]_i_3__0_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [31:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire rev_fu_108_p2;
  wire sel;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg U_sobel_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .out(out),
        .rev_fu_108_p2(rev_fu_108_p2),
        .sel(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FF00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_9),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(shift_c_empty_n),
        .I4(Q),
        .I5(sel),
        .O(empty_n_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(shift_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_2__0_n_9),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(shift_c_full_n),
        .O(full_n_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    full_n_i_3
       (.I0(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(shift_c_empty_n),
        .I2(shift_c_full_n),
        .I3(alpha_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(shift_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q),
        .I1(shift_c_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(sel),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(shift_c_empty_n),
        .I5(sel),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[2]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000800080)) 
    \mOutPtr[2]_i_2__1 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(ap_start),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I5(shift_c_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__0_n_9 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__0_n_9 ),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(shift_c_empty_n),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(sel),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__0_n_9 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_start),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .I4(shift_c_empty_n),
        .I5(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .O(\mOutPtr[3]_i_3__0_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__0_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg
   (out,
    D,
    rev_fu_108_p2,
    mOutPtr_reg,
    sel,
    in,
    ap_clk);
  output [31:0]out;
  output [31:0]D;
  output rev_fu_108_p2;
  input [3:0]mOutPtr_reg;
  input sel;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [2:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire rev_fu_108_p2;
  wire sel;
  wire \sub_i377_i_reg_175[11]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[11]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[15]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[19]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[23]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[27]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[31]_i_5_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[3]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_2_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_3_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_4_n_9 ;
  wire \sub_i377_i_reg_175[7]_i_5_n_9 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[11]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[15]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[19]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[23]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[27]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[31]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[3]_i_1_n_9 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_10 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_11 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_12 ;
  wire \sub_i377_i_reg_175_reg[7]_i_1_n_9 ;
  wire [3:3]\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_170[0]_i_1 
       (.I0(out[31]),
        .O(rev_fu_108_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_2 
       (.I0(out[11]),
        .O(\sub_i377_i_reg_175[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_3 
       (.I0(out[10]),
        .O(\sub_i377_i_reg_175[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_4 
       (.I0(out[9]),
        .O(\sub_i377_i_reg_175[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[11]_i_5 
       (.I0(out[8]),
        .O(\sub_i377_i_reg_175[11]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_2 
       (.I0(out[15]),
        .O(\sub_i377_i_reg_175[15]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_3 
       (.I0(out[14]),
        .O(\sub_i377_i_reg_175[15]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_4 
       (.I0(out[13]),
        .O(\sub_i377_i_reg_175[15]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[15]_i_5 
       (.I0(out[12]),
        .O(\sub_i377_i_reg_175[15]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_2 
       (.I0(out[19]),
        .O(\sub_i377_i_reg_175[19]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_3 
       (.I0(out[18]),
        .O(\sub_i377_i_reg_175[19]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_4 
       (.I0(out[17]),
        .O(\sub_i377_i_reg_175[19]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[19]_i_5 
       (.I0(out[16]),
        .O(\sub_i377_i_reg_175[19]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_2 
       (.I0(out[23]),
        .O(\sub_i377_i_reg_175[23]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_3 
       (.I0(out[22]),
        .O(\sub_i377_i_reg_175[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_4 
       (.I0(out[21]),
        .O(\sub_i377_i_reg_175[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[23]_i_5 
       (.I0(out[20]),
        .O(\sub_i377_i_reg_175[23]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_2 
       (.I0(out[27]),
        .O(\sub_i377_i_reg_175[27]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_3 
       (.I0(out[26]),
        .O(\sub_i377_i_reg_175[27]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_4 
       (.I0(out[25]),
        .O(\sub_i377_i_reg_175[27]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[27]_i_5 
       (.I0(out[24]),
        .O(\sub_i377_i_reg_175[27]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_2 
       (.I0(out[31]),
        .O(\sub_i377_i_reg_175[31]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_3 
       (.I0(out[30]),
        .O(\sub_i377_i_reg_175[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_4 
       (.I0(out[29]),
        .O(\sub_i377_i_reg_175[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[31]_i_5 
       (.I0(out[28]),
        .O(\sub_i377_i_reg_175[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_2 
       (.I0(out[3]),
        .O(\sub_i377_i_reg_175[3]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_3 
       (.I0(out[2]),
        .O(\sub_i377_i_reg_175[3]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[3]_i_4 
       (.I0(out[1]),
        .O(\sub_i377_i_reg_175[3]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_2 
       (.I0(out[7]),
        .O(\sub_i377_i_reg_175[7]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_3 
       (.I0(out[6]),
        .O(\sub_i377_i_reg_175[7]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_4 
       (.I0(out[5]),
        .O(\sub_i377_i_reg_175[7]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i377_i_reg_175[7]_i_5 
       (.I0(out[4]),
        .O(\sub_i377_i_reg_175[7]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[11]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[7]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[11]_i_1_n_9 ,\sub_i377_i_reg_175_reg[11]_i_1_n_10 ,\sub_i377_i_reg_175_reg[11]_i_1_n_11 ,\sub_i377_i_reg_175_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\sub_i377_i_reg_175[11]_i_2_n_9 ,\sub_i377_i_reg_175[11]_i_3_n_9 ,\sub_i377_i_reg_175[11]_i_4_n_9 ,\sub_i377_i_reg_175[11]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[15]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[11]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[15]_i_1_n_9 ,\sub_i377_i_reg_175_reg[15]_i_1_n_10 ,\sub_i377_i_reg_175_reg[15]_i_1_n_11 ,\sub_i377_i_reg_175_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\sub_i377_i_reg_175[15]_i_2_n_9 ,\sub_i377_i_reg_175[15]_i_3_n_9 ,\sub_i377_i_reg_175[15]_i_4_n_9 ,\sub_i377_i_reg_175[15]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[19]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[15]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[19]_i_1_n_9 ,\sub_i377_i_reg_175_reg[19]_i_1_n_10 ,\sub_i377_i_reg_175_reg[19]_i_1_n_11 ,\sub_i377_i_reg_175_reg[19]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S({\sub_i377_i_reg_175[19]_i_2_n_9 ,\sub_i377_i_reg_175[19]_i_3_n_9 ,\sub_i377_i_reg_175[19]_i_4_n_9 ,\sub_i377_i_reg_175[19]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[23]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[19]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[23]_i_1_n_9 ,\sub_i377_i_reg_175_reg[23]_i_1_n_10 ,\sub_i377_i_reg_175_reg[23]_i_1_n_11 ,\sub_i377_i_reg_175_reg[23]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S({\sub_i377_i_reg_175[23]_i_2_n_9 ,\sub_i377_i_reg_175[23]_i_3_n_9 ,\sub_i377_i_reg_175[23]_i_4_n_9 ,\sub_i377_i_reg_175[23]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[27]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[23]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[27]_i_1_n_9 ,\sub_i377_i_reg_175_reg[27]_i_1_n_10 ,\sub_i377_i_reg_175_reg[27]_i_1_n_11 ,\sub_i377_i_reg_175_reg[27]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S({\sub_i377_i_reg_175[27]_i_2_n_9 ,\sub_i377_i_reg_175[27]_i_3_n_9 ,\sub_i377_i_reg_175[27]_i_4_n_9 ,\sub_i377_i_reg_175[27]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[31]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[27]_i_1_n_9 ),
        .CO({\NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED [3],\sub_i377_i_reg_175_reg[31]_i_1_n_10 ,\sub_i377_i_reg_175_reg[31]_i_1_n_11 ,\sub_i377_i_reg_175_reg[31]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S({\sub_i377_i_reg_175[31]_i_2_n_9 ,\sub_i377_i_reg_175[31]_i_3_n_9 ,\sub_i377_i_reg_175[31]_i_4_n_9 ,\sub_i377_i_reg_175[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_i377_i_reg_175_reg[3]_i_1_n_9 ,\sub_i377_i_reg_175_reg[3]_i_1_n_10 ,\sub_i377_i_reg_175_reg[3]_i_1_n_11 ,\sub_i377_i_reg_175_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(D[3:0]),
        .S({\sub_i377_i_reg_175[3]_i_2_n_9 ,\sub_i377_i_reg_175[3]_i_3_n_9 ,\sub_i377_i_reg_175[3]_i_4_n_9 ,out[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i377_i_reg_175_reg[7]_i_1 
       (.CI(\sub_i377_i_reg_175_reg[3]_i_1_n_9 ),
        .CO({\sub_i377_i_reg_175_reg[7]_i_1_n_9 ,\sub_i377_i_reg_175_reg[7]_i_1_n_10 ,\sub_i377_i_reg_175_reg[7]_i_1_n_11 ,\sub_i377_i_reg_175_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\sub_i377_i_reg_175[7]_i_2_n_9 ,\sub_i377_i_reg_175[7]_i_3_n_9 ,\sub_i377_i_reg_175[7]_i_4_n_9 ,\sub_i377_i_reg_175[7]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg_16
   (sel,
    CO,
    out,
    D,
    DI,
    full_n_reg,
    S,
    Q,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    empty_n_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    empty_n_reg_0,
    Block_entry2_proc_U0_ap_start,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    in,
    ap_clk);
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output full_n_reg;
  output [1:0]S;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input empty_n_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input empty_n_reg_0;
  input Block_entry2_proc_U0_ap_start;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire \ap_CS_fsm[3]_i_10_n_9 ;
  wire \ap_CS_fsm[3]_i_11_n_9 ;
  wire \ap_CS_fsm[3]_i_13_n_9 ;
  wire \ap_CS_fsm[3]_i_14_n_9 ;
  wire \ap_CS_fsm[3]_i_15_n_9 ;
  wire \ap_CS_fsm[3]_i_16_n_9 ;
  wire \ap_CS_fsm[3]_i_17_n_9 ;
  wire \ap_CS_fsm[3]_i_18_n_9 ;
  wire \ap_CS_fsm[3]_i_19_n_9 ;
  wire \ap_CS_fsm[3]_i_20_n_9 ;
  wire \ap_CS_fsm[3]_i_4_n_9 ;
  wire \ap_CS_fsm[3]_i_5_n_9 ;
  wire \ap_CS_fsm[3]_i_6_n_9 ;
  wire \ap_CS_fsm[3]_i_7_n_9 ;
  wire \ap_CS_fsm[3]_i_8_n_9 ;
  wire \ap_CS_fsm[3]_i_9_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_9 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire [31:12]dst_1_rows_channel_dout;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire [11:0]out;
  wire sel;
  wire \sub13_reg_169[11]_i_2_n_9 ;
  wire \sub13_reg_169[11]_i_3_n_9 ;
  wire \sub13_reg_169[11]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_2_n_9 ;
  wire \sub13_reg_169[4]_i_3_n_9 ;
  wire \sub13_reg_169[4]_i_4_n_9 ;
  wire \sub13_reg_169[4]_i_5_n_9 ;
  wire \sub13_reg_169[8]_i_2_n_9 ;
  wire \sub13_reg_169[8]_i_3_n_9 ;
  wire \sub13_reg_169[8]_i_4_n_9 ;
  wire \sub13_reg_169[8]_i_5_n_9 ;
  wire \sub13_reg_169_reg[11]_i_1_n_11 ;
  wire \sub13_reg_169_reg[11]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_10 ;
  wire \sub13_reg_169_reg[4]_i_1_n_11 ;
  wire \sub13_reg_169_reg[4]_i_1_n_12 ;
  wire \sub13_reg_169_reg[4]_i_1_n_9 ;
  wire \sub13_reg_169_reg[8]_i_1_n_10 ;
  wire \sub13_reg_169_reg[8]_i_1_n_11 ;
  wire \sub13_reg_169_reg[8]_i_1_n_12 ;
  wire \sub13_reg_169_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(empty_n_reg),
        .I1(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I2(empty_n_reg_0),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(dst_1_rows_channel_dout[26]),
        .I1(dst_1_rows_channel_dout[27]),
        .O(\ap_CS_fsm[3]_i_10_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(dst_1_rows_channel_dout[24]),
        .I1(dst_1_rows_channel_dout[25]),
        .O(\ap_CS_fsm[3]_i_11_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(dst_1_rows_channel_dout[23]),
        .I1(dst_1_rows_channel_dout[22]),
        .O(\ap_CS_fsm[3]_i_13_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(dst_1_rows_channel_dout[21]),
        .I1(dst_1_rows_channel_dout[20]),
        .O(\ap_CS_fsm[3]_i_14_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(dst_1_rows_channel_dout[19]),
        .I1(dst_1_rows_channel_dout[18]),
        .O(\ap_CS_fsm[3]_i_15_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(dst_1_rows_channel_dout[17]),
        .I1(dst_1_rows_channel_dout[16]),
        .O(\ap_CS_fsm[3]_i_16_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(dst_1_rows_channel_dout[22]),
        .I1(dst_1_rows_channel_dout[23]),
        .O(\ap_CS_fsm[3]_i_17_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(dst_1_rows_channel_dout[20]),
        .I1(dst_1_rows_channel_dout[21]),
        .O(\ap_CS_fsm[3]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(dst_1_rows_channel_dout[18]),
        .I1(dst_1_rows_channel_dout[19]),
        .O(\ap_CS_fsm[3]_i_19_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(dst_1_rows_channel_dout[16]),
        .I1(dst_1_rows_channel_dout[17]),
        .O(\ap_CS_fsm[3]_i_20_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(dst_1_rows_channel_dout[15]),
        .I1(dst_1_rows_channel_dout[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(dst_1_rows_channel_dout[13]),
        .I1(dst_1_rows_channel_dout[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(dst_1_rows_channel_dout[14]),
        .I1(dst_1_rows_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(dst_1_rows_channel_dout[12]),
        .I1(dst_1_rows_channel_dout[13]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(\ap_CS_fsm[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(dst_1_rows_channel_dout[29]),
        .I1(dst_1_rows_channel_dout[28]),
        .O(\ap_CS_fsm[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(dst_1_rows_channel_dout[27]),
        .I1(dst_1_rows_channel_dout[26]),
        .O(\ap_CS_fsm[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(dst_1_rows_channel_dout[25]),
        .I1(dst_1_rows_channel_dout[24]),
        .O(\ap_CS_fsm[3]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(dst_1_rows_channel_dout[31]),
        .I1(dst_1_rows_channel_dout[30]),
        .O(\ap_CS_fsm[3]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(dst_1_rows_channel_dout[28]),
        .I1(dst_1_rows_channel_dout[29]),
        .O(\ap_CS_fsm[3]_i_9_n_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_9 ),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2_n_10 ,\ap_CS_fsm_reg[3]_i_2_n_11 ,\ap_CS_fsm_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_4_n_9 ,\ap_CS_fsm[3]_i_5_n_9 ,\ap_CS_fsm[3]_i_6_n_9 ,\ap_CS_fsm[3]_i_7_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_9 ,\ap_CS_fsm[3]_i_9_n_9 ,\ap_CS_fsm[3]_i_10_n_9 ,\ap_CS_fsm[3]_i_11_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_2_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_9 ,\ap_CS_fsm_reg[3]_i_3_n_10 ,\ap_CS_fsm_reg[3]_i_3_n_11 ,\ap_CS_fsm_reg[3]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_9 ,\ap_CS_fsm[3]_i_14_n_9 ,\ap_CS_fsm[3]_i_15_n_9 ,\ap_CS_fsm[3]_i_16_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_9 ,\ap_CS_fsm[3]_i_18_n_9 ,\ap_CS_fsm[3]_i_19_n_9 ,\ap_CS_fsm[3]_i_20_n_9 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_2 
       (.I0(out[11]),
        .O(\sub13_reg_169[11]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_3 
       (.I0(out[10]),
        .O(\sub13_reg_169[11]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_4 
       (.I0(out[9]),
        .O(\sub13_reg_169[11]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_2 
       (.I0(out[4]),
        .O(\sub13_reg_169[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_3 
       (.I0(out[3]),
        .O(\sub13_reg_169[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_4 
       (.I0(out[2]),
        .O(\sub13_reg_169[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_5 
       (.I0(out[1]),
        .O(\sub13_reg_169[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_2 
       (.I0(out[8]),
        .O(\sub13_reg_169[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_3 
       (.I0(out[7]),
        .O(\sub13_reg_169[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_4 
       (.I0(out[6]),
        .O(\sub13_reg_169[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_5 
       (.I0(out[5]),
        .O(\sub13_reg_169[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[11]_i_1 
       (.CI(\sub13_reg_169_reg[8]_i_1_n_9 ),
        .CO({\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub13_reg_169_reg[11]_i_1_n_11 ,\sub13_reg_169_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub13_reg_169[11]_i_2_n_9 ,\sub13_reg_169[11]_i_3_n_9 ,\sub13_reg_169[11]_i_4_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_reg_169_reg[4]_i_1_n_9 ,\sub13_reg_169_reg[4]_i_1_n_10 ,\sub13_reg_169_reg[4]_i_1_n_11 ,\sub13_reg_169_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub13_reg_169[4]_i_2_n_9 ,\sub13_reg_169[4]_i_3_n_9 ,\sub13_reg_169[4]_i_4_n_9 ,\sub13_reg_169[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[8]_i_1 
       (.CI(\sub13_reg_169_reg[4]_i_1_n_9 ),
        .CO({\sub13_reg_169_reg[8]_i_1_n_9 ,\sub13_reg_169_reg[8]_i_1_n_10 ,\sub13_reg_169_reg[8]_i_1_n_11 ,\sub13_reg_169_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub13_reg_169[8]_i_2_n_9 ,\sub13_reg_169[8]_i_3_n_9 ,\sub13_reg_169[8]_i_4_n_9 ,\sub13_reg_169[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w32_d6_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w32_d6_S_ShiftReg_18
   (out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    sel,
    S,
    ap_clk_2,
    ap_clk_3,
    empty_n_reg,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    empty_n_reg_0,
    Block_entry2_proc_U0_ap_start,
    mOutPtr_reg,
    \SRL_SIG_reg[5][31]_srl6_0 ,
    in,
    ap_clk);
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output sel;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input empty_n_reg;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input empty_n_reg_0;
  input Block_entry2_proc_U0_ap_start;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][31]_srl6_0 ;
  input [31:0]in;
  input ap_clk;

  wire Block_entry2_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire \SRL_SIG_reg[5][31]_srl6_0 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire [31:12]dst_1_cols_channel_dout;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [31:0]in;
  wire [2:0]mOutPtr_reg;
  wire [11:0]out;
  wire sel;
  wire \sub_reg_164[12]_i_2_n_9 ;
  wire \sub_reg_164[12]_i_3_n_9 ;
  wire \sub_reg_164[12]_i_4_n_9 ;
  wire \sub_reg_164[12]_i_5_n_9 ;
  wire \sub_reg_164[16]_i_2_n_9 ;
  wire \sub_reg_164[16]_i_3_n_9 ;
  wire \sub_reg_164[16]_i_4_n_9 ;
  wire \sub_reg_164[16]_i_5_n_9 ;
  wire \sub_reg_164[20]_i_2_n_9 ;
  wire \sub_reg_164[20]_i_3_n_9 ;
  wire \sub_reg_164[20]_i_4_n_9 ;
  wire \sub_reg_164[20]_i_5_n_9 ;
  wire \sub_reg_164[24]_i_2_n_9 ;
  wire \sub_reg_164[24]_i_3_n_9 ;
  wire \sub_reg_164[24]_i_4_n_9 ;
  wire \sub_reg_164[24]_i_5_n_9 ;
  wire \sub_reg_164[28]_i_2_n_9 ;
  wire \sub_reg_164[28]_i_3_n_9 ;
  wire \sub_reg_164[28]_i_4_n_9 ;
  wire \sub_reg_164[28]_i_5_n_9 ;
  wire \sub_reg_164[31]_i_3_n_9 ;
  wire \sub_reg_164[31]_i_4_n_9 ;
  wire \sub_reg_164[31]_i_5_n_9 ;
  wire \sub_reg_164[4]_i_2_n_9 ;
  wire \sub_reg_164[4]_i_3_n_9 ;
  wire \sub_reg_164[4]_i_4_n_9 ;
  wire \sub_reg_164[4]_i_5_n_9 ;
  wire \sub_reg_164[8]_i_2_n_9 ;
  wire \sub_reg_164[8]_i_3_n_9 ;
  wire \sub_reg_164[8]_i_4_n_9 ;
  wire \sub_reg_164[8]_i_5_n_9 ;
  wire \sub_reg_164_reg[12]_i_1_n_10 ;
  wire \sub_reg_164_reg[12]_i_1_n_11 ;
  wire \sub_reg_164_reg[12]_i_1_n_12 ;
  wire \sub_reg_164_reg[12]_i_1_n_9 ;
  wire \sub_reg_164_reg[16]_i_1_n_10 ;
  wire \sub_reg_164_reg[16]_i_1_n_11 ;
  wire \sub_reg_164_reg[16]_i_1_n_12 ;
  wire \sub_reg_164_reg[16]_i_1_n_9 ;
  wire \sub_reg_164_reg[20]_i_1_n_10 ;
  wire \sub_reg_164_reg[20]_i_1_n_11 ;
  wire \sub_reg_164_reg[20]_i_1_n_12 ;
  wire \sub_reg_164_reg[20]_i_1_n_9 ;
  wire \sub_reg_164_reg[24]_i_1_n_10 ;
  wire \sub_reg_164_reg[24]_i_1_n_11 ;
  wire \sub_reg_164_reg[24]_i_1_n_12 ;
  wire \sub_reg_164_reg[24]_i_1_n_9 ;
  wire \sub_reg_164_reg[28]_i_1_n_10 ;
  wire \sub_reg_164_reg[28]_i_1_n_11 ;
  wire \sub_reg_164_reg[28]_i_1_n_12 ;
  wire \sub_reg_164_reg[28]_i_1_n_9 ;
  wire \sub_reg_164_reg[31]_i_2_n_11 ;
  wire \sub_reg_164_reg[31]_i_2_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_10 ;
  wire \sub_reg_164_reg[4]_i_1_n_11 ;
  wire \sub_reg_164_reg[4]_i_1_n_12 ;
  wire \sub_reg_164_reg[4]_i_1_n_9 ;
  wire \sub_reg_164_reg[8]_i_1_n_10 ;
  wire \sub_reg_164_reg[8]_i_1_n_11 ;
  wire \sub_reg_164_reg[8]_i_1_n_12 ;
  wire \sub_reg_164_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(empty_n_reg),
        .I1(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I2(empty_n_reg_0),
        .I3(Block_entry2_proc_U0_ap_start),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(\SRL_SIG_reg[5][31]_srl6_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(dst_1_cols_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(dst_1_cols_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(dst_1_cols_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(dst_1_cols_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(dst_1_cols_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(dst_1_cols_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(dst_1_cols_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(dst_1_cols_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(dst_1_cols_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(dst_1_cols_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(dst_1_cols_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(dst_1_cols_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(dst_1_cols_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(dst_1_cols_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(dst_1_cols_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(dst_1_cols_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(dst_1_cols_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(dst_1_cols_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(dst_1_cols_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_cols_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_1
       (.I0(dst_1_cols_channel_dout[14]),
        .I1(dst_1_cols_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_2
       (.I0(dst_1_cols_channel_dout[12]),
        .I1(dst_1_cols_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_5
       (.I0(dst_1_cols_channel_dout[15]),
        .I1(dst_1_cols_channel_dout[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_6
       (.I0(dst_1_cols_channel_dout[13]),
        .I1(dst_1_cols_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_1
       (.I0(dst_1_cols_channel_dout[22]),
        .I1(dst_1_cols_channel_dout[23]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_2
       (.I0(dst_1_cols_channel_dout[20]),
        .I1(dst_1_cols_channel_dout[21]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_3
       (.I0(dst_1_cols_channel_dout[18]),
        .I1(dst_1_cols_channel_dout[19]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_4
       (.I0(dst_1_cols_channel_dout[16]),
        .I1(dst_1_cols_channel_dout[17]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_5
       (.I0(dst_1_cols_channel_dout[23]),
        .I1(dst_1_cols_channel_dout[22]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_6
       (.I0(dst_1_cols_channel_dout[21]),
        .I1(dst_1_cols_channel_dout[20]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_7
       (.I0(dst_1_cols_channel_dout[19]),
        .I1(dst_1_cols_channel_dout[18]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_8
       (.I0(dst_1_cols_channel_dout[17]),
        .I1(dst_1_cols_channel_dout[16]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln106_fu_149_p2_carry__2_i_1
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_2
       (.I0(dst_1_cols_channel_dout[28]),
        .I1(dst_1_cols_channel_dout[29]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_3
       (.I0(dst_1_cols_channel_dout[26]),
        .I1(dst_1_cols_channel_dout[27]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_4
       (.I0(dst_1_cols_channel_dout[24]),
        .I1(dst_1_cols_channel_dout[25]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_5
       (.I0(dst_1_cols_channel_dout[30]),
        .I1(dst_1_cols_channel_dout[31]),
        .O(ap_clk_3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_6
       (.I0(dst_1_cols_channel_dout[29]),
        .I1(dst_1_cols_channel_dout[28]),
        .O(ap_clk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_7
       (.I0(dst_1_cols_channel_dout[27]),
        .I1(dst_1_cols_channel_dout[26]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_8
       (.I0(dst_1_cols_channel_dout[25]),
        .I1(dst_1_cols_channel_dout[24]),
        .O(ap_clk_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(dst_1_cols_channel_dout[12]),
        .O(\sub_reg_164[12]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(out[11]),
        .O(\sub_reg_164[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(out[10]),
        .O(\sub_reg_164[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(out[9]),
        .O(\sub_reg_164[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(dst_1_cols_channel_dout[16]),
        .O(\sub_reg_164[16]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(dst_1_cols_channel_dout[15]),
        .O(\sub_reg_164[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(dst_1_cols_channel_dout[14]),
        .O(\sub_reg_164[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(dst_1_cols_channel_dout[13]),
        .O(\sub_reg_164[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(dst_1_cols_channel_dout[20]),
        .O(\sub_reg_164[20]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(dst_1_cols_channel_dout[19]),
        .O(\sub_reg_164[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(dst_1_cols_channel_dout[18]),
        .O(\sub_reg_164[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(dst_1_cols_channel_dout[17]),
        .O(\sub_reg_164[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(dst_1_cols_channel_dout[24]),
        .O(\sub_reg_164[24]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(dst_1_cols_channel_dout[23]),
        .O(\sub_reg_164[24]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(dst_1_cols_channel_dout[22]),
        .O(\sub_reg_164[24]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(dst_1_cols_channel_dout[21]),
        .O(\sub_reg_164[24]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(dst_1_cols_channel_dout[28]),
        .O(\sub_reg_164[28]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(dst_1_cols_channel_dout[27]),
        .O(\sub_reg_164[28]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(dst_1_cols_channel_dout[26]),
        .O(\sub_reg_164[28]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(dst_1_cols_channel_dout[25]),
        .O(\sub_reg_164[28]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(dst_1_cols_channel_dout[31]),
        .O(\sub_reg_164[31]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(dst_1_cols_channel_dout[30]),
        .O(\sub_reg_164[31]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_5 
       (.I0(dst_1_cols_channel_dout[29]),
        .O(\sub_reg_164[31]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(out[4]),
        .O(\sub_reg_164[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(out[3]),
        .O(\sub_reg_164[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(out[2]),
        .O(\sub_reg_164[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(out[1]),
        .O(\sub_reg_164[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(out[8]),
        .O(\sub_reg_164[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(out[7]),
        .O(\sub_reg_164[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(out[6]),
        .O(\sub_reg_164[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(out[5]),
        .O(\sub_reg_164[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_9 ,\sub_reg_164_reg[12]_i_1_n_10 ,\sub_reg_164_reg[12]_i_1_n_11 ,\sub_reg_164_reg[12]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({dst_1_cols_channel_dout[12],out[11:9]}),
        .O(D[12:9]),
        .S({\sub_reg_164[12]_i_2_n_9 ,\sub_reg_164[12]_i_3_n_9 ,\sub_reg_164[12]_i_4_n_9 ,\sub_reg_164[12]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_9 ,\sub_reg_164_reg[16]_i_1_n_10 ,\sub_reg_164_reg[16]_i_1_n_11 ,\sub_reg_164_reg[16]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[16:13]),
        .O(D[16:13]),
        .S({\sub_reg_164[16]_i_2_n_9 ,\sub_reg_164[16]_i_3_n_9 ,\sub_reg_164[16]_i_4_n_9 ,\sub_reg_164[16]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_9 ,\sub_reg_164_reg[20]_i_1_n_10 ,\sub_reg_164_reg[20]_i_1_n_11 ,\sub_reg_164_reg[20]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[20:17]),
        .O(D[20:17]),
        .S({\sub_reg_164[20]_i_2_n_9 ,\sub_reg_164[20]_i_3_n_9 ,\sub_reg_164[20]_i_4_n_9 ,\sub_reg_164[20]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_9 ,\sub_reg_164_reg[24]_i_1_n_10 ,\sub_reg_164_reg[24]_i_1_n_11 ,\sub_reg_164_reg[24]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[24:21]),
        .O(D[24:21]),
        .S({\sub_reg_164[24]_i_2_n_9 ,\sub_reg_164[24]_i_3_n_9 ,\sub_reg_164[24]_i_4_n_9 ,\sub_reg_164[24]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_9 ,\sub_reg_164_reg[28]_i_1_n_10 ,\sub_reg_164_reg[28]_i_1_n_11 ,\sub_reg_164_reg[28]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(dst_1_cols_channel_dout[28:25]),
        .O(D[28:25]),
        .S({\sub_reg_164[28]_i_2_n_9 ,\sub_reg_164[28]_i_3_n_9 ,\sub_reg_164[28]_i_4_n_9 ,\sub_reg_164[28]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_2 
       (.CI(\sub_reg_164_reg[28]_i_1_n_9 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_2_n_11 ,\sub_reg_164_reg[31]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dst_1_cols_channel_dout[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_3_n_9 ,\sub_reg_164[31]_i_4_n_9 ,\sub_reg_164[31]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_9 ,\sub_reg_164_reg[4]_i_1_n_10 ,\sub_reg_164_reg[4]_i_1_n_11 ,\sub_reg_164_reg[4]_i_1_n_12 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_164[4]_i_2_n_9 ,\sub_reg_164[4]_i_3_n_9 ,\sub_reg_164[4]_i_4_n_9 ,\sub_reg_164[4]_i_5_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_9 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_9 ,\sub_reg_164_reg[8]_i_1_n_10 ,\sub_reg_164_reg[8]_i_1_n_11 ,\sub_reg_164_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_164[8]_i_2_n_9 ,\sub_reg_164[8]_i_3_n_9 ,\sub_reg_164[8]_i_4_n_9 ,\sub_reg_164[8]_i_5_n_9 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S
   (dst_1_data_empty_n,
    dst_1_data_full_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    push,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    Q,
    img_out_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    \SRL_SIG_reg[0][7] ,
    icmp_ln104_reg_211,
    \SRL_SIG_reg[0][0] ,
    ap_enable_reg_pp0_iter3,
    p_dst_data_empty_n,
    ap_enable_reg_pp0_iter1_0);
  output dst_1_data_empty_n;
  output dst_1_data_full_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input icmp_ln104_reg_211;
  input [0:0]\SRL_SIG_reg[0][0] ;
  input ap_enable_reg_pp0_iter3;
  input p_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1_0;

  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire icmp_ln104_reg_211;
  wire img_out_TREADY_int_regslice;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire push;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg_17 U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg_n_9_[0] ),
        .\B_V_data_1_payload_B_reg[7]_0 (\mOutPtr_reg_n_9_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(dst_1_data_empty_n),
        .I4(push),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(dst_1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(dst_1_data_empty_n),
        .I5(dst_1_data_full_n),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(dst_1_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(dst_1_data_empty_n),
        .I1(Q),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(push),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(dst_1_data_empty_n),
        .I3(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_6
   (p_dstgx_data_empty_n,
    p_dstgx_data_full_n,
    p_dstgx_data_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    E,
    D);
  output p_dstgx_data_empty_n;
  output p_dstgx_data_full_n;
  output [7:0]p_dstgx_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg_10 U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_reg_reg(\mOutPtr_reg_n_9_[0] ),
        .p_reg_reg_0(\mOutPtr_reg_n_9_[1] ));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(p_dstgx_data_empty_n),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(p_dstgx_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(p_dstgx_data_full_n),
        .O(full_n_i_1__14_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(p_dstgx_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgx_data_empty_n),
        .I4(E),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_8
   (p_dstgy_data_empty_n,
    p_dstgy_data_full_n,
    full_n_reg_0,
    p_dstgy_data_dout,
    ap_rst_n_inv,
    ap_clk,
    p_dstgx_data_full_n,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    E,
    D);
  output p_dstgy_data_empty_n;
  output p_dstgy_data_full_n;
  output full_n_reg_0;
  output [7:0]p_dstgy_data_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input p_dstgx_data_full_n;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire empty_n_i_1__13_n_9;
  wire full_n_i_1__13_n_9;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_full_n;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg U_sobel_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .mul_ln78_reg_194_reg(\mOutPtr_reg_n_9_[0] ),
        .mul_ln78_reg_194_reg_0(\mOutPtr_reg_n_9_[1] ),
        .p_dstgy_data_dout(p_dstgy_data_dout));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(p_dstgy_data_empty_n),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(p_dstgy_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__13
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(p_dstgy_data_full_n),
        .O(full_n_i_1__13_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(p_dstgy_data_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(E),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg
   (p_dstgy_data_dout,
    mul_ln78_reg_194_reg,
    mul_ln78_reg_194_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]p_dstgy_data_dout;
  input mul_ln78_reg_194_reg;
  input mul_ln78_reg_194_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire mul_ln78_reg_194_reg;
  wire mul_ln78_reg_194_reg_0;
  wire [7:0]p_dstgy_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_2
       (.I0(\SRL_SIG_reg_n_9_[1][7] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][7] ),
        .O(p_dstgy_data_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_3
       (.I0(\SRL_SIG_reg_n_9_[1][6] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][6] ),
        .O(p_dstgy_data_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_4
       (.I0(\SRL_SIG_reg_n_9_[1][5] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][5] ),
        .O(p_dstgy_data_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_5
       (.I0(\SRL_SIG_reg_n_9_[1][4] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][4] ),
        .O(p_dstgy_data_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_6
       (.I0(\SRL_SIG_reg_n_9_[1][3] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][3] ),
        .O(p_dstgy_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_7
       (.I0(\SRL_SIG_reg_n_9_[1][2] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][2] ),
        .O(p_dstgy_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_8
       (.I0(\SRL_SIG_reg_n_9_[1][1] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][1] ),
        .O(p_dstgy_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_ln78_reg_194_reg_i_9
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[0][0] ),
        .O(p_dstgy_data_dout[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg_10
   (p_dstgx_data_dout,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]p_dstgx_data_dout;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire [7:0]p_dstgx_data_dout;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(p_dstgx_data_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(p_dstgx_data_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(p_dstgx_data_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(p_dstgx_data_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(p_dstgx_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(p_dstgx_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(p_dstgx_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(p_dstgx_data_dout[0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fifo_w8_d2_S_ShiftReg_17
   (D,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    icmp_ln104_reg_211,
    \SRL_SIG_reg[0][0]_0 ,
    dst_1_data_full_n,
    ap_enable_reg_pp0_iter3,
    p_dst_data_empty_n,
    ap_enable_reg_pp0_iter1_0,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[7]_0 );
  output [7:0]D;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input icmp_ln104_reg_211;
  input [0:0]\SRL_SIG_reg[0][0]_0 ;
  input dst_1_data_full_n;
  input ap_enable_reg_pp0_iter3;
  input p_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1_0;
  input \B_V_data_1_payload_B_reg[7] ;
  input \B_V_data_1_payload_B_reg[7]_0 ;

  wire \B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire [7:0]D;
  wire \SRL_SIG[0][7]_i_1_n_9 ;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_full_n;
  wire icmp_ln104_reg_211;
  wire p_dst_data_empty_n;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(\SRL_SIG_reg_n_9_[0][0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][1] ),
        .I1(\SRL_SIG_reg_n_9_[0][1] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][2] ),
        .I1(\SRL_SIG_reg_n_9_[0][2] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][3] ),
        .I1(\SRL_SIG_reg_n_9_[0][3] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][4] ),
        .I1(\SRL_SIG_reg_n_9_[0][4] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][5] ),
        .I1(\SRL_SIG_reg_n_9_[0][5] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][6] ),
        .I1(\SRL_SIG_reg_n_9_[0][6] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_9_[1][7] ),
        .I1(\SRL_SIG_reg_n_9_[0][7] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln104_reg_211),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    D,
    DI,
    S,
    \j_fu_72_reg[10] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \sub_reg_164_reg[10] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_72_reg[11] ,
    out,
    icmp_ln111_fu_161_p2_carry,
    icmp_ln111_fu_161_p2_carry_0,
    icmp_ln111_fu_161_p2_carry_1,
    icmp_ln111_fu_161_p2_carry_2,
    icmp_ln111_fu_161_p2_carry_3);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [0:0]D;
  output [3:0]DI;
  output [3:0]S;
  output [1:0]\j_fu_72_reg[10] ;
  output [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\sub_reg_164_reg[10] ;
  output [11:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_1;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [11:0]\j_fu_72_reg[11] ;
  input [11:0]out;
  input [11:0]icmp_ln111_fu_161_p2_carry;
  input icmp_ln111_fu_161_p2_carry_0;
  input icmp_ln111_fu_161_p2_carry_1;
  input icmp_ln111_fu_161_p2_carry_2;
  input icmp_ln111_fu_161_p2_carry_3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [1:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  wire [11:0]icmp_ln111_fu_161_p2_carry;
  wire icmp_ln111_fu_161_p2_carry_0;
  wire icmp_ln111_fu_161_p2_carry_1;
  wire icmp_ln111_fu_161_p2_carry_2;
  wire icmp_ln111_fu_161_p2_carry_3;
  wire [1:0]\j_fu_72_reg[10] ;
  wire [11:0]\j_fu_72_reg[11] ;
  wire \j_fu_72_reg[11]_i_3_n_11 ;
  wire \j_fu_72_reg[11]_i_3_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_10 ;
  wire \j_fu_72_reg[4]_i_1_n_11 ;
  wire \j_fu_72_reg[4]_i_1_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_9 ;
  wire \j_fu_72_reg[8]_i_1_n_10 ;
  wire \j_fu_72_reg[8]_i_1_n_11 ;
  wire \j_fu_72_reg[8]_i_1_n_12 ;
  wire \j_fu_72_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[10] ;
  wire [3:2]\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(dst_1_rows_channel_empty_n),
        .I2(dst_1_cols_channel_empty_n),
        .I3(\ap_CS_fsm[1]_i_2__1_n_9 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0DFF08000D000800)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_2__1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_1),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln106_fu_149_p2_carry__0_i_3
       (.I0(\j_fu_72_reg[11] [10]),
        .I1(out[10]),
        .I2(\j_fu_72_reg[11] [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[11]),
        .O(\j_fu_72_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry__0_i_4
       (.I0(\j_fu_72_reg[11] [8]),
        .I1(out[8]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[9]),
        .I5(\j_fu_72_reg[11] [9]),
        .O(\j_fu_72_reg[10] [0]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln106_fu_149_p2_carry__0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [10]),
        .I5(\j_fu_72_reg[11] [11]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[9]),
        .I4(\j_fu_72_reg[11] [9]),
        .I5(\j_fu_72_reg[11] [8]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_1
       (.I0(\j_fu_72_reg[11] [6]),
        .I1(out[6]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[7]),
        .I5(\j_fu_72_reg[11] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln106_fu_149_p2_carry_i_2
       (.I0(\j_fu_72_reg[11] [4]),
        .I1(out[4]),
        .I2(\j_fu_72_reg[11] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_3
       (.I0(\j_fu_72_reg[11] [2]),
        .I1(out[2]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[3]),
        .I5(\j_fu_72_reg[11] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln106_fu_149_p2_carry_i_4
       (.I0(\j_fu_72_reg[11] [0]),
        .I1(out[0]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[1]),
        .I5(\j_fu_72_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_5
       (.I0(out[6]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[7]),
        .I4(\j_fu_72_reg[11] [7]),
        .I5(\j_fu_72_reg[11] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln106_fu_149_p2_carry_i_6
       (.I0(out[4]),
        .I1(out[5]),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_72_reg[11] [4]),
        .I5(\j_fu_72_reg[11] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_7
       (.I0(out[2]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[3]),
        .I4(\j_fu_72_reg[11] [3]),
        .I5(\j_fu_72_reg[11] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln106_fu_149_p2_carry_i_8
       (.I0(out[0]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[1]),
        .I4(\j_fu_72_reg[11] [1]),
        .I5(\j_fu_72_reg[11] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_1
       (.I0(icmp_ln111_fu_161_p2_carry[10]),
        .I1(icmp_ln111_fu_161_p2_carry[9]),
        .I2(icmp_ln111_fu_161_p2_carry[11]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_3),
        .O(\sub_reg_164_reg[10] [3]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_2
       (.I0(icmp_ln111_fu_161_p2_carry[7]),
        .I1(icmp_ln111_fu_161_p2_carry[6]),
        .I2(icmp_ln111_fu_161_p2_carry[8]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_2),
        .O(\sub_reg_164_reg[10] [2]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_3
       (.I0(icmp_ln111_fu_161_p2_carry[4]),
        .I1(icmp_ln111_fu_161_p2_carry[3]),
        .I2(icmp_ln111_fu_161_p2_carry[5]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_1),
        .O(\sub_reg_164_reg[10] [1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln111_fu_161_p2_carry_i_4
       (.I0(icmp_ln111_fu_161_p2_carry[1]),
        .I1(icmp_ln111_fu_161_p2_carry[0]),
        .I2(icmp_ln111_fu_161_p2_carry[2]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln111_fu_161_p2_carry_0),
        .O(\sub_reg_164_reg[10] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_72[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_fu_72_reg[11] [0]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[11]_i_7 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[4]_i_6 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_3 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_4 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_72[8]_i_5 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_72_reg[11] [5]),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[11]_i_3 
       (.CI(\j_fu_72_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_72_reg[11]_i_3_n_11 ,\j_fu_72_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED [3],grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_72_reg[4]_i_1_n_9 ,\j_fu_72_reg[4]_i_1_n_10 ,\j_fu_72_reg[4]_i_1_n_11 ,\j_fu_72_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[8]_i_1 
       (.CI(\j_fu_72_reg[4]_i_1_n_9 ),
        .CO({\j_fu_72_reg[8]_i_1_n_9 ,\j_fu_72_reg[8]_i_1_n_10 ,\j_fu_72_reg[8]_i_1_n_11 ,\j_fu_72_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_19
   (ap_block_pp0_stage0_11001__0,
    \ap_CS_fsm_reg[1] ,
    S,
    SR,
    E,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \width_reg_160_reg[6] ,
    \width_reg_160_reg[12] ,
    D,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
    \col_fu_58_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    Q,
    CO,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    icmp_ln81_fu_111_p2_carry__0,
    \col_fu_58_reg[12]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    p_dst_data_empty_n,
    \col_fu_58_reg[12]_1 ,
    dst_1_data_full_n,
    ap_rst_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    shift_c_empty_n);
  output ap_block_pp0_stage0_11001__0;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]S;
  output [0:0]SR;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]DI;
  output [3:0]\width_reg_160_reg[6] ;
  output [2:0]\width_reg_160_reg[12] ;
  output [1:0]D;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  output [12:0]\col_fu_58_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [2:0]Q;
  input [0:0]CO;
  input [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  input [13:0]icmp_ln81_fu_111_p2_carry__0;
  input [12:0]\col_fu_58_reg[12]_0 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input p_dst_data_empty_n;
  input \col_fu_58_reg[12]_1 ;
  input dst_1_data_full_n;
  input ap_rst_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input shift_c_empty_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_5;
  wire [12:0]\col_fu_58_reg[12] ;
  wire [12:0]\col_fu_58_reg[12]_0 ;
  wire \col_fu_58_reg[12]_1 ;
  wire \col_fu_58_reg[12]_i_3_n_10 ;
  wire \col_fu_58_reg[12]_i_3_n_11 ;
  wire \col_fu_58_reg[12]_i_3_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_10 ;
  wire \col_fu_58_reg[4]_i_1_n_11 ;
  wire \col_fu_58_reg[4]_i_1_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_9 ;
  wire \col_fu_58_reg[8]_i_1_n_10 ;
  wire \col_fu_58_reg[8]_i_1_n_11 ;
  wire \col_fu_58_reg[8]_i_1_n_12 ;
  wire \col_fu_58_reg[8]_i_1_n_9 ;
  wire dst_1_data_full_n;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire [13:0]icmp_ln81_fu_111_p2_carry__0;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire shift_c_empty_n;
  wire [2:0]\width_reg_160_reg[12] ;
  wire [3:0]\width_reg_160_reg[6] ;
  wire [3:3]\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h5404040404040404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .I2(Q[0]),
        .I3(p_dst_cols_channel_empty_n),
        .I4(p_dst_rows_channel_empty_n),
        .I5(shift_c_empty_n),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8888C000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[12]_1 ),
        .I4(p_dst_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .O(\col_fu_58_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \col_fu_58[12]_i_1 
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \col_fu_58[12]_i_2 
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(p_dst_data_empty_n),
        .I4(\col_fu_58_reg[12]_1 ),
        .I5(dst_1_data_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \col_fu_58[12]_i_4 
       (.I0(dst_1_data_full_n),
        .I1(\col_fu_58_reg[12]_1 ),
        .I2(p_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [12]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_7 
       (.I0(\col_fu_58_reg[12]_0 [10]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_8 
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [0]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [4]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [2]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [8]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [6]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_col_5[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[12]_i_3 
       (.CI(\col_fu_58_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_58_reg[12]_i_3_n_10 ,\col_fu_58_reg[12]_i_3_n_11 ,\col_fu_58_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [12:9]),
        .S(ap_sig_allocacmp_col_5[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_58_reg[4]_i_1_n_9 ,\col_fu_58_reg[4]_i_1_n_10 ,\col_fu_58_reg[4]_i_1_n_11 ,\col_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_col_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [4:1]),
        .S(ap_sig_allocacmp_col_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[8]_i_1 
       (.CI(\col_fu_58_reg[4]_i_1_n_9 ),
        .CO({\col_fu_58_reg[8]_i_1_n_9 ,\col_fu_58_reg[8]_i_1_n_10 ,\col_fu_58_reg[8]_i_1_n_11 ,\col_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [8:5]),
        .S(ap_sig_allocacmp_col_5[8:5]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[12]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(\col_fu_58_reg[12]_0 [12]),
        .I4(icmp_ln81_fu_111_p2_carry__0[13]),
        .O(\width_reg_160_reg[12] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[10]),
        .I1(\col_fu_58_reg[12]_0 [10]),
        .I2(\col_fu_58_reg[12]_0 [11]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[11]),
        .O(\width_reg_160_reg[12] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[8]),
        .I1(\col_fu_58_reg[12]_0 [8]),
        .I2(\col_fu_58_reg[12]_0 [9]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[9]),
        .O(\width_reg_160_reg[12] [0]));
  LUT5 #(
    .INIT(32'h00005999)) 
    icmp_ln81_fu_111_p2_carry__0_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[12]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln81_fu_111_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry__0_i_7
       (.I0(icmp_ln81_fu_111_p2_carry__0[10]),
        .I1(\col_fu_58_reg[12]_0 [10]),
        .I2(icmp_ln81_fu_111_p2_carry__0[11]),
        .I3(\col_fu_58_reg[12]_0 [11]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry__0_i_8
       (.I0(icmp_ln81_fu_111_p2_carry__0[8]),
        .I1(\col_fu_58_reg[12]_0 [8]),
        .I2(icmp_ln81_fu_111_p2_carry__0[9]),
        .I3(\col_fu_58_reg[12]_0 [9]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0[6]),
        .I1(\col_fu_58_reg[12]_0 [6]),
        .I2(\col_fu_58_reg[12]_0 [7]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[4]),
        .I1(\col_fu_58_reg[12]_0 [4]),
        .I2(\col_fu_58_reg[12]_0 [5]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[2]),
        .I1(\col_fu_58_reg[12]_0 [2]),
        .I2(\col_fu_58_reg[12]_0 [3]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_111_p2_carry_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[0]),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .I2(\col_fu_58_reg[12]_0 [1]),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_111_p2_carry__0[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0[6]),
        .I1(\col_fu_58_reg[12]_0 [6]),
        .I2(icmp_ln81_fu_111_p2_carry__0[7]),
        .I3(\col_fu_58_reg[12]_0 [7]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [3]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[4]),
        .I1(\col_fu_58_reg[12]_0 [4]),
        .I2(icmp_ln81_fu_111_p2_carry__0[5]),
        .I3(\col_fu_58_reg[12]_0 [5]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_7
       (.I0(icmp_ln81_fu_111_p2_carry__0[2]),
        .I1(\col_fu_58_reg[12]_0 [2]),
        .I2(icmp_ln81_fu_111_p2_carry__0[3]),
        .I3(\col_fu_58_reg[12]_0 [3]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln81_fu_111_p2_carry_i_8
       (.I0(icmp_ln81_fu_111_p2_carry__0[0]),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .I2(icmp_ln81_fu_111_p2_carry__0[1]),
        .I3(\col_fu_58_reg[12]_0 [1]),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\width_reg_160_reg[6] [0]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_20
   (DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \j_2_fu_60_reg[10] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \j_2_fu_60_reg[11] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    D,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    addr,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    CO,
    ap_rst_n,
    in_mat_data_full_n,
    \j_2_fu_60_reg[11]_0 ,
    img_inp_TVALID_int_regslice,
    \ap_CS_fsm_reg[1]_0 ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n);
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output [1:0]\j_2_fu_60_reg[10] ;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [11:0]\j_2_fu_60_reg[11] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]D;
  input [11:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input addr;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input ap_rst_n;
  input in_mat_data_full_n;
  input \j_2_fu_60_reg[11]_0 ;
  input img_inp_TVALID_int_regslice;
  input \ap_CS_fsm_reg[1]_0 ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [11:0]Q;
  wire [0:0]SR;
  wire addr;
  wire \ap_CS_fsm[2]_i_3_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [1:0]\j_2_fu_60_reg[10] ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire \j_2_fu_60_reg[11]_0 ;
  wire \j_2_fu_60_reg[11]_i_3_n_11 ;
  wire \j_2_fu_60_reg[11]_i_3_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_10 ;
  wire \j_2_fu_60_reg[4]_i_1_n_11 ;
  wire \j_2_fu_60_reg[4]_i_1_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_9 ;
  wire \j_2_fu_60_reg[8]_i_1_n_10 ;
  wire \j_2_fu_60_reg[8]_i_1_n_11 ;
  wire \j_2_fu_60_reg[8]_i_1_n_12 ;
  wire \j_2_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire [3:2]\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000D55500008000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB3FBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1_n_9));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ap_loop_init_int_i_2
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(img_inp_TVALID_int_regslice),
        .I4(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry__0_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[9]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[4]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[4]),
        .O(ap_loop_init_int_reg_4));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry__0_i_3
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[11]),
        .O(\j_2_fu_60_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry__0_i_4
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[9]),
        .O(\j_2_fu_60_reg[10] [0]));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry__0_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[11]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[5]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[5]),
        .O(ap_loop_init_int_reg_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_1
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln81_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_11
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[7]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[3]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[3]),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[5]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[2]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[2]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_13
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[3]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[1]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[1]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln81_fu_107_p2_carry_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[1]),
        .I3(addr),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7[0]),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_2
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln81_fu_107_p2_carry_i_4
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_2_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_2_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \j_2_fu_60[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(\j_2_fu_60_reg[11]_0 ),
        .I4(in_mat_data_full_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[11]_i_3 
       (.CI(\j_2_fu_60_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_2_fu_60_reg[11]_i_3_n_11 ,\j_2_fu_60_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_2_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_2_fu_60_reg[4]_i_1_n_9 ,\j_2_fu_60_reg[4]_i_1_n_10 ,\j_2_fu_60_reg[4]_i_1_n_11 ,\j_2_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[8]_i_1 
       (.CI(\j_2_fu_60_reg[4]_i_1_n_9 ),
        .CO({\j_2_fu_60_reg[8]_i_1_n_9 ,\j_2_fu_60_reg[8]_i_1_n_10 ,\j_2_fu_60_reg[8]_i_1_n_11 ,\j_2_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_22
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \j_fu_52_reg[9] ,
    ap_sig_allocacmp_j_load,
    ap_loop_init_int_reg_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln64_fu_109_p2_carry__0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_reg_0,
    CO,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[8] ,
    sel,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0);
  output [1:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [3:0]\j_fu_52_reg[9] ;
  output [15:0]ap_sig_allocacmp_j_load;
  output [0:0]ap_loop_init_int_reg_0;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]icmp_ln64_fu_109_p2_carry__0;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input [15:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_done_cache_reg_0;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [2:0]\ap_CS_fsm_reg[8] ;
  input sel;
  input [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0;
  wire icmp_ln64_fu_109_p2_carry__0_i_3_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_5_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_6_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_7_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_8_n_9;
  wire [3:0]\j_fu_52_reg[9] ;
  wire sel;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_1
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_2
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_3
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_4
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_1
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_2
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_3
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_4
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_5
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[1]));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[8] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(sel),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[8] [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__0
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0088A088)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(CO),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFF2A2A2A)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln64_fu_109_p2_carry__0_i_1
       (.I0(icmp_ln64_fu_109_p2_carry__0[15]),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[15]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry__0_i_2
       (.I0(icmp_ln64_fu_109_p2_carry__0_i_3_n_9),
        .I1(Q[12]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[12]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry__0_i_3
       (.I0(Q[14]),
        .I1(icmp_ln64_fu_109_p2_carry__0[14]),
        .I2(Q[13]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[13]),
        .O(icmp_ln64_fu_109_p2_carry__0_i_3_n_9));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_1
       (.I0(icmp_ln64_fu_109_p2_carry_i_5_n_9),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[9]),
        .O(\j_fu_52_reg[9] [3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_2
       (.I0(icmp_ln64_fu_109_p2_carry_i_6_n_9),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[6]),
        .O(\j_fu_52_reg[9] [2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_3
       (.I0(icmp_ln64_fu_109_p2_carry_i_7_n_9),
        .I1(Q[3]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[3]),
        .O(\j_fu_52_reg[9] [1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln64_fu_109_p2_carry_i_4
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(icmp_ln64_fu_109_p2_carry__0[0]),
        .I4(icmp_ln64_fu_109_p2_carry_i_8_n_9),
        .O(\j_fu_52_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_5
       (.I0(Q[11]),
        .I1(icmp_ln64_fu_109_p2_carry__0[11]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[10]),
        .O(icmp_ln64_fu_109_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_6
       (.I0(Q[8]),
        .I1(icmp_ln64_fu_109_p2_carry__0[8]),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[7]),
        .O(icmp_ln64_fu_109_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_7
       (.I0(Q[5]),
        .I1(icmp_ln64_fu_109_p2_carry__0[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[4]),
        .O(icmp_ln64_fu_109_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln64_fu_109_p2_carry_i_8
       (.I0(Q[2]),
        .I1(icmp_ln64_fu_109_p2_carry__0[2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[1]),
        .O(icmp_ln64_fu_109_p2_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_52[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_52[15]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_27
   (ap_done_cache_1,
    ap_loop_init_int_reg_0,
    D,
    \ref_tmp1_reg_775_reg[7] ,
    \ref_tmp_reg_770_reg[7] ,
    E,
    \i_fu_76_reg[0] ,
    icmp_ln432_fu_188_p2,
    i_fu_760,
    ap_loop_init_int_reg_1,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
    i_4_fu_194_p2,
    p_0_in,
    \q_fu_80_reg[3] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \ap_CS_fsm_reg[8] ,
    Q,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    ref_tmp1_reg_775,
    \GradientValuesY_fu_68_reg[7] ,
    ref_tmp_reg_770,
    \GradientValuesX_fu_72_reg[7] ,
    ap_enable_reg_pp0_iter3,
    \trunc_ln435_reg_743_reg[7] ,
    \trunc_ln435_reg_743_reg[7]_0 ,
    ap_rst_n,
    q_fu_80);
  output ap_done_cache_1;
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [7:0]\ref_tmp1_reg_775_reg[7] ;
  output [7:0]\ref_tmp_reg_770_reg[7] ;
  output [0:0]E;
  output [0:0]\i_fu_76_reg[0] ;
  output icmp_ln432_fu_188_p2;
  output i_fu_760;
  output ap_loop_init_int_reg_1;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  output [1:0]i_4_fu_194_p2;
  output [0:0]p_0_in;
  output \q_fu_80_reg[3] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[8]_0 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input [7:0]ref_tmp1_reg_775;
  input [7:0]\GradientValuesY_fu_68_reg[7] ;
  input [7:0]ref_tmp_reg_770;
  input [7:0]\GradientValuesX_fu_72_reg[7] ;
  input ap_enable_reg_pp0_iter3;
  input \trunc_ln435_reg_743_reg[7] ;
  input \trunc_ln435_reg_743_reg[7]_0 ;
  input ap_rst_n;
  input [1:0]q_fu_80;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_fu_72_reg[7] ;
  wire [7:0]\GradientValuesY_fu_68_reg[7] ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_init_int_i_1__2_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire [0:0]\i_fu_76_reg[0] ;
  wire icmp_ln432_fu_188_p2;
  wire [0:0]p_0_in;
  wire [1:0]q_fu_80;
  wire \q_fu_80_reg[3] ;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]\ref_tmp1_reg_775_reg[7] ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]\ref_tmp_reg_770_reg[7] ;
  wire \trunc_ln435_reg_743_reg[7] ;
  wire \trunc_ln435_reg_743_reg[7]_0 ;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[0]_i_1 
       (.I0(ref_tmp_reg_770[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [0]),
        .O(\ref_tmp_reg_770_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[1]_i_1 
       (.I0(ref_tmp_reg_770[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [1]),
        .O(\ref_tmp_reg_770_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[2]_i_1 
       (.I0(ref_tmp_reg_770[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [2]),
        .O(\ref_tmp_reg_770_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[3]_i_1 
       (.I0(ref_tmp_reg_770[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [3]),
        .O(\ref_tmp_reg_770_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[4]_i_1 
       (.I0(ref_tmp_reg_770[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [4]),
        .O(\ref_tmp_reg_770_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[5]_i_1 
       (.I0(ref_tmp_reg_770[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [5]),
        .O(\ref_tmp_reg_770_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[6]_i_1 
       (.I0(ref_tmp_reg_770[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [6]),
        .O(\ref_tmp_reg_770_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GradientValuesX_fu_72[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[7]_i_2 
       (.I0(ref_tmp_reg_770[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesX_fu_72_reg[7] [7]),
        .O(\ref_tmp_reg_770_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[0]_i_1 
       (.I0(ref_tmp1_reg_775[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [0]),
        .O(\ref_tmp1_reg_775_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[1]_i_1 
       (.I0(ref_tmp1_reg_775[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [1]),
        .O(\ref_tmp1_reg_775_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[2]_i_1 
       (.I0(ref_tmp1_reg_775[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [2]),
        .O(\ref_tmp1_reg_775_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[3]_i_1 
       (.I0(ref_tmp1_reg_775[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [3]),
        .O(\ref_tmp1_reg_775_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[4]_i_1 
       (.I0(ref_tmp1_reg_775[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [4]),
        .O(\ref_tmp1_reg_775_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[5]_i_1 
       (.I0(ref_tmp1_reg_775[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [5]),
        .O(\ref_tmp1_reg_775_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[6]_i_1 
       (.I0(ref_tmp1_reg_775[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [6]),
        .O(\ref_tmp1_reg_775_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[7]_i_1 
       (.I0(ref_tmp1_reg_775[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(\GradientValuesY_fu_68_reg[7] [7]),
        .O(\ref_tmp1_reg_775_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_0 ),
        .I1(ap_done_cache_1),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF444F444F4F4F444)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(ap_done_cache_1),
        .I5(\ap_CS_fsm_reg[8]_1 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(\trunc_ln435_reg_743_reg[7]_0 ),
        .I3(\trunc_ln435_reg_743_reg[7] ),
        .O(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__2_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_76[0]_i_1__0 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \i_fu_76[1]_i_1 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[8]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_76[1]_i_2 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(i_4_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \icmp_ln432_reg_739[0]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\trunc_ln435_reg_743_reg[7]_0 ),
        .I3(\trunc_ln435_reg_743_reg[7] ),
        .O(icmp_ln432_fu_188_p2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q_fu_80[3]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(q_fu_80[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_fu_80[4]_i_1 
       (.I0(q_fu_80[0]),
        .I1(q_fu_80[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\q_fu_80_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln435_reg_743[7]_i_1 
       (.I0(\trunc_ln435_reg_743_reg[7] ),
        .I1(\trunc_ln435_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\ap_CS_fsm_reg[8]_1 ),
        .O(\i_fu_76_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln435_reg_743[7]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .O(ap_loop_init_int_reg_1));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_28
   (ap_done_cache_0,
    S,
    DI,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \width_reg_68_reg[12] ,
    D,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    SR,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ,
    E,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    \GradientValuesX_reg_735_reg[7] ,
    \GradientValuesY_reg_741_reg[7] ,
    \col_fu_104_reg[12] ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
    \col_fu_104_reg[12]_0 ,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \icmp_ln225_reg_682_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    Q,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[6]_0 ,
    CO,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_rst_n,
    \src_buf3_1_fu_116_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    ap_enable_reg_pp0_iter6,
    \ap_CS_fsm_reg[6]_1 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln225_reg_682,
    in_mat_data_empty_n,
    \P0_fu_120_reg[7] ,
    \P0_fu_120_reg[7]_0 ,
    \P1_fu_124_reg[7] ,
    \P1_fu_124_reg[7]_0 ,
    ap_block_pp0_stage0_subdone);
  output ap_done_cache_0;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output [2:0]\width_reg_68_reg[12] ;
  output [1:0]D;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output [0:0]SR;
  output [0:0]\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  output [0:0]E;
  output [0:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  output [7:0]\GradientValuesX_reg_735_reg[7] ;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output [1:0]\col_fu_104_reg[12] ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  output [12:0]\col_fu_104_reg[12]_0 ;
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [13:0]\icmp_ln225_reg_682_reg[0] ;
  input \ap_CS_fsm_reg[6] ;
  input [12:0]Q;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[6]_0 ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input ap_rst_n;
  input \src_buf3_1_fu_116_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input ap_enable_reg_pp0_iter6;
  input \ap_CS_fsm_reg[6]_1 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln225_reg_682;
  input in_mat_data_empty_n;
  input [7:0]\P0_fu_120_reg[7] ;
  input [7:0]\P0_fu_120_reg[7]_0 ;
  input [7:0]\P1_fu_124_reg[7] ;
  input [7:0]\P1_fu_124_reg[7]_0 ;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_reg_735_reg[7] ;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7] ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_col_1;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire \col_fu_104[12]_i_4_n_9 ;
  wire [1:0]\col_fu_104_reg[12] ;
  wire [12:0]\col_fu_104_reg[12]_0 ;
  wire \col_fu_104_reg[12]_i_3_n_10 ;
  wire \col_fu_104_reg[12]_i_3_n_11 ;
  wire \col_fu_104_reg[12]_i_3_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_10 ;
  wire \col_fu_104_reg[4]_i_1_n_11 ;
  wire \col_fu_104_reg[4]_i_1_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_9 ;
  wire \col_fu_104_reg[8]_i_1_n_10 ;
  wire \col_fu_104_reg[8]_i_1_n_11 ;
  wire \col_fu_104_reg[8]_i_1_n_12 ;
  wire \col_fu_104_reg[8]_i_1_n_9 ;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [2:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire [0:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  wire icmp_ln225_reg_682;
  wire [13:0]\icmp_ln225_reg_682_reg[0] ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  wire in_mat_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_1_fu_132[23]_i_3_n_9 ;
  wire \src_buf3_1_fu_116_reg[0] ;
  wire [2:0]\width_reg_68_reg[12] ;
  wire [3:3]\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[0]_i_1 
       (.I0(\P0_fu_120_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [0]),
        .O(\GradientValuesX_reg_735_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[1]_i_1 
       (.I0(\P0_fu_120_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [1]),
        .O(\GradientValuesX_reg_735_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[2]_i_1 
       (.I0(\P0_fu_120_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [2]),
        .O(\GradientValuesX_reg_735_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[3]_i_1 
       (.I0(\P0_fu_120_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [3]),
        .O(\GradientValuesX_reg_735_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[4]_i_1 
       (.I0(\P0_fu_120_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [4]),
        .O(\GradientValuesX_reg_735_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[5]_i_1 
       (.I0(\P0_fu_120_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [5]),
        .O(\GradientValuesX_reg_735_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[6]_i_1 
       (.I0(\P0_fu_120_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [6]),
        .O(\GradientValuesX_reg_735_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[7]_i_1 
       (.I0(\P0_fu_120_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P0_fu_120_reg[7]_0 [7]),
        .O(\GradientValuesX_reg_735_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[0]_i_1 
       (.I0(\P1_fu_124_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [0]),
        .O(\GradientValuesY_reg_741_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[1]_i_1 
       (.I0(\P1_fu_124_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [1]),
        .O(\GradientValuesY_reg_741_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[2]_i_1 
       (.I0(\P1_fu_124_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [2]),
        .O(\GradientValuesY_reg_741_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[3]_i_1 
       (.I0(\P1_fu_124_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [3]),
        .O(\GradientValuesY_reg_741_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[4]_i_1 
       (.I0(\P1_fu_124_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [4]),
        .O(\GradientValuesY_reg_741_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[5]_i_1 
       (.I0(\P1_fu_124_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [5]),
        .O(\GradientValuesY_reg_741_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[6]_i_1 
       (.I0(\P1_fu_124_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [6]),
        .O(\GradientValuesY_reg_741_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA00EA000000FF00)) 
    \P1_fu_124[7]_i_1 
       (.I0(\src_buf3_1_fu_116_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\src_buf1_1_fu_132[23]_i_3_n_9 ),
        .I5(ap_enable_reg_pp0_iter6),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[7]_i_2 
       (.I0(\P1_fu_124_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\P1_fu_124_reg[7]_0 [7]),
        .O(\GradientValuesY_reg_741_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(ap_done_cache_0),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\ap_CS_fsm_reg[5]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF400440044004400)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_done_cache_0),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready));
  LUT6 #(
    .INIT(64'hFFDDDDDD5DDDDDDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_1_reg_674[11]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[12]_i_1 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\col_fu_104_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \col_fu_104[12]_i_1 
       (.I0(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(CO),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_fu_104[12]_i_2 
       (.I0(CO),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_104[12]_i_4 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(\col_fu_104[12]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[11]),
        .O(ap_sig_allocacmp_col_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_6 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .O(ap_sig_allocacmp_col_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_7 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .O(ap_sig_allocacmp_col_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_2 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[4]),
        .O(ap_sig_allocacmp_col_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_3 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .O(ap_sig_allocacmp_col_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_4 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .O(ap_sig_allocacmp_col_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(ap_sig_allocacmp_col_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_2 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .O(ap_sig_allocacmp_col_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_3 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .O(ap_sig_allocacmp_col_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_4 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .O(ap_sig_allocacmp_col_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_5 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .O(ap_sig_allocacmp_col_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[12]_i_3 
       (.CI(\col_fu_104_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_104_reg[12]_i_3_n_10 ,\col_fu_104_reg[12]_i_3_n_11 ,\col_fu_104_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [12:9]),
        .S({\col_fu_104[12]_i_4_n_9 ,ap_sig_allocacmp_col_1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_104_reg[4]_i_1_n_9 ,\col_fu_104_reg[4]_i_1_n_10 ,\col_fu_104_reg[4]_i_1_n_11 ,\col_fu_104_reg[4]_i_1_n_12 }),
        .CYINIT(\col_fu_104_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [4:1]),
        .S(ap_sig_allocacmp_col_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[8]_i_1 
       (.CI(\col_fu_104_reg[4]_i_1_n_9 ),
        .CO({\col_fu_104_reg[8]_i_1_n_9 ,\col_fu_104_reg[8]_i_1_n_10 ,\col_fu_104_reg[8]_i_1_n_11 ,\col_fu_104_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [8:5]),
        .S(ap_sig_allocacmp_col_1[8:5]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln225_fu_426_p2_carry__0_i_2
       (.I0(\icmp_ln225_reg_682_reg[0] [12]),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(\width_reg_68_reg[12] [2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry__0_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[10]),
        .I3(\icmp_ln225_reg_682_reg[0] [10]),
        .I4(Q[11]),
        .I5(\icmp_ln225_reg_682_reg[0] [11]),
        .O(\width_reg_68_reg[12] [1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry__0_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[8]),
        .I3(\icmp_ln225_reg_682_reg[0] [8]),
        .I4(Q[9]),
        .I5(\icmp_ln225_reg_682_reg[0] [9]),
        .O(\width_reg_68_reg[12] [0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln225_fu_426_p2_carry__0_i_6
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(ap_loop_init_int),
        .I2(Q[12]),
        .I3(\icmp_ln225_reg_682_reg[0] [12]),
        .I4(\icmp_ln225_reg_682_reg[0] [13]),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\icmp_ln225_reg_682_reg[0] [10]),
        .I3(\icmp_ln225_reg_682_reg[0] [11]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(\icmp_ln225_reg_682_reg[0] [8]),
        .I3(\icmp_ln225_reg_682_reg[0] [9]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[6]),
        .I3(\icmp_ln225_reg_682_reg[0] [6]),
        .I4(Q[7]),
        .I5(\icmp_ln225_reg_682_reg[0] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_2
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[4]),
        .I3(\icmp_ln225_reg_682_reg[0] [4]),
        .I4(Q[5]),
        .I5(\icmp_ln225_reg_682_reg[0] [5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_3
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[2]),
        .I3(\icmp_ln225_reg_682_reg[0] [2]),
        .I4(Q[3]),
        .I5(\icmp_ln225_reg_682_reg[0] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8F88FFFF88008F00)) 
    icmp_ln225_fu_426_p2_carry_i_4
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(Q[0]),
        .I3(\icmp_ln225_reg_682_reg[0] [0]),
        .I4(Q[1]),
        .I5(\icmp_ln225_reg_682_reg[0] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\icmp_ln225_reg_682_reg[0] [6]),
        .I3(\icmp_ln225_reg_682_reg[0] [7]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\icmp_ln225_reg_682_reg[0] [4]),
        .I3(\icmp_ln225_reg_682_reg[0] [5]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln225_fu_426_p2_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\icmp_ln225_reg_682_reg[0] [2]),
        .I3(\icmp_ln225_reg_682_reg[0] [3]),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln225_fu_426_p2_carry_i_8
       (.I0(\icmp_ln225_reg_682_reg[0] [1]),
        .I1(\icmp_ln225_reg_682_reg[0] [0]),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ram_reg_0_i_27
       (.I0(\ap_CS_fsm_reg[6]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln225_reg_682),
        .I3(in_mat_data_empty_n),
        .O(\cmp_i_i603_i_reg_614_reg[0] ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    ram_reg_0_i_28
       (.I0(\src_buf3_1_fu_116_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(ap_enable_reg_pp0_iter6),
        .O(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h5444555500000000)) 
    \src_buf1_1_fu_132[23]_i_1 
       (.I0(\src_buf1_1_fu_132[23]_i_3_n_9 ),
        .I1(\src_buf3_1_fu_116_reg[0] ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buf1_1_fu_132[23]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[6] ),
        .O(\src_buf1_1_fu_132[23]_i_3_n_9 ));
endmodule

(* ORIG_REF_NAME = "sobel_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_33
   (ap_done_cache,
    ap_rst_n_0,
    D,
    E,
    we1,
    p_1_in,
    SR,
    address1,
    S,
    DI,
    \col_fu_50_reg[6] ,
    \col_fu_50_reg[6]_0 ,
    \col_fu_50_reg[12] ,
    empty_n_reg,
    \col_fu_50_reg[0] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_50_reg[0]_0 ,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    \col_fu_50_reg[12]_0 ,
    icmp_ln354_fu_114_p2_carry__0,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1);
  output ap_done_cache;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output we1;
  output p_1_in;
  output [0:0]SR;
  output [11:0]address1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\col_fu_50_reg[6] ;
  output [3:0]\col_fu_50_reg[6]_0 ;
  output [12:0]\col_fu_50_reg[12] ;
  output empty_n_reg;
  output \col_fu_50_reg[0] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_50_reg[0]_0 ;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [12:0]\col_fu_50_reg[12]_0 ;
  input [15:0]icmp_ln354_fu_114_p2_carry__0;
  input [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [12:12]ap_sig_allocacmp_col_3;
  wire \col_fu_50_reg[0] ;
  wire \col_fu_50_reg[0]_0 ;
  wire [12:0]\col_fu_50_reg[12] ;
  wire [12:0]\col_fu_50_reg[12]_0 ;
  wire \col_fu_50_reg[12]_i_3_n_10 ;
  wire \col_fu_50_reg[12]_i_3_n_11 ;
  wire \col_fu_50_reg[12]_i_3_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_10 ;
  wire \col_fu_50_reg[4]_i_1_n_11 ;
  wire \col_fu_50_reg[4]_i_1_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_50_reg[6] ;
  wire [3:0]\col_fu_50_reg[6]_0 ;
  wire \col_fu_50_reg[8]_i_1_n_10 ;
  wire \col_fu_50_reg[8]_i_1_n_11 ;
  wire \col_fu_50_reg[8]_i_1_n_12 ;
  wire \col_fu_50_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire [0:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire we1;
  wire \zext_ln360_reg_146[0]_i_2_n_9 ;
  wire [3:3]\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFAFFAAAABBBBAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0B000B00FF000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1__0
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[0]_0 ),
        .I4(in_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .O(\col_fu_50_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \col_fu_50[12]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0]_0 ),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \col_fu_50[12]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(in_mat_data_empty_n),
        .I3(\col_fu_50_reg[0]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[12]_i_4 
       (.I0(\col_fu_50_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_sig_allocacmp_col_3));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [10]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[4]_i_2 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [4]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [2]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [8]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [6]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .O(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[12]_i_3 
       (.CI(\col_fu_50_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_50_reg[12]_i_3_n_10 ,\col_fu_50_reg[12]_i_3_n_11 ,\col_fu_50_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [12:9]),
        .S({ap_sig_allocacmp_col_3,grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_50_reg[4]_i_1_n_9 ,\col_fu_50_reg[4]_i_1_n_10 ,\col_fu_50_reg[4]_i_1_n_11 ,\col_fu_50_reg[4]_i_1_n_12 }),
        .CYINIT(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [4:1]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[8]_i_1 
       (.CI(\col_fu_50_reg[4]_i_1_n_9 ),
        .CO({\col_fu_50_reg[8]_i_1_n_9 ,\col_fu_50_reg[8]_i_1_n_10 ,\col_fu_50_reg[8]_i_1_n_11 ,\col_fu_50_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [8:5]),
        .S(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8:5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln354_fu_114_p2_carry__0_i_1
       (.I0(icmp_ln354_fu_114_p2_carry__0[14]),
        .I1(icmp_ln354_fu_114_p2_carry__0[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln354_fu_114_p2_carry__0_i_2
       (.I0(icmp_ln354_fu_114_p2_carry__0[12]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[12]_0 [12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_3
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(icmp_ln354_fu_114_p2_carry__0[10]),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry__0_i_4
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(icmp_ln354_fu_114_p2_carry__0[8]),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln354_fu_114_p2_carry__0_i_5
       (.I0(icmp_ln354_fu_114_p2_carry__0[15]),
        .I1(icmp_ln354_fu_114_p2_carry__0[14]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln354_fu_114_p2_carry__0_i_6
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [12]),
        .I3(icmp_ln354_fu_114_p2_carry__0[12]),
        .I4(icmp_ln354_fu_114_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_7
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(icmp_ln354_fu_114_p2_carry__0[10]),
        .I3(icmp_ln354_fu_114_p2_carry__0[11]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry__0_i_8
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(icmp_ln354_fu_114_p2_carry__0[8]),
        .I3(icmp_ln354_fu_114_p2_carry__0[9]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_1
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(icmp_ln354_fu_114_p2_carry__0[6]),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_2
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(icmp_ln354_fu_114_p2_carry__0[4]),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_3
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(icmp_ln354_fu_114_p2_carry__0[2]),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln354_fu_114_p2_carry_i_4
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .I3(icmp_ln354_fu_114_p2_carry__0[1]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_5
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(icmp_ln354_fu_114_p2_carry__0[6]),
        .I3(icmp_ln354_fu_114_p2_carry__0[7]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_6
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(icmp_ln354_fu_114_p2_carry__0[4]),
        .I3(icmp_ln354_fu_114_p2_carry__0[5]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln354_fu_114_p2_carry_i_7
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(icmp_ln354_fu_114_p2_carry__0[2]),
        .I3(icmp_ln354_fu_114_p2_carry__0[3]),
        .I4(ap_loop_init_int),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_fu_50_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln354_fu_114_p2_carry_i_8
       (.I0(icmp_ln354_fu_114_p2_carry__0[1]),
        .I1(icmp_ln354_fu_114_p2_carry__0[0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(\col_fu_50_reg[12]_0 [0]),
        .I5(\col_fu_50_reg[12]_0 [1]),
        .O(\col_fu_50_reg[6] [0]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .O(we1));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_10
       (.I0(ADDRARDADDR[4]),
        .I1(\col_fu_50_reg[12]_0 [4]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_11
       (.I0(ADDRARDADDR[3]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_12
       (.I0(ADDRARDADDR[2]),
        .I1(\col_fu_50_reg[12]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_13
       (.I0(ADDRARDADDR[1]),
        .I1(\col_fu_50_reg[12]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_14
       (.I0(ADDRARDADDR[0]),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_3
       (.I0(ADDRARDADDR[11]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_4
       (.I0(ADDRARDADDR[10]),
        .I1(\col_fu_50_reg[12]_0 [10]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[10]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_5
       (.I0(ADDRARDADDR[9]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_6
       (.I0(ADDRARDADDR[8]),
        .I1(\col_fu_50_reg[12]_0 [8]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_7
       (.I0(ADDRARDADDR[7]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_8
       (.I0(ADDRARDADDR[6]),
        .I1(\col_fu_50_reg[12]_0 [6]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_9
       (.I0(ADDRARDADDR[5]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h88F8FFFF88080000)) 
    \zext_ln360_reg_146[0]_i_1 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(\zext_ln360_reg_146[0]_i_2_n_9 ),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(in_mat_data_empty_n),
        .I4(CO),
        .I5(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1),
        .O(\col_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \zext_ln360_reg_146[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(\zext_ln360_reg_146[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \zext_ln360_reg_146[11]_i_1 
       (.I0(CO),
        .I1(in_mat_data_empty_n),
        .I2(\col_fu_50_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'hD0)) 
    \zext_ln360_reg_146[11]_i_2 
       (.I0(\col_fu_50_reg[0]_0 ),
        .I1(in_mat_data_empty_n),
        .I2(CO),
        .O(p_1_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;

  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_15,Vivado 2023.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u
       (.D(D),
        .Q(din0_buf1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "1" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MULT_USAGE = "3" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_15 inst
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1
   (p_dst_data_din,
    empty_n_reg,
    ap_clk,
    p_dstgx_data_dout,
    p_reg_reg,
    P,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_reg_reg_0,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4);
  output [9:0]p_dst_data_din;
  output empty_n_reg;
  input ap_clk;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg;
  input [31:0]P;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_reg_reg_0;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;

  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire empty_n_reg;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .empty_n_reg(empty_n_reg),
        .p_dst_data_din(p_dst_data_din),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_dout(p_dstgx_data_dout),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
   (p_dst_data_din,
    empty_n_reg,
    ap_clk,
    p_dstgx_data_dout,
    p_reg_reg_0,
    P,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_reg_reg_1,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4);
  output [9:0]p_dst_data_din;
  output empty_n_reg;
  input ap_clk;
  input [7:0]p_dstgx_data_dout;
  input [23:0]p_reg_reg_0;
  input [31:0]P;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_reg_reg_1;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;

  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire empty_n_reg;
  wire [9:0]p_dst_data_din;
  wire p_dst_data_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8F008F8F)) 
    mul_ln78_reg_194_reg_i_1
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(p_reg_reg_1),
        .I3(p_dst_data_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .O(empty_n_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dstgx_data_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(empty_n_reg),
        .CEA2(empty_n_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(empty_n_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(empty_n_reg),
        .CEP(empty_n_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_dst_data_din,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    push,
    E,
    \mOutPtr_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    in_mat_data_full_n,
    pop,
    \mOutPtr_reg[0]_0 ,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output push;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input in_mat_data_full_n;
  input pop;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]img_inp_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1_n_9 ;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[10] ;
  wire \B_V_data_1_payload_A_reg_n_9_[11] ;
  wire \B_V_data_1_payload_A_reg_n_9_[12] ;
  wire \B_V_data_1_payload_A_reg_n_9_[13] ;
  wire \B_V_data_1_payload_A_reg_n_9_[14] ;
  wire \B_V_data_1_payload_A_reg_n_9_[15] ;
  wire \B_V_data_1_payload_A_reg_n_9_[16] ;
  wire \B_V_data_1_payload_A_reg_n_9_[17] ;
  wire \B_V_data_1_payload_A_reg_n_9_[18] ;
  wire \B_V_data_1_payload_A_reg_n_9_[19] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[20] ;
  wire \B_V_data_1_payload_A_reg_n_9_[21] ;
  wire \B_V_data_1_payload_A_reg_n_9_[22] ;
  wire \B_V_data_1_payload_A_reg_n_9_[23] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire \B_V_data_1_payload_A_reg_n_9_[8] ;
  wire \B_V_data_1_payload_A_reg_n_9_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[10] ;
  wire \B_V_data_1_payload_B_reg_n_9_[11] ;
  wire \B_V_data_1_payload_B_reg_n_9_[12] ;
  wire \B_V_data_1_payload_B_reg_n_9_[13] ;
  wire \B_V_data_1_payload_B_reg_n_9_[14] ;
  wire \B_V_data_1_payload_B_reg_n_9_[15] ;
  wire \B_V_data_1_payload_B_reg_n_9_[16] ;
  wire \B_V_data_1_payload_B_reg_n_9_[17] ;
  wire \B_V_data_1_payload_B_reg_n_9_[18] ;
  wire \B_V_data_1_payload_B_reg_n_9_[19] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[20] ;
  wire \B_V_data_1_payload_B_reg_n_9_[21] ;
  wire \B_V_data_1_payload_B_reg_n_9_[22] ;
  wire \B_V_data_1_payload_B_reg_n_9_[23] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire \B_V_data_1_payload_B_reg_n_9_[8] ;
  wire \B_V_data_1_payload_B_reg_n_9_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_9;
  wire \B_V_data_1_state[0]_i_1_n_9 ;
  wire \B_V_data_1_state[1]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [0:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY_int_regslice;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire pop;
  wire push;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_9 ),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_inp_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_inp_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_inp_TREADY_int_regslice),
        .I2(img_inp_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_inp_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_mat_data_full_n),
        .O(img_inp_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_inp_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_inp_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_9 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_9 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \j_2_fu_60[11]_i_2 
       (.I0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_inp_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .O(E));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__10 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both__parameterized1
   (img_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_TREADY,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    axi_last_reg_194,
    dst_1_data_empty_n,
    Q,
    img_out_TREADY_int_regslice);
  output [0:0]img_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_TREADY;
  input xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  input axi_last_reg_194;
  input dst_1_data_empty_n;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_9 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_9 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_9;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_9_[0] ;
  wire \B_V_data_1_state_reg_n_9_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire dst_1_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_9_[1] ),
        .I1(dst_1_data_empty_n),
        .I2(Q),
        .I3(img_out_TREADY_int_regslice),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hF7C0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_9_[1] ),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF755)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_9_[0] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_9_[1] ),
        .I4(img_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_9 ),
        .Q(\B_V_data_1_state_reg_n_9_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_9_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "sobel_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    ap_rst_n_0,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \B_V_data_1_state_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr17_out_0,
    mOutPtr0_1,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    dst_1_data_empty_n,
    img_out_TREADY,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    CO,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    ap_loop_init_int,
    \ap_CS_fsm_reg[2]_1 ,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    ap_done_cache,
    \mOutPtr_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_2 ,
    push_2,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output ap_rst_n_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [0:0]E;
  output \B_V_data_1_state_reg[1]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]D;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr17_out_0;
  output mOutPtr0_1;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input ap_done_cache;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input push_2;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_9 ;
  wire \ap_CS_fsm[2]_i_3__1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [7:0]img_out_TDATA;
  wire img_out_TREADY;
  wire mOutPtr0;
  wire mOutPtr0_1;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire push;
  wire push_2;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_9),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_2 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q[2]),
        .I3(dst_1_data_empty_n),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5F5F5FC0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[1]_2 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[2]),
        .I4(dst_1_data_empty_n),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_out_TREADY),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(dst_1_data_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(dst_1_rows_channel_empty_n),
        .I1(dst_1_cols_channel_empty_n),
        .I2(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(dst_1_data_empty_n),
        .O(\B_V_data_1_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE040EF40)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_3__1_n_9 ),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(Q[2]),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Q[2]),
        .I1(dst_1_data_empty_n),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_9 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_loop_init_int_i_2__0
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push_2),
        .O(mOutPtr0_1));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(xfMat2axis_8_0_2160_3840_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_72[11]_i_1 
       (.I0(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \j_fu_72[11]_i_2 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4000555500000000)) 
    \j_fu_72[11]_i_4 
       (.I0(CO),
        .I1(dst_1_data_empty_n),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__3 
       (.I0(empty_n_reg),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__4 
       (.I0(empty_n_reg_0),
        .I1(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__4 
       (.I0(push),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__5 
       (.I0(push_2),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_cols_channel_empty_n),
        .O(mOutPtr17_out_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__3 
       (.I0(push),
        .I1(dst_1_rows_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3__4 
       (.I0(push_2),
        .I1(dst_1_cols_channel_empty_n),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0
   (Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    \height_reg_73_reg[15] ,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    mOutPtr18_out,
    \mOutPtr_reg[1]_0 );
  output Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  output start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  output Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\height_reg_73_reg[15] ;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input mOutPtr18_out;
  input \mOutPtr_reg[1]_0 ;

  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire [0:0]\height_reg_73_reg[15] ;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire mOutPtr0__3;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__12
       (.I0(mOutPtr0__3),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(mOutPtr18_out),
        .I4(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(empty_n_i_1__12_n_9));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    empty_n_i_2__5
       (.I0(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr0__3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF0F0F0F0F)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_once_reg),
        .I5(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \height_reg_73[15]_i_1 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(\height_reg_73_reg[15] ),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .O(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEE7EEEEE11811111)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s
   (\trunc_ln62_reg_223_reg[1]_0 ,
    \trunc_ln62_reg_223_reg[1]_1 ,
    \trunc_ln62_reg_223_reg[1]_2 ,
    \trunc_ln62_reg_223_reg[1]_3 ,
    \trunc_ln62_reg_223_reg[5]_0 ,
    \trunc_ln62_reg_223_reg[5]_1 ,
    \trunc_ln62_reg_223_reg[5]_2 ,
    \trunc_ln62_reg_223_reg[5]_3 ,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    ap_clk,
    \ref_tmp_reg_770_reg[0] ,
    Q,
    \out_pix_6_reg_218_reg[14]_0 ,
    \out_pix_6_reg_218_reg[14]_1 );
  output \trunc_ln62_reg_223_reg[1]_0 ;
  output \trunc_ln62_reg_223_reg[1]_1 ;
  output \trunc_ln62_reg_223_reg[1]_2 ;
  output \trunc_ln62_reg_223_reg[1]_3 ;
  output \trunc_ln62_reg_223_reg[5]_0 ;
  output \trunc_ln62_reg_223_reg[5]_1 ;
  output \trunc_ln62_reg_223_reg[5]_2 ;
  output \trunc_ln62_reg_223_reg[5]_3 ;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input \ref_tmp_reg_770_reg[0] ;
  input [7:0]Q;
  input [7:0]\out_pix_6_reg_218_reg[14]_0 ;
  input [7:0]\out_pix_6_reg_218_reg[14]_1 ;

  wire [7:0]Q;
  wire [7:0]add_ln69_fu_149_p2;
  wire add_ln69_fu_149_p2_carry__0_i_1_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_2_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_3_n_9;
  wire add_ln69_fu_149_p2_carry__0_i_4_n_9;
  wire add_ln69_fu_149_p2_carry__0_n_10;
  wire add_ln69_fu_149_p2_carry__0_n_11;
  wire add_ln69_fu_149_p2_carry__0_n_12;
  wire add_ln69_fu_149_p2_carry_i_1_n_9;
  wire add_ln69_fu_149_p2_carry_i_2_n_9;
  wire add_ln69_fu_149_p2_carry_i_3_n_9;
  wire add_ln69_fu_149_p2_carry_i_4_n_9;
  wire add_ln69_fu_149_p2_carry_i_5_n_9;
  wire add_ln69_fu_149_p2_carry_n_10;
  wire add_ln69_fu_149_p2_carry_n_11;
  wire add_ln69_fu_149_p2_carry_n_12;
  wire add_ln69_fu_149_p2_carry_n_9;
  wire ap_clk;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_11;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_14;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_1__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8__1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [14:8]out_pix_6_reg_218;
  wire [7:0]\out_pix_6_reg_218_reg[14]_0 ;
  wire [7:0]\out_pix_6_reg_218_reg[14]_1 ;
  wire out_pix_fu_139_p2_carry__0_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry__0_i_4__0_n_9;
  wire out_pix_fu_139_p2_carry__0_n_10;
  wire out_pix_fu_139_p2_carry__0_n_11;
  wire out_pix_fu_139_p2_carry__0_n_12;
  wire out_pix_fu_139_p2_carry__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry__1_n_11;
  wire out_pix_fu_139_p2_carry__1_n_12;
  wire out_pix_fu_139_p2_carry__1_n_9;
  wire out_pix_fu_139_p2_carry_i_1__0_n_9;
  wire out_pix_fu_139_p2_carry_i_2__0_n_9;
  wire out_pix_fu_139_p2_carry_i_3__0_n_9;
  wire out_pix_fu_139_p2_carry_i_4__0_n_9;
  wire out_pix_fu_139_p2_carry_i_5__0_n_9;
  wire out_pix_fu_139_p2_carry_n_10;
  wire out_pix_fu_139_p2_carry_n_11;
  wire out_pix_fu_139_p2_carry_n_12;
  wire out_pix_fu_139_p2_carry_n_9;
  wire [0:0]p_2_in;
  wire \ref_tmp_reg_770_reg[0] ;
  wire [2:0]tmp_10_fu_162_p4;
  wire [7:0]trunc_ln62_reg_223;
  wire \trunc_ln62_reg_223_reg[1]_0 ;
  wire \trunc_ln62_reg_223_reg[1]_1 ;
  wire \trunc_ln62_reg_223_reg[1]_2 ;
  wire \trunc_ln62_reg_223_reg[1]_3 ;
  wire \trunc_ln62_reg_223_reg[5]_0 ;
  wire \trunc_ln62_reg_223_reg[5]_1 ;
  wire \trunc_ln62_reg_223_reg[5]_2 ;
  wire \trunc_ln62_reg_223_reg[5]_3 ;
  wire [0:0]NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln69_fu_149_p2_carry
       (.CI(1'b0),
        .CO({add_ln69_fu_149_p2_carry_n_9,add_ln69_fu_149_p2_carry_n_10,add_ln69_fu_149_p2_carry_n_11,add_ln69_fu_149_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({add_ln69_fu_149_p2_carry_i_1_n_9,1'b1,trunc_ln62_reg_223[1:0]}),
        .O({add_ln69_fu_149_p2[3:1],NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln69_fu_149_p2_carry_i_2_n_9,add_ln69_fu_149_p2_carry_i_3_n_9,add_ln69_fu_149_p2_carry_i_4_n_9,add_ln69_fu_149_p2_carry_i_5_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln69_fu_149_p2_carry__0
       (.CI(add_ln69_fu_149_p2_carry_n_9),
        .CO({NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED[3],add_ln69_fu_149_p2_carry__0_n_10,add_ln69_fu_149_p2_carry__0_n_11,add_ln69_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln62_reg_223[5:3]}),
        .O(add_ln69_fu_149_p2[7:4]),
        .S({add_ln69_fu_149_p2_carry__0_i_1_n_9,add_ln69_fu_149_p2_carry__0_i_2_n_9,add_ln69_fu_149_p2_carry__0_i_3_n_9,add_ln69_fu_149_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_1
       (.I0(trunc_ln62_reg_223[7]),
        .I1(trunc_ln62_reg_223[6]),
        .O(add_ln69_fu_149_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_2
       (.I0(trunc_ln62_reg_223[5]),
        .I1(trunc_ln62_reg_223[6]),
        .O(add_ln69_fu_149_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_3
       (.I0(trunc_ln62_reg_223[4]),
        .I1(trunc_ln62_reg_223[5]),
        .O(add_ln69_fu_149_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln69_fu_149_p2_carry__0_i_4
       (.I0(trunc_ln62_reg_223[3]),
        .I1(trunc_ln62_reg_223[4]),
        .O(add_ln69_fu_149_p2_carry__0_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_1
       (.I0(trunc_ln62_reg_223[3]),
        .O(add_ln69_fu_149_p2_carry_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_2
       (.I0(trunc_ln62_reg_223[3]),
        .O(add_ln69_fu_149_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_3
       (.I0(trunc_ln62_reg_223[2]),
        .O(add_ln69_fu_149_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_4
       (.I0(trunc_ln62_reg_223[1]),
        .O(add_ln69_fu_149_p2_carry_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln69_fu_149_p2_carry_i_5
       (.I0(trunc_ln62_reg_223[0]),
        .O(add_ln69_fu_149_p2_carry_i_5_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry_i_2__1_n_9,out_pix_6_fu_100_p2__1_carry_i_3__1_n_9,p_2_in}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_5__1_n_9,out_pix_6_fu_100_p2__1_carry_i_6__1_n_9,out_pix_6_fu_100_p2__1_carry_i_7__1_n_9,out_pix_6_fu_100_p2__1_carry_i_8__1_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9}));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10__1
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11__1
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12__1
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9));
  LUT6 #(
    .INIT(64'h0000000000000069)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I5(\out_pix_6_reg_218_reg[14]_0 [0]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [6]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I4(Q[6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [4]),
        .I4(Q[5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [3]),
        .I4(Q[4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9));
  LUT5 #(
    .INIT(32'h66696999)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8__1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9),
        .I2(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I4(Q[3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9__1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_11,out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9,out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3],out_pix_6_fu_100_p2__1_carry__1_n_14,out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_3_n_9,out_pix_6_fu_100_p2__1_carry__1_i_4_n_9}));
  LUT4 #(
    .INIT(16'h0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1__1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000006900696969)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [5]),
        .I5(\out_pix_6_reg_218_reg[14]_1 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9));
  LUT4 #(
    .INIT(16'h0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_3
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_3_n_9));
  LUT5 #(
    .INIT(32'h99969666)) 
    out_pix_6_fu_100_p2__1_carry__1_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9),
        .I1(\out_pix_6_reg_218_reg[14]_0 [7]),
        .I2(\out_pix_6_reg_218_reg[14]_1 [7]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [6]),
        .I4(Q[7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_4_n_9));
  LUT6 #(
    .INIT(64'h01FEFE01FE0101FE)) 
    out_pix_6_fu_100_p2__1_carry_i_1__1
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I3(\out_pix_6_reg_218_reg[14]_0 [2]),
        .I4(\out_pix_6_reg_218_reg[14]_1 [3]),
        .I5(Q[3]),
        .O(out_pix_6_fu_100_p2__1_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_6_fu_100_p2__1_carry_i_2__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_3__1
       (.I0(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_6_fu_100_p2__1_carry_i_4__1
       (.I0(Q[0]),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h95)) 
    out_pix_6_fu_100_p2__1_carry_i_5__1
       (.I0(out_pix_6_fu_100_p2__1_carry_i_1__1_n_9),
        .I1(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I2(\out_pix_6_reg_218_reg[14]_0 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_5__1_n_9));
  LUT5 #(
    .INIT(32'h96969669)) 
    out_pix_6_fu_100_p2__1_carry_i_6__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [2]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [1]),
        .I2(Q[2]),
        .I3(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I4(\out_pix_6_reg_218_reg[14]_0 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_6__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_7__1
       (.I0(\out_pix_6_reg_218_reg[14]_1 [1]),
        .I1(\out_pix_6_reg_218_reg[14]_0 [0]),
        .I2(Q[1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_8__1
       (.I0(Q[0]),
        .I1(\out_pix_6_reg_218_reg[14]_1 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8__1_n_9));
  FDRE \out_pix_6_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_14),
        .Q(out_pix_6_reg_218[14]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(out_pix_6_reg_218[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(out_pix_6_reg_218[9]),
        .R(1'b0));
  CARRY4 out_pix_fu_139_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2_carry_n_9,out_pix_fu_139_p2_carry_n_10,out_pix_fu_139_p2_carry_n_11,out_pix_fu_139_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_fu_139_p2_carry_i_1__0_n_9,1'b1,trunc_ln62_reg_223[1:0]}),
        .O({NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED[3:1],add_ln69_fu_149_p2[0]}),
        .S({out_pix_fu_139_p2_carry_i_2__0_n_9,out_pix_fu_139_p2_carry_i_3__0_n_9,out_pix_fu_139_p2_carry_i_4__0_n_9,out_pix_fu_139_p2_carry_i_5__0_n_9}));
  CARRY4 out_pix_fu_139_p2_carry__0
       (.CI(out_pix_fu_139_p2_carry_n_9),
        .CO({out_pix_fu_139_p2_carry__0_n_9,out_pix_fu_139_p2_carry__0_n_10,out_pix_fu_139_p2_carry__0_n_11,out_pix_fu_139_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(trunc_ln62_reg_223[6:3]),
        .O(NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2_carry__0_i_1__0_n_9,out_pix_fu_139_p2_carry__0_i_2__0_n_9,out_pix_fu_139_p2_carry__0_i_3__0_n_9,out_pix_fu_139_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_1__0
       (.I0(trunc_ln62_reg_223[6]),
        .I1(trunc_ln62_reg_223[7]),
        .O(out_pix_fu_139_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_2__0
       (.I0(trunc_ln62_reg_223[5]),
        .I1(trunc_ln62_reg_223[6]),
        .O(out_pix_fu_139_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_3__0
       (.I0(trunc_ln62_reg_223[4]),
        .I1(trunc_ln62_reg_223[5]),
        .O(out_pix_fu_139_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__0_i_4__0
       (.I0(trunc_ln62_reg_223[3]),
        .I1(trunc_ln62_reg_223[4]),
        .O(out_pix_fu_139_p2_carry__0_i_4__0_n_9));
  CARRY4 out_pix_fu_139_p2_carry__1
       (.CI(out_pix_fu_139_p2_carry__0_n_9),
        .CO({out_pix_fu_139_p2_carry__1_n_9,NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED[2],out_pix_fu_139_p2_carry__1_n_11,out_pix_fu_139_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,out_pix_6_reg_218[9:8],trunc_ln62_reg_223[7]}),
        .O({NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED[3],tmp_10_fu_162_p4}),
        .S({1'b1,out_pix_fu_139_p2_carry__1_i_1__0_n_9,out_pix_fu_139_p2_carry__1_i_2__0_n_9,out_pix_fu_139_p2_carry__1_i_3__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_1__0
       (.I0(out_pix_6_reg_218[9]),
        .I1(out_pix_6_reg_218[14]),
        .O(out_pix_fu_139_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_2__0
       (.I0(out_pix_6_reg_218[8]),
        .I1(out_pix_6_reg_218[9]),
        .O(out_pix_fu_139_p2_carry__1_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_139_p2_carry__1_i_3__0
       (.I0(trunc_ln62_reg_223[7]),
        .I1(out_pix_6_reg_218[8]),
        .O(out_pix_fu_139_p2_carry__1_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_1__0
       (.I0(trunc_ln62_reg_223[3]),
        .O(out_pix_fu_139_p2_carry_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_2__0
       (.I0(trunc_ln62_reg_223[3]),
        .O(out_pix_fu_139_p2_carry_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_3__0
       (.I0(trunc_ln62_reg_223[2]),
        .O(out_pix_fu_139_p2_carry_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_4__0
       (.I0(trunc_ln62_reg_223[1]),
        .O(out_pix_fu_139_p2_carry_i_4__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_139_p2_carry_i_5__0
       (.I0(trunc_ln62_reg_223[0]),
        .O(out_pix_fu_139_p2_carry_i_5__0_n_9));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[0]_i_1 
       (.I0(add_ln69_fu_149_p2[0]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[1]_i_1 
       (.I0(add_ln69_fu_149_p2[1]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[2]_i_1 
       (.I0(add_ln69_fu_149_p2[2]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[3]_i_1 
       (.I0(add_ln69_fu_149_p2[3]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[4]_i_1 
       (.I0(add_ln69_fu_149_p2[4]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[5]_i_1 
       (.I0(add_ln69_fu_149_p2[5]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[6]_i_1 
       (.I0(add_ln69_fu_149_p2[6]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \ref_tmp_reg_770[7]_i_1 
       (.I0(tmp_10_fu_162_p4[0]),
        .I1(tmp_10_fu_162_p4[1]),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(out_pix_fu_139_p2_carry__1_n_9),
        .I4(\ref_tmp_reg_770_reg[0] ),
        .O(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ref_tmp_reg_770[7]_i_3 
       (.I0(add_ln69_fu_149_p2[7]),
        .I1(out_pix_fu_139_p2_carry__1_n_9),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[1]),
        .I4(tmp_10_fu_162_p4[0]),
        .O(\trunc_ln62_reg_223_reg[5]_3 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(trunc_ln62_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(trunc_ln62_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(trunc_ln62_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(trunc_ln62_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(trunc_ln62_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(trunc_ln62_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(trunc_ln62_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(trunc_ln62_reg_223[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s_29
   (D,
    \out_pix_6_reg_218_reg[10]_0 ,
    \out_pix_6_reg_218_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10]_2 ,
    \out_pix_6_reg_218_reg[10]_3 ,
    \out_pix_6_reg_218_reg[10]_4 ,
    \out_pix_6_reg_218_reg[10]_5 ,
    \out_pix_6_reg_218_reg[10]_6 ,
    Q,
    ap_clk,
    \out_pix_6_reg_218_reg[10]_7 ,
    \out_pix_6_reg_218_reg[10]_8 ,
    \out_pix_6_reg_218_reg[10]_9 ,
    \out_pix_6_reg_218_reg[10]_10 ,
    ap_return_0_int_reg,
    \GradientValuesX_reg_735_reg[0] ,
    \b2_val_read_reg_206_reg[7]_0 ,
    \m2_val_read_reg_212_reg[7]_0 );
  output [6:0]D;
  output \out_pix_6_reg_218_reg[10]_0 ;
  output \out_pix_6_reg_218_reg[10]_1 ;
  output \out_pix_6_reg_218_reg[10]_2 ;
  output \out_pix_6_reg_218_reg[10]_3 ;
  output \out_pix_6_reg_218_reg[10]_4 ;
  output \out_pix_6_reg_218_reg[10]_5 ;
  output \out_pix_6_reg_218_reg[10]_6 ;
  output [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_6_reg_218_reg[10]_7 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_8 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_9 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_10 ;
  input [6:0]ap_return_0_int_reg;
  input \GradientValuesX_reg_735_reg[0] ;
  input [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  input [7:0]\m2_val_read_reg_212_reg[7]_0 ;

  wire [6:0]D;
  wire \GradientValuesX_reg_735_reg[0] ;
  wire [7:0]Q;
  wire [6:0]add_ln69_fu_149_p2;
  wire ap_clk;
  wire [6:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[3]_i_3_n_9 ;
  wire \ap_return_0_int_reg[3]_i_4_n_9 ;
  wire \ap_return_0_int_reg[3]_i_5_n_9 ;
  wire \ap_return_0_int_reg[3]_i_6_n_9 ;
  wire \ap_return_0_int_reg[3]_i_7_n_9 ;
  wire \ap_return_0_int_reg[6]_i_2_n_9 ;
  wire \ap_return_0_int_reg[6]_i_4_n_9 ;
  wire \ap_return_0_int_reg[6]_i_5_n_9 ;
  wire \ap_return_0_int_reg[6]_i_6_n_9 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_10 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_11 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_12 ;
  wire \ap_return_0_int_reg_reg[3]_i_2_n_9 ;
  wire \ap_return_0_int_reg_reg[6]_i_3_n_11 ;
  wire \ap_return_0_int_reg_reg[6]_i_3_n_12 ;
  wire [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  wire [7:0]\m2_val_read_reg_212_reg[7]_0 ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_13_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_14_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_15_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_16_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_17_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_18_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_19_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_10_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_11_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_12_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_13_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_14_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_1_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_4_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_9_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [10:7]out_pix_6_reg_218;
  wire \out_pix_6_reg_218_reg[10]_0 ;
  wire \out_pix_6_reg_218_reg[10]_1 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_10 ;
  wire \out_pix_6_reg_218_reg[10]_2 ;
  wire \out_pix_6_reg_218_reg[10]_3 ;
  wire \out_pix_6_reg_218_reg[10]_4 ;
  wire \out_pix_6_reg_218_reg[10]_5 ;
  wire \out_pix_6_reg_218_reg[10]_6 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_7 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_8 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_9 ;
  wire out_pix_fu_139_p2_carry__0_i_1_n_9;
  wire out_pix_fu_139_p2_carry__0_i_2_n_9;
  wire out_pix_fu_139_p2_carry__0_i_3_n_9;
  wire out_pix_fu_139_p2_carry__0_i_4_n_9;
  wire out_pix_fu_139_p2_carry__0_i_5_n_9;
  wire out_pix_fu_139_p2_carry__0_i_6_n_9;
  wire out_pix_fu_139_p2_carry__0_i_7_n_9;
  wire out_pix_fu_139_p2_carry__0_i_8_n_9;
  wire out_pix_fu_139_p2_carry__0_n_10;
  wire out_pix_fu_139_p2_carry__0_n_11;
  wire out_pix_fu_139_p2_carry__0_n_12;
  wire out_pix_fu_139_p2_carry__0_n_9;
  wire out_pix_fu_139_p2_carry__1_i_1_n_9;
  wire out_pix_fu_139_p2_carry__1_i_2_n_9;
  wire out_pix_fu_139_p2_carry__1_i_3_n_9;
  wire out_pix_fu_139_p2_carry__1_n_10;
  wire out_pix_fu_139_p2_carry__1_n_11;
  wire out_pix_fu_139_p2_carry__1_n_12;
  wire out_pix_fu_139_p2_carry__1_n_9;
  wire out_pix_fu_139_p2_carry__2_n_10;
  wire out_pix_fu_139_p2_carry__2_n_11;
  wire out_pix_fu_139_p2_carry__2_n_12;
  wire out_pix_fu_139_p2_carry_i_1_n_9;
  wire out_pix_fu_139_p2_carry_i_2_n_9;
  wire out_pix_fu_139_p2_carry_i_3_n_9;
  wire out_pix_fu_139_p2_carry_i_4_n_9;
  wire out_pix_fu_139_p2_carry_i_5_n_9;
  wire out_pix_fu_139_p2_carry_i_6_n_9;
  wire out_pix_fu_139_p2_carry_n_10;
  wire out_pix_fu_139_p2_carry_n_11;
  wire out_pix_fu_139_p2_carry_n_12;
  wire out_pix_fu_139_p2_carry_n_9;
  wire [6:0]tmp_10_fu_162_p4;
  wire [7:7]tmp_10_fu_162_p4_0;
  wire [6:0]trunc_ln62_reg_223;
  wire \trunc_ln62_reg_223[0]_i_1_n_9 ;
  wire [8:1]zext_ln60_fu_117_p1;
  wire [0:0]\NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[0]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[0]),
        .I4(ap_return_0_int_reg[0]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[1]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[1]),
        .I4(ap_return_0_int_reg[1]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[2]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[2]),
        .I4(ap_return_0_int_reg[2]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[3]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[3]),
        .I4(ap_return_0_int_reg[3]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[4]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[4]),
        .I4(ap_return_0_int_reg[4]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[5]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[5]),
        .I4(ap_return_0_int_reg[5]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesX_reg_735[6]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[6]),
        .I4(ap_return_0_int_reg[6]),
        .I5(\GradientValuesX_reg_735_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[0]),
        .O(\out_pix_6_reg_218_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[1]),
        .O(\out_pix_6_reg_218_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[2]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[2]),
        .O(\out_pix_6_reg_218_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[3]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[3]),
        .O(\out_pix_6_reg_218_reg[10]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_0_int_reg[3]_i_3 
       (.I0(zext_ln60_fu_117_p1[2]),
        .I1(Q[2]),
        .I2(trunc_ln62_reg_223[2]),
        .O(\ap_return_0_int_reg[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[3]_i_4 
       (.I0(Q[3]),
        .I1(trunc_ln62_reg_223[3]),
        .I2(zext_ln60_fu_117_p1[3]),
        .I3(out_pix_fu_139_p2_carry_i_1_n_9),
        .O(\ap_return_0_int_reg[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \ap_return_0_int_reg[3]_i_5 
       (.I0(Q[2]),
        .I1(trunc_ln62_reg_223[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .I3(trunc_ln62_reg_223[1]),
        .I4(Q[1]),
        .O(\ap_return_0_int_reg[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_0_int_reg[3]_i_6 
       (.I0(Q[1]),
        .I1(trunc_ln62_reg_223[1]),
        .I2(zext_ln60_fu_117_p1[1]),
        .O(\ap_return_0_int_reg[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_0_int_reg[3]_i_7 
       (.I0(trunc_ln62_reg_223[0]),
        .I1(Q[0]),
        .O(\ap_return_0_int_reg[3]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[4]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[4]),
        .O(\out_pix_6_reg_218_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[5]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[5]),
        .O(\out_pix_6_reg_218_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_0_int_reg[6]_i_1 
       (.I0(tmp_10_fu_162_p4_0),
        .I1(\ap_return_0_int_reg[6]_i_2_n_9 ),
        .I2(tmp_10_fu_162_p4[6]),
        .I3(add_ln69_fu_149_p2[6]),
        .O(\out_pix_6_reg_218_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_0_int_reg[6]_i_2 
       (.I0(tmp_10_fu_162_p4[0]),
        .I1(tmp_10_fu_162_p4[1]),
        .I2(tmp_10_fu_162_p4[2]),
        .I3(tmp_10_fu_162_p4[3]),
        .I4(tmp_10_fu_162_p4[4]),
        .I5(tmp_10_fu_162_p4[5]),
        .O(\ap_return_0_int_reg[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_4 
       (.I0(out_pix_fu_139_p2_carry__0_i_2_n_9),
        .I1(trunc_ln62_reg_223[6]),
        .I2(Q[6]),
        .I3(zext_ln60_fu_117_p1[6]),
        .O(\ap_return_0_int_reg[6]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_5 
       (.I0(out_pix_fu_139_p2_carry__0_i_3_n_9),
        .I1(trunc_ln62_reg_223[5]),
        .I2(Q[5]),
        .I3(zext_ln60_fu_117_p1[5]),
        .O(\ap_return_0_int_reg[6]_i_5_n_9 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_0_int_reg[6]_i_6 
       (.I0(Q[4]),
        .I1(trunc_ln62_reg_223[4]),
        .I2(zext_ln60_fu_117_p1[4]),
        .I3(out_pix_fu_139_p2_carry__0_i_4_n_9),
        .O(\ap_return_0_int_reg[6]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_0_int_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_return_0_int_reg_reg[3]_i_2_n_9 ,\ap_return_0_int_reg_reg[3]_i_2_n_10 ,\ap_return_0_int_reg_reg[3]_i_2_n_11 ,\ap_return_0_int_reg_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry_i_1_n_9,\ap_return_0_int_reg[3]_i_3_n_9 ,zext_ln60_fu_117_p1[1],trunc_ln62_reg_223[0]}),
        .O({add_ln69_fu_149_p2[3:1],\NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\ap_return_0_int_reg[3]_i_4_n_9 ,\ap_return_0_int_reg[3]_i_5_n_9 ,\ap_return_0_int_reg[3]_i_6_n_9 ,\ap_return_0_int_reg[3]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_0_int_reg_reg[6]_i_3 
       (.CI(\ap_return_0_int_reg_reg[3]_i_2_n_9 ),
        .CO({\NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED [3:2],\ap_return_0_int_reg_reg[6]_i_3_n_11 ,\ap_return_0_int_reg_reg[6]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_fu_139_p2_carry__0_i_3_n_9,out_pix_fu_139_p2_carry__0_i_4_n_9}),
        .O({\NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED [3],add_ln69_fu_149_p2[6:4]}),
        .S({1'b0,\ap_return_0_int_reg[6]_i_4_n_9 ,\ap_return_0_int_reg[6]_i_5_n_9 ,\ap_return_0_int_reg[6]_i_6_n_9 }));
  FDRE \b2_val_read_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [0]),
        .Q(zext_ln60_fu_117_p1[1]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [1]),
        .Q(zext_ln60_fu_117_p1[2]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [2]),
        .Q(zext_ln60_fu_117_p1[3]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [3]),
        .Q(zext_ln60_fu_117_p1[4]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [4]),
        .Q(zext_ln60_fu_117_p1[5]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [5]),
        .Q(zext_ln60_fu_117_p1[6]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [6]),
        .Q(zext_ln60_fu_117_p1[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [7]),
        .Q(zext_ln60_fu_117_p1[8]),
        .R(1'b0));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1_n_9,out_pix_6_fu_100_p2__1_carry_i_2_n_9,out_pix_6_fu_100_p2__1_carry_i_3_n_9,1'b0}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_4_n_9,out_pix_6_fu_100_p2__1_carry_i_5_n_9,out_pix_6_fu_100_p2__1_carry_i_6_n_9,out_pix_6_fu_100_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10
       (.I0(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11
       (.I0(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12
       (.I0(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_13
       (.I0(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_14
       (.I0(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_15
       (.I0(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_16
       (.I0(\out_pix_6_reg_218_reg[10]_10 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_17
       (.I0(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_18
       (.I0(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_18_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_19
       (.I0(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_19_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [4]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [1]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [6]),
        .I4(\out_pix_6_reg_218_reg[10]_10 [7]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_15_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_16_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_17_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_14_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_18_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9
       (.I0(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_1_n_9}));
  LUT6 #(
    .INIT(64'h17FF017F017F0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1
       (.I0(\out_pix_6_reg_218_reg[10]_8 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_10 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__1_i_2_n_9),
        .I5(\out_pix_6_reg_218_reg[10]_7 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2
       (.I0(\out_pix_6_reg_218_reg[10]_10 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_6_fu_100_p2__1_carry_i_1
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_10
       (.I0(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_11
       (.I0(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_6_fu_100_p2__1_carry_i_12
       (.I0(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_13
       (.I0(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry_i_14
       (.I0(\out_pix_6_reg_218_reg[10]_10 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h17FF0017001717FF)) 
    out_pix_6_fu_100_p2__1_carry_i_2
       (.I0(\out_pix_6_reg_218_reg[10]_10 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [1]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_10_n_9),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_9 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    out_pix_6_fu_100_p2__1_carry_i_3
       (.I0(\out_pix_6_reg_218_reg[10]_7 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_6_fu_100_p2__1_carry_i_4
       (.I0(out_pix_6_fu_100_p2__1_carry_i_9_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_12_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_9 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_6_fu_100_p2__1_carry_i_5
       (.I0(out_pix_6_fu_100_p2__1_carry_i_2_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_8_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_6_fu_100_p2__1_carry_i_6
       (.I0(out_pix_6_fu_100_p2__1_carry_i_3_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_8 [2]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [1]),
        .I3(\out_pix_6_reg_218_reg[10]_9 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_14_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_6_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    out_pix_6_fu_100_p2__1_carry_i_7
       (.I0(\out_pix_6_reg_218_reg[10]_7 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_6_fu_100_p2__1_carry_i_8
       (.I0(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_7 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_9 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry_i_9
       (.I0(\out_pix_6_reg_218_reg[10]_8 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_9 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_10 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_7 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_9_n_9));
  FDRE \out_pix_6_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(out_pix_6_reg_218[10]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(out_pix_6_reg_218[7]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(out_pix_6_reg_218[8]),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(out_pix_6_reg_218[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2_carry_n_9,out_pix_fu_139_p2_carry_n_10,out_pix_fu_139_p2_carry_n_11,out_pix_fu_139_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry_i_1_n_9,out_pix_fu_139_p2_carry_i_2_n_9,zext_ln60_fu_117_p1[1],trunc_ln62_reg_223[0]}),
        .O({NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED[3:1],add_ln69_fu_149_p2[0]}),
        .S({out_pix_fu_139_p2_carry_i_3_n_9,out_pix_fu_139_p2_carry_i_4_n_9,out_pix_fu_139_p2_carry_i_5_n_9,out_pix_fu_139_p2_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__0
       (.CI(out_pix_fu_139_p2_carry_n_9),
        .CO({out_pix_fu_139_p2_carry__0_n_9,out_pix_fu_139_p2_carry__0_n_10,out_pix_fu_139_p2_carry__0_n_11,out_pix_fu_139_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2_carry__0_i_1_n_9,out_pix_fu_139_p2_carry__0_i_2_n_9,out_pix_fu_139_p2_carry__0_i_3_n_9,out_pix_fu_139_p2_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2_carry__0_i_5_n_9,out_pix_fu_139_p2_carry__0_i_6_n_9,out_pix_fu_139_p2_carry__0_i_7_n_9,out_pix_fu_139_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_1
       (.I0(Q[6]),
        .I1(trunc_ln62_reg_223[6]),
        .I2(zext_ln60_fu_117_p1[6]),
        .O(out_pix_fu_139_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_2
       (.I0(Q[5]),
        .I1(trunc_ln62_reg_223[5]),
        .I2(zext_ln60_fu_117_p1[5]),
        .O(out_pix_fu_139_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_3
       (.I0(Q[4]),
        .I1(trunc_ln62_reg_223[4]),
        .I2(zext_ln60_fu_117_p1[4]),
        .O(out_pix_fu_139_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__0_i_4
       (.I0(Q[3]),
        .I1(trunc_ln62_reg_223[3]),
        .I2(zext_ln60_fu_117_p1[3]),
        .O(out_pix_fu_139_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_5
       (.I0(out_pix_fu_139_p2_carry__0_i_1_n_9),
        .I1(out_pix_6_reg_218[7]),
        .I2(Q[7]),
        .I3(zext_ln60_fu_117_p1[7]),
        .O(out_pix_fu_139_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_6
       (.I0(Q[6]),
        .I1(trunc_ln62_reg_223[6]),
        .I2(zext_ln60_fu_117_p1[6]),
        .I3(out_pix_fu_139_p2_carry__0_i_2_n_9),
        .O(out_pix_fu_139_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_7
       (.I0(Q[5]),
        .I1(trunc_ln62_reg_223[5]),
        .I2(zext_ln60_fu_117_p1[5]),
        .I3(out_pix_fu_139_p2_carry__0_i_3_n_9),
        .O(out_pix_fu_139_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry__0_i_8
       (.I0(out_pix_fu_139_p2_carry__0_i_4_n_9),
        .I1(trunc_ln62_reg_223[4]),
        .I2(Q[4]),
        .I3(zext_ln60_fu_117_p1[4]),
        .O(out_pix_fu_139_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__1
       (.CI(out_pix_fu_139_p2_carry__0_n_9),
        .CO({out_pix_fu_139_p2_carry__1_n_9,out_pix_fu_139_p2_carry__1_n_10,out_pix_fu_139_p2_carry__1_n_11,out_pix_fu_139_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_6_reg_218[9],out_pix_fu_139_p2_carry__1_i_1_n_9}),
        .O(tmp_10_fu_162_p4[3:0]),
        .S({out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_fu_139_p2_carry__1_i_2_n_9,out_pix_fu_139_p2_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry__1_i_1
       (.I0(Q[7]),
        .I1(out_pix_6_reg_218[7]),
        .I2(zext_ln60_fu_117_p1[7]),
        .O(out_pix_fu_139_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_139_p2_carry__1_i_2
       (.I0(zext_ln60_fu_117_p1[8]),
        .I1(out_pix_6_reg_218[8]),
        .I2(out_pix_6_reg_218[9]),
        .O(out_pix_fu_139_p2_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_139_p2_carry__1_i_3
       (.I0(zext_ln60_fu_117_p1[7]),
        .I1(out_pix_6_reg_218[7]),
        .I2(Q[7]),
        .I3(out_pix_6_reg_218[8]),
        .I4(zext_ln60_fu_117_p1[8]),
        .O(out_pix_fu_139_p2_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2_carry__2
       (.CI(out_pix_fu_139_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED[3],out_pix_fu_139_p2_carry__2_n_10,out_pix_fu_139_p2_carry__2_n_11,out_pix_fu_139_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_10_fu_162_p4_0,tmp_10_fu_162_p4[6:4]}),
        .S({out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_6_reg_218[10],out_pix_6_reg_218[10]}));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2_carry_i_1
       (.I0(Q[2]),
        .I1(trunc_ln62_reg_223[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .O(out_pix_fu_139_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2_carry_i_2
       (.I0(zext_ln60_fu_117_p1[2]),
        .I1(Q[2]),
        .I2(trunc_ln62_reg_223[2]),
        .O(out_pix_fu_139_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2_carry_i_3
       (.I0(out_pix_fu_139_p2_carry_i_1_n_9),
        .I1(trunc_ln62_reg_223[3]),
        .I2(Q[3]),
        .I3(zext_ln60_fu_117_p1[3]),
        .O(out_pix_fu_139_p2_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_139_p2_carry_i_4
       (.I0(trunc_ln62_reg_223[2]),
        .I1(Q[2]),
        .I2(zext_ln60_fu_117_p1[2]),
        .I3(trunc_ln62_reg_223[1]),
        .I4(Q[1]),
        .O(out_pix_fu_139_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2_carry_i_5
       (.I0(Q[1]),
        .I1(trunc_ln62_reg_223[1]),
        .I2(zext_ln60_fu_117_p1[1]),
        .O(out_pix_fu_139_p2_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_139_p2_carry_i_6
       (.I0(trunc_ln62_reg_223[0]),
        .I1(Q[0]),
        .O(out_pix_fu_139_p2_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln62_reg_223[0]_i_1 
       (.I0(\out_pix_6_reg_218_reg[10]_7 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_8 [0]),
        .I2(\out_pix_6_reg_218_reg[10]_9 [0]),
        .O(\trunc_ln62_reg_223[0]_i_1_n_9 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln62_reg_223[0]_i_1_n_9 ),
        .Q(trunc_ln62_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(trunc_ln62_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(trunc_ln62_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(trunc_ln62_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(trunc_ln62_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(trunc_ln62_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln62_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(trunc_ln62_reg_223[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientX3x3_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s_30
   (D,
    \trunc_ln62_reg_223_reg[0]_0 ,
    Q,
    ap_clk,
    \out_pix_6_reg_218_reg[10]_0 ,
    \out_pix_6_reg_218_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10]_2 ,
    \out_pix_6_reg_218_reg[10]_3 ,
    ap_return_0_int_reg,
    \GradientValuesX_reg_735_reg[7] ,
    \b2_val_read_reg_206_reg[7]_0 ,
    \m2_val_read_reg_212_reg[7]_0 );
  output [0:0]D;
  output \trunc_ln62_reg_223_reg[0]_0 ;
  output [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_6_reg_218_reg[10]_0 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_1 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_2 ;
  input [7:0]\out_pix_6_reg_218_reg[10]_3 ;
  input [0:0]ap_return_0_int_reg;
  input \GradientValuesX_reg_735_reg[7] ;
  input [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  input [7:0]\m2_val_read_reg_212_reg[7]_0 ;

  wire [0:0]D;
  wire \GradientValuesX_reg_735_reg[7] ;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[7]_i_3_n_9 ;
  wire [7:0]\b2_val_read_reg_206_reg[7]_0 ;
  wire [7:0]\m2_val_read_reg_212_reg[7]_0 ;
  wire \m2_val_read_reg_212_reg_n_9_[0] ;
  wire \m2_val_read_reg_212_reg_n_9_[1] ;
  wire \m2_val_read_reg_212_reg_n_9_[2] ;
  wire \m2_val_read_reg_212_reg_n_9_[3] ;
  wire \m2_val_read_reg_212_reg_n_9_[4] ;
  wire \m2_val_read_reg_212_reg_n_9_[5] ;
  wire \m2_val_read_reg_212_reg_n_9_[6] ;
  wire \m2_val_read_reg_212_reg_n_9_[7] ;
  wire out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__0_n_10;
  wire out_pix_6_fu_100_p2__1_carry__0_n_11;
  wire out_pix_6_fu_100_p2__1_carry__0_n_12;
  wire out_pix_6_fu_100_p2__1_carry__0_n_13;
  wire out_pix_6_fu_100_p2__1_carry__0_n_14;
  wire out_pix_6_fu_100_p2__1_carry__0_n_15;
  wire out_pix_6_fu_100_p2__1_carry__0_n_16;
  wire out_pix_6_fu_100_p2__1_carry__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry__1_n_12;
  wire out_pix_6_fu_100_p2__1_carry__1_n_15;
  wire out_pix_6_fu_100_p2__1_carry__1_n_16;
  wire out_pix_6_fu_100_p2__1_carry_i_10__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_11__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_12__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_13__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_14__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_1__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_2__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_3__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_4__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_5__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_6__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_7__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_8__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_i_9__0_n_9;
  wire out_pix_6_fu_100_p2__1_carry_n_10;
  wire out_pix_6_fu_100_p2__1_carry_n_11;
  wire out_pix_6_fu_100_p2__1_carry_n_12;
  wire out_pix_6_fu_100_p2__1_carry_n_13;
  wire out_pix_6_fu_100_p2__1_carry_n_14;
  wire out_pix_6_fu_100_p2__1_carry_n_15;
  wire out_pix_6_fu_100_p2__1_carry_n_16;
  wire out_pix_6_fu_100_p2__1_carry_n_9;
  wire [7:0]\out_pix_6_reg_218_reg[10]_0 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_1 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_2 ;
  wire [7:0]\out_pix_6_reg_218_reg[10]_3 ;
  wire \out_pix_6_reg_218_reg_n_9_[10] ;
  wire \out_pix_6_reg_218_reg_n_9_[1] ;
  wire \out_pix_6_reg_218_reg_n_9_[2] ;
  wire \out_pix_6_reg_218_reg_n_9_[3] ;
  wire \out_pix_6_reg_218_reg_n_9_[4] ;
  wire \out_pix_6_reg_218_reg_n_9_[5] ;
  wire \out_pix_6_reg_218_reg_n_9_[6] ;
  wire \out_pix_6_reg_218_reg_n_9_[7] ;
  wire \out_pix_6_reg_218_reg_n_9_[8] ;
  wire \out_pix_6_reg_218_reg_n_9_[9] ;
  wire out_pix_fu_139_p2__1_carry__0_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_4_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_5_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_6_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_7_n_9;
  wire out_pix_fu_139_p2__1_carry__0_i_8_n_9;
  wire out_pix_fu_139_p2__1_carry__0_n_10;
  wire out_pix_fu_139_p2__1_carry__0_n_11;
  wire out_pix_fu_139_p2__1_carry__0_n_12;
  wire out_pix_fu_139_p2__1_carry__0_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry__1_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry__1_n_10;
  wire out_pix_fu_139_p2__1_carry__1_n_11;
  wire out_pix_fu_139_p2__1_carry__1_n_12;
  wire out_pix_fu_139_p2__1_carry__1_n_9;
  wire out_pix_fu_139_p2__1_carry__2_n_10;
  wire out_pix_fu_139_p2__1_carry__2_n_11;
  wire out_pix_fu_139_p2__1_carry__2_n_12;
  wire out_pix_fu_139_p2__1_carry_i_1_n_9;
  wire out_pix_fu_139_p2__1_carry_i_2_n_9;
  wire out_pix_fu_139_p2__1_carry_i_3_n_9;
  wire out_pix_fu_139_p2__1_carry_i_4_n_9;
  wire out_pix_fu_139_p2__1_carry_i_5_n_9;
  wire out_pix_fu_139_p2__1_carry_i_6_n_9;
  wire out_pix_fu_139_p2__1_carry_n_10;
  wire out_pix_fu_139_p2__1_carry_n_11;
  wire out_pix_fu_139_p2__1_carry_n_12;
  wire out_pix_fu_139_p2__1_carry_n_9;
  wire [7:7]tmp_10_fu_162_p4;
  wire [6:0]tmp_10_fu_162_p4__0;
  wire \trunc_ln62_reg_223[0]_i_1__0_n_9 ;
  wire \trunc_ln62_reg_223_reg[0]_0 ;
  wire \trunc_ln62_reg_223_reg_n_9_[0] ;
  wire [3:1]NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \GradientValuesX_reg_735[7]_i_1 
       (.I0(\trunc_ln62_reg_223_reg[0]_0 ),
        .I1(ap_return_0_int_reg),
        .I2(\GradientValuesX_reg_735_reg[7] ),
        .O(D));
  LUT5 #(
    .INIT(32'h0F0F0F06)) 
    \ap_return_0_int_reg[7]_i_2 
       (.I0(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .I2(tmp_10_fu_162_p4),
        .I3(\ap_return_0_int_reg[7]_i_3_n_9 ),
        .I4(tmp_10_fu_162_p4__0[6]),
        .O(\trunc_ln62_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_0_int_reg[7]_i_3 
       (.I0(tmp_10_fu_162_p4__0[0]),
        .I1(tmp_10_fu_162_p4__0[1]),
        .I2(tmp_10_fu_162_p4__0[2]),
        .I3(tmp_10_fu_162_p4__0[3]),
        .I4(tmp_10_fu_162_p4__0[4]),
        .I5(tmp_10_fu_162_p4__0[5]),
        .O(\ap_return_0_int_reg[7]_i_3_n_9 ));
  FDRE \b2_val_read_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b2_val_read_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b2_val_read_reg_206_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [0]),
        .Q(\m2_val_read_reg_212_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [1]),
        .Q(\m2_val_read_reg_212_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [2]),
        .Q(\m2_val_read_reg_212_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [3]),
        .Q(\m2_val_read_reg_212_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [4]),
        .Q(\m2_val_read_reg_212_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [5]),
        .Q(\m2_val_read_reg_212_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [6]),
        .Q(\m2_val_read_reg_212_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \m2_val_read_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m2_val_read_reg_212_reg[7]_0 [7]),
        .Q(\m2_val_read_reg_212_reg_n_9_[7] ),
        .R(1'b0));
  CARRY4 out_pix_6_fu_100_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_6_fu_100_p2__1_carry_n_9,out_pix_6_fu_100_p2__1_carry_n_10,out_pix_6_fu_100_p2__1_carry_n_11,out_pix_6_fu_100_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry_i_1__0_n_9,out_pix_6_fu_100_p2__1_carry_i_2__0_n_9,out_pix_6_fu_100_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({out_pix_6_fu_100_p2__1_carry_n_13,out_pix_6_fu_100_p2__1_carry_n_14,out_pix_6_fu_100_p2__1_carry_n_15,out_pix_6_fu_100_p2__1_carry_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry_i_4__0_n_9,out_pix_6_fu_100_p2__1_carry_i_5__0_n_9,out_pix_6_fu_100_p2__1_carry_i_6__0_n_9,out_pix_6_fu_100_p2__1_carry_i_7__0_n_9}));
  CARRY4 out_pix_6_fu_100_p2__1_carry__0
       (.CI(out_pix_6_fu_100_p2__1_carry_n_9),
        .CO({out_pix_6_fu_100_p2__1_carry__0_n_9,out_pix_6_fu_100_p2__1_carry__0_n_10,out_pix_6_fu_100_p2__1_carry__0_n_11,out_pix_6_fu_100_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9}),
        .O({out_pix_6_fu_100_p2__1_carry__0_n_13,out_pix_6_fu_100_p2__1_carry__0_n_14,out_pix_6_fu_100_p2__1_carry__0_n_15,out_pix_6_fu_100_p2__1_carry__0_n_16}),
        .S({out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9,out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9}));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_10__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_11__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [4]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_12__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_13__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [3]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry__0_i_14__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_15__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_16__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_17__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_6_fu_100_p2__1_carry__0_i_18__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_19__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_1__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [5]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [5]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [4]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_2__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [5]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [4]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [4]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_6_fu_100_p2__1_carry__0_i_3__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_6_fu_100_p2__1_carry__0_i_4__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [1]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_6_fu_100_p2__1_carry__0_i_5__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [6]),
        .I4(\out_pix_6_reg_218_reg[10]_3 [7]),
        .I5(out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_6__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_7__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_6_fu_100_p2__1_carry__0_i_8__0
       (.I0(out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9),
        .I2(out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry__0_i_9__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [5]),
        .O(out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9));
  CARRY4 out_pix_6_fu_100_p2__1_carry__1
       (.CI(out_pix_6_fu_100_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_6_fu_100_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_6_fu_100_p2__1_carry__1_n_15,out_pix_6_fu_100_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9}));
  LUT6 #(
    .INIT(64'h17FF017F017F0017)) 
    out_pix_6_fu_100_p2__1_carry__1_i_1__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [7]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [7]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [6]),
        .I3(\out_pix_6_reg_218_reg[10]_3 [7]),
        .I4(out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9),
        .I5(\out_pix_6_reg_218_reg[10]_0 [7]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry__1_i_2__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [5]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [6]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [6]),
        .O(out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_6_fu_100_p2__1_carry_i_10__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_11__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_6_fu_100_p2__1_carry_i_12__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_6_fu_100_p2__1_carry_i_13__0
       (.I0(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_6_fu_100_p2__1_carry_i_14__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [1]),
        .O(out_pix_6_fu_100_p2__1_carry_i_14__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_6_fu_100_p2__1_carry_i_1__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h17FF0017001717FF)) 
    out_pix_6_fu_100_p2__1_carry_i_2__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [1]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_10__0_n_9),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_2 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    out_pix_6_fu_100_p2__1_carry_i_3__0
       (.I0(\out_pix_6_reg_218_reg[10]_0 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_6_fu_100_p2__1_carry_i_4__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9),
        .I1(out_pix_6_fu_100_p2__1_carry_i_12__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_2 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [3]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_6_fu_100_p2__1_carry_i_5__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_2__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I2(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I3(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_6_fu_100_p2__1_carry_i_6__0
       (.I0(out_pix_6_fu_100_p2__1_carry_i_3__0_n_9),
        .I1(\out_pix_6_reg_218_reg[10]_1 [2]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [1]),
        .I3(\out_pix_6_reg_218_reg[10]_2 [2]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(out_pix_6_fu_100_p2__1_carry_i_14__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    out_pix_6_fu_100_p2__1_carry_i_7__0
       (.I0(\out_pix_6_reg_218_reg[10]_0 [1]),
        .I1(out_pix_6_fu_100_p2__1_carry_i_11__0_n_9),
        .I2(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I4(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(out_pix_6_fu_100_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_6_fu_100_p2__1_carry_i_8__0
       (.I0(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [3]),
        .I4(\out_pix_6_reg_218_reg[10]_0 [2]),
        .I5(\out_pix_6_reg_218_reg[10]_2 [2]),
        .O(out_pix_6_fu_100_p2__1_carry_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_6_fu_100_p2__1_carry_i_9__0
       (.I0(\out_pix_6_reg_218_reg[10]_1 [3]),
        .I1(\out_pix_6_reg_218_reg[10]_2 [3]),
        .I2(\out_pix_6_reg_218_reg[10]_3 [2]),
        .I3(\out_pix_6_reg_218_reg[10]_0 [4]),
        .I4(out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_6_fu_100_p2__1_carry_i_9__0_n_9));
  FDRE \out_pix_6_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_14),
        .Q(\out_pix_6_reg_218_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry_n_13),
        .Q(\out_pix_6_reg_218_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_15),
        .Q(\out_pix_6_reg_218_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_14),
        .Q(\out_pix_6_reg_218_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__0_n_13),
        .Q(\out_pix_6_reg_218_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \out_pix_6_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_6_fu_100_p2__1_carry__1_n_16),
        .Q(\out_pix_6_reg_218_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_fu_139_p2__1_carry_n_9,out_pix_fu_139_p2__1_carry_n_10,out_pix_fu_139_p2__1_carry_n_11,out_pix_fu_139_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2__1_carry_i_1_n_9,out_pix_fu_139_p2__1_carry_i_2_n_9,\m2_val_read_reg_212_reg_n_9_[0] ,\trunc_ln62_reg_223_reg_n_9_[0] }),
        .O(NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2__1_carry_i_3_n_9,out_pix_fu_139_p2__1_carry_i_4_n_9,out_pix_fu_139_p2__1_carry_i_5_n_9,out_pix_fu_139_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__0
       (.CI(out_pix_fu_139_p2__1_carry_n_9),
        .CO({out_pix_fu_139_p2__1_carry__0_n_9,out_pix_fu_139_p2__1_carry__0_n_10,out_pix_fu_139_p2__1_carry__0_n_11,out_pix_fu_139_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_139_p2__1_carry__0_i_1_n_9,out_pix_fu_139_p2__1_carry__0_i_2_n_9,out_pix_fu_139_p2__1_carry__0_i_3_n_9,out_pix_fu_139_p2__1_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_139_p2__1_carry__0_i_5_n_9,out_pix_fu_139_p2__1_carry__0_i_6_n_9,out_pix_fu_139_p2__1_carry__0_i_7_n_9,out_pix_fu_139_p2__1_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_1
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg_n_9_[6] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[5] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_2
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg_n_9_[5] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[4] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_3
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg_n_9_[4] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[3] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__0_i_4
       (.I0(Q[3]),
        .I1(\out_pix_6_reg_218_reg_n_9_[3] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[2] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_5
       (.I0(out_pix_fu_139_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\m2_val_read_reg_212_reg_n_9_[6] ),
        .O(out_pix_fu_139_p2__1_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_6
       (.I0(Q[6]),
        .I1(\out_pix_6_reg_218_reg_n_9_[6] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[5] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_2_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_7
       (.I0(Q[5]),
        .I1(\out_pix_6_reg_218_reg_n_9_[5] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[4] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_3_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry__0_i_8
       (.I0(Q[4]),
        .I1(\out_pix_6_reg_218_reg_n_9_[4] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[3] ),
        .I3(out_pix_fu_139_p2__1_carry__0_i_4_n_9),
        .O(out_pix_fu_139_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__1
       (.CI(out_pix_fu_139_p2__1_carry__0_n_9),
        .CO({out_pix_fu_139_p2__1_carry__1_n_9,out_pix_fu_139_p2__1_carry__1_n_10,out_pix_fu_139_p2__1_carry__1_n_11,out_pix_fu_139_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\out_pix_6_reg_218_reg_n_9_[9] ,out_pix_fu_139_p2__1_carry__1_i_1_n_9}),
        .O(tmp_10_fu_162_p4__0[3:0]),
        .S({\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,out_pix_fu_139_p2__1_carry__1_i_2_n_9,out_pix_fu_139_p2__1_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry__1_i_1
       (.I0(Q[7]),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[6] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_139_p2__1_carry__1_i_2
       (.I0(\m2_val_read_reg_212_reg_n_9_[7] ),
        .I1(\out_pix_6_reg_218_reg_n_9_[8] ),
        .I2(\out_pix_6_reg_218_reg_n_9_[9] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_139_p2__1_carry__1_i_3
       (.I0(\m2_val_read_reg_212_reg_n_9_[6] ),
        .I1(\out_pix_6_reg_218_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\out_pix_6_reg_218_reg_n_9_[8] ),
        .I4(\m2_val_read_reg_212_reg_n_9_[7] ),
        .O(out_pix_fu_139_p2__1_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_139_p2__1_carry__2
       (.CI(out_pix_fu_139_p2__1_carry__1_n_9),
        .CO({NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED[3],out_pix_fu_139_p2__1_carry__2_n_10,out_pix_fu_139_p2__1_carry__2_n_11,out_pix_fu_139_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_10_fu_162_p4,tmp_10_fu_162_p4__0[6:4]}),
        .S({\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] ,\out_pix_6_reg_218_reg_n_9_[10] }));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_139_p2__1_carry_i_1
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg_n_9_[2] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[1] ),
        .O(out_pix_fu_139_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2__1_carry_i_2
       (.I0(\m2_val_read_reg_212_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(\out_pix_6_reg_218_reg_n_9_[2] ),
        .O(out_pix_fu_139_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_139_p2__1_carry_i_3
       (.I0(Q[3]),
        .I1(\out_pix_6_reg_218_reg_n_9_[3] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[2] ),
        .I3(out_pix_fu_139_p2__1_carry_i_1_n_9),
        .O(out_pix_fu_139_p2__1_carry_i_3_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_139_p2__1_carry_i_4
       (.I0(Q[2]),
        .I1(\out_pix_6_reg_218_reg_n_9_[2] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[1] ),
        .I3(\out_pix_6_reg_218_reg_n_9_[1] ),
        .I4(Q[1]),
        .O(out_pix_fu_139_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_139_p2__1_carry_i_5
       (.I0(Q[1]),
        .I1(\out_pix_6_reg_218_reg_n_9_[1] ),
        .I2(\m2_val_read_reg_212_reg_n_9_[0] ),
        .O(out_pix_fu_139_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_139_p2__1_carry_i_6
       (.I0(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .O(out_pix_fu_139_p2__1_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln62_reg_223[0]_i_1__0 
       (.I0(\out_pix_6_reg_218_reg[10]_0 [0]),
        .I1(\out_pix_6_reg_218_reg[10]_1 [0]),
        .I2(\out_pix_6_reg_218_reg[10]_2 [0]),
        .O(\trunc_ln62_reg_223[0]_i_1__0_n_9 ));
  FDRE \trunc_ln62_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln62_reg_223[0]_i_1__0_n_9 ),
        .Q(\trunc_ln62_reg_223_reg_n_9_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s
   (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    \out_pix_2_reg_213_reg[14]_0 ,
    \out_pix_2_reg_213_reg[14]_1 ,
    \out_pix_2_reg_213_reg[14]_2 ,
    \out_pix_2_reg_213_reg[14]_3 ,
    \out_pix_2_reg_213_reg[14]_4 ,
    \out_pix_2_reg_213_reg[14]_5 ,
    \out_pix_2_reg_213_reg[14]_6 ,
    \trunc_ln110_1_reg_223_reg[0]_0 ,
    Q,
    ap_clk,
    \out_pix_2_reg_213_reg[14]_7 ,
    \trunc_ln110_1_reg_223_reg[7]_0 ,
    \trunc_ln110_1_reg_223_reg[7]_1 ,
    \ref_tmp1_reg_775_reg[0] );
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  output \out_pix_2_reg_213_reg[14]_0 ;
  output \out_pix_2_reg_213_reg[14]_1 ;
  output \out_pix_2_reg_213_reg[14]_2 ;
  output \out_pix_2_reg_213_reg[14]_3 ;
  output \out_pix_2_reg_213_reg[14]_4 ;
  output \out_pix_2_reg_213_reg[14]_5 ;
  output \out_pix_2_reg_213_reg[14]_6 ;
  output \trunc_ln110_1_reg_223_reg[0]_0 ;
  input [7:0]Q;
  input ap_clk;
  input [7:0]\out_pix_2_reg_213_reg[14]_7 ;
  input [7:0]\trunc_ln110_1_reg_223_reg[7]_0 ;
  input [7:0]\trunc_ln110_1_reg_223_reg[7]_1 ;
  input \ref_tmp1_reg_775_reg[0] ;

  wire [8:8]M01_fu_112_p3;
  wire [7:0]Q;
  wire [7:1]add_ln117_fu_145_p2;
  wire ap_clk;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire out_pix_2_fu_98_p2__0_carry__0_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_4_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_5_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_6_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_7_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_i_8_n_9;
  wire out_pix_2_fu_98_p2__0_carry__0_n_10;
  wire out_pix_2_fu_98_p2__0_carry__0_n_11;
  wire out_pix_2_fu_98_p2__0_carry__0_n_12;
  wire out_pix_2_fu_98_p2__0_carry__0_n_13;
  wire out_pix_2_fu_98_p2__0_carry__0_n_14;
  wire out_pix_2_fu_98_p2__0_carry__0_n_15;
  wire out_pix_2_fu_98_p2__0_carry__0_n_16;
  wire out_pix_2_fu_98_p2__0_carry__0_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry__1_n_11;
  wire out_pix_2_fu_98_p2__0_carry__1_n_12;
  wire out_pix_2_fu_98_p2__0_carry__1_n_14;
  wire out_pix_2_fu_98_p2__0_carry__1_n_15;
  wire out_pix_2_fu_98_p2__0_carry__1_n_16;
  wire out_pix_2_fu_98_p2__0_carry_i_1_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_2_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_3_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_4_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_5_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_6_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_7_n_9;
  wire out_pix_2_fu_98_p2__0_carry_i_8_n_9;
  wire out_pix_2_fu_98_p2__0_carry_n_10;
  wire out_pix_2_fu_98_p2__0_carry_n_11;
  wire out_pix_2_fu_98_p2__0_carry_n_12;
  wire out_pix_2_fu_98_p2__0_carry_n_13;
  wire out_pix_2_fu_98_p2__0_carry_n_14;
  wire out_pix_2_fu_98_p2__0_carry_n_15;
  wire out_pix_2_fu_98_p2__0_carry_n_16;
  wire out_pix_2_fu_98_p2__0_carry_n_9;
  wire [14:8]out_pix_2_reg_213;
  wire \out_pix_2_reg_213_reg[14]_0 ;
  wire \out_pix_2_reg_213_reg[14]_1 ;
  wire \out_pix_2_reg_213_reg[14]_2 ;
  wire \out_pix_2_reg_213_reg[14]_3 ;
  wire \out_pix_2_reg_213_reg[14]_4 ;
  wire \out_pix_2_reg_213_reg[14]_5 ;
  wire \out_pix_2_reg_213_reg[14]_6 ;
  wire [7:0]\out_pix_2_reg_213_reg[14]_7 ;
  wire out_pix_fu_135_p2_carry__0_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_2__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_3__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_4__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_5__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_6__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_7__0_n_9;
  wire out_pix_fu_135_p2_carry__0_i_8__0_n_9;
  wire out_pix_fu_135_p2_carry__0_n_10;
  wire out_pix_fu_135_p2_carry__0_n_11;
  wire out_pix_fu_135_p2_carry__0_n_12;
  wire out_pix_fu_135_p2_carry__0_n_9;
  wire out_pix_fu_135_p2_carry__1_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry__1_n_10;
  wire out_pix_fu_135_p2_carry__1_n_11;
  wire out_pix_fu_135_p2_carry__1_n_12;
  wire out_pix_fu_135_p2_carry__1_n_9;
  wire out_pix_fu_135_p2_carry__2_n_11;
  wire out_pix_fu_135_p2_carry__2_n_12;
  wire out_pix_fu_135_p2_carry_i_1__0_n_9;
  wire out_pix_fu_135_p2_carry_i_2__0_n_9;
  wire out_pix_fu_135_p2_carry_i_3__0_n_9;
  wire out_pix_fu_135_p2_carry_i_4__0_n_9;
  wire out_pix_fu_135_p2_carry_i_5__0_n_9;
  wire out_pix_fu_135_p2_carry_i_6__0_n_9;
  wire out_pix_fu_135_p2_carry_i_7_n_9;
  wire out_pix_fu_135_p2_carry_n_10;
  wire out_pix_fu_135_p2_carry_n_11;
  wire out_pix_fu_135_p2_carry_n_12;
  wire out_pix_fu_135_p2_carry_n_9;
  wire \ref_tmp1_reg_775[4]_i_3_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_4_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_5_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_6_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_7_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_8_n_9 ;
  wire \ref_tmp1_reg_775[4]_i_9_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_3_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_5_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_6_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_7_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_8_n_9 ;
  wire \ref_tmp1_reg_775[7]_i_9_n_9 ;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_10 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_11 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_12 ;
  wire \ref_tmp1_reg_775_reg[4]_i_2_n_9 ;
  wire \ref_tmp1_reg_775_reg[7]_i_4_n_11 ;
  wire \ref_tmp1_reg_775_reg[7]_i_4_n_12 ;
  wire [6:0]tmp_9_fu_158_p4;
  wire [7:7]tmp_9_fu_158_p4_0;
  wire [7:0]trunc_ln110_1_reg_223;
  wire \trunc_ln110_1_reg_223_reg[0]_0 ;
  wire [7:0]\trunc_ln110_1_reg_223_reg[7]_0 ;
  wire [7:0]\trunc_ln110_1_reg_223_reg[7]_1 ;
  wire [7:1]trunc_ln_fu_122_p3;
  wire [3:2]NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED ;

  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(M01_fu_112_p3),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__0_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__0_carry_n_9,out_pix_2_fu_98_p2__0_carry_n_10,out_pix_2_fu_98_p2__0_carry_n_11,out_pix_2_fu_98_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({out_pix_2_fu_98_p2__0_carry_i_1_n_9,out_pix_2_fu_98_p2__0_carry_i_2_n_9,out_pix_2_fu_98_p2__0_carry_i_3_n_9,out_pix_2_fu_98_p2__0_carry_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__0_carry_n_13,out_pix_2_fu_98_p2__0_carry_n_14,out_pix_2_fu_98_p2__0_carry_n_15,out_pix_2_fu_98_p2__0_carry_n_16}),
        .S({out_pix_2_fu_98_p2__0_carry_i_5_n_9,out_pix_2_fu_98_p2__0_carry_i_6_n_9,out_pix_2_fu_98_p2__0_carry_i_7_n_9,out_pix_2_fu_98_p2__0_carry_i_8_n_9}));
  CARRY4 out_pix_2_fu_98_p2__0_carry__0
       (.CI(out_pix_2_fu_98_p2__0_carry_n_9),
        .CO({out_pix_2_fu_98_p2__0_carry__0_n_9,out_pix_2_fu_98_p2__0_carry__0_n_10,out_pix_2_fu_98_p2__0_carry__0_n_11,out_pix_2_fu_98_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__0_carry__0_i_1_n_9,out_pix_2_fu_98_p2__0_carry__0_i_2_n_9,out_pix_2_fu_98_p2__0_carry__0_i_3_n_9,out_pix_2_fu_98_p2__0_carry__0_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__0_carry__0_n_13,out_pix_2_fu_98_p2__0_carry__0_n_14,out_pix_2_fu_98_p2__0_carry__0_n_15,out_pix_2_fu_98_p2__0_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__0_carry__0_i_5_n_9,out_pix_2_fu_98_p2__0_carry__0_i_6_n_9,out_pix_2_fu_98_p2__0_carry__0_i_7_n_9,out_pix_2_fu_98_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_1
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [5]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [6]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_2
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [4]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [5]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [3]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [4]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry__0_i_4
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [2]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [3]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_5
       (.I0(out_pix_2_fu_98_p2__0_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg[14]_7 [6]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_1 [7]),
        .I3(\trunc_ln110_1_reg_223_reg[7]_0 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_6
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [5]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [6]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_2_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_7
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [4]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [5]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_3_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry__0_i_8
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [3]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [4]),
        .I3(out_pix_2_fu_98_p2__0_carry__0_i_4_n_9),
        .O(out_pix_2_fu_98_p2__0_carry__0_i_8_n_9));
  CARRY4 out_pix_2_fu_98_p2__0_carry__1
       (.CI(out_pix_2_fu_98_p2__0_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED[3:2],out_pix_2_fu_98_p2__0_carry__1_n_11,out_pix_2_fu_98_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_fu_98_p2__0_carry__1_i_1_n_9,\out_pix_2_reg_213_reg[14]_7 [7]}),
        .O({NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED[3],out_pix_2_fu_98_p2__0_carry__1_n_14,out_pix_2_fu_98_p2__0_carry__1_n_15,out_pix_2_fu_98_p2__0_carry__1_n_16}),
        .S({1'b0,1'b1,out_pix_2_fu_98_p2__0_carry__1_i_2_n_9,out_pix_2_fu_98_p2__0_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_98_p2__0_carry__1_i_1
       (.I0(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_98_p2__0_carry__1_i_2
       (.I0(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD42B)) 
    out_pix_2_fu_98_p2__0_carry__1_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [7]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [6]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_1 [7]),
        .I3(\out_pix_2_reg_213_reg[14]_7 [7]),
        .O(out_pix_2_fu_98_p2__0_carry__1_i_3_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry_i_1
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [2]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [1]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [2]),
        .O(out_pix_2_fu_98_p2__0_carry_i_1_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h71)) 
    out_pix_2_fu_98_p2__0_carry_i_2
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [1]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [0]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [1]),
        .O(out_pix_2_fu_98_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_2_fu_98_p2__0_carry_i_3
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__0_carry_i_4
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_4_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_5
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [2]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [3]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_1_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_5_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_6
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [2]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [1]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [2]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_2_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_6_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_2_fu_98_p2__0_carry_i_7
       (.I0(\trunc_ln110_1_reg_223_reg[7]_1 [1]),
        .I1(\out_pix_2_reg_213_reg[14]_7 [0]),
        .I2(\trunc_ln110_1_reg_223_reg[7]_0 [1]),
        .I3(out_pix_2_fu_98_p2__0_carry_i_3_n_9),
        .O(out_pix_2_fu_98_p2__0_carry_i_7_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_2_fu_98_p2__0_carry_i_8
       (.I0(\trunc_ln110_1_reg_223_reg[7]_0 [0]),
        .I1(\trunc_ln110_1_reg_223_reg[7]_1 [0]),
        .O(out_pix_2_fu_98_p2__0_carry_i_8_n_9));
  FDRE \out_pix_2_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_14),
        .Q(out_pix_2_reg_213[14]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_16),
        .Q(out_pix_2_reg_213[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__1_n_15),
        .Q(out_pix_2_reg_213[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2_carry_n_9,out_pix_fu_135_p2_carry_n_10,out_pix_fu_135_p2_carry_n_11,out_pix_fu_135_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1__0_n_9,out_pix_fu_135_p2_carry_i_2__0_n_9,out_pix_fu_135_p2_carry_i_3__0_n_9,trunc_ln110_1_reg_223[1]}),
        .O({NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED[3:1],add_ln117_fu_145_p2[1]}),
        .S({out_pix_fu_135_p2_carry_i_4__0_n_9,out_pix_fu_135_p2_carry_i_5__0_n_9,out_pix_fu_135_p2_carry_i_6__0_n_9,out_pix_fu_135_p2_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__0
       (.CI(out_pix_fu_135_p2_carry_n_9),
        .CO({out_pix_fu_135_p2_carry__0_n_9,out_pix_fu_135_p2_carry__0_n_10,out_pix_fu_135_p2_carry__0_n_11,out_pix_fu_135_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry__0_i_1__0_n_9,out_pix_fu_135_p2_carry__0_i_2__0_n_9,out_pix_fu_135_p2_carry__0_i_3__0_n_9,out_pix_fu_135_p2_carry__0_i_4__0_n_9}),
        .O({tmp_9_fu_158_p4[0],NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED[2:0]}),
        .S({out_pix_fu_135_p2_carry__0_i_5__0_n_9,out_pix_fu_135_p2_carry__0_i_6__0_n_9,out_pix_fu_135_p2_carry__0_i_7__0_n_9,out_pix_fu_135_p2_carry__0_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_1__0
       (.I0(trunc_ln_fu_122_p3[7]),
        .I1(trunc_ln110_1_reg_223[7]),
        .O(out_pix_fu_135_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_2__0
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .O(out_pix_fu_135_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_3__0
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .O(out_pix_fu_135_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry__0_i_4__0
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .O(out_pix_fu_135_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_5__0
       (.I0(trunc_ln_fu_122_p3[7]),
        .I1(trunc_ln110_1_reg_223[7]),
        .I2(out_pix_2_reg_213[8]),
        .I3(M01_fu_112_p3),
        .O(out_pix_fu_135_p2_carry__0_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_6__0
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln110_1_reg_223[7]),
        .I3(trunc_ln_fu_122_p3[7]),
        .O(out_pix_fu_135_p2_carry__0_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_7__0
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln110_1_reg_223[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(out_pix_fu_135_p2_carry__0_i_7__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry__0_i_8__0
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln110_1_reg_223[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(out_pix_fu_135_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__1
       (.CI(out_pix_fu_135_p2_carry__0_n_9),
        .CO({out_pix_fu_135_p2_carry__1_n_9,out_pix_fu_135_p2_carry__1_n_10,out_pix_fu_135_p2_carry__1_n_11,out_pix_fu_135_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_2_reg_213[9]}),
        .O(tmp_9_fu_158_p4[4:1]),
        .S({out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_fu_135_p2_carry__1_i_1__0_n_9}));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2_carry__1_i_1__0
       (.I0(M01_fu_112_p3),
        .I1(out_pix_2_reg_213[8]),
        .I2(out_pix_2_reg_213[9]),
        .O(out_pix_fu_135_p2_carry__1_i_1__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__2
       (.CI(out_pix_fu_135_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED[3:2],out_pix_fu_135_p2_carry__2_n_11,out_pix_fu_135_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED[3],tmp_9_fu_158_p4_0,tmp_9_fu_158_p4[6:5]}),
        .S({1'b0,out_pix_2_reg_213[14],out_pix_2_reg_213[14],out_pix_2_reg_213[14]}));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry_i_1__0
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .O(out_pix_fu_135_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_135_p2_carry_i_2__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_3__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry_i_4__0
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln110_1_reg_223[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    out_pix_fu_135_p2_carry_i_5__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln110_1_reg_223[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry_i_5__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_6__0
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_6__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_7
       (.I0(trunc_ln110_1_reg_223[1]),
        .I1(trunc_ln_fu_122_p3[1]),
        .O(out_pix_fu_135_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(trunc_ln110_1_reg_223[0]),
        .O(\trunc_ln110_1_reg_223_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .O(\out_pix_2_reg_213_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .O(\out_pix_2_reg_213_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .O(\out_pix_2_reg_213_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .O(\out_pix_2_reg_213_reg[14]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[4]_i_3 
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .O(\ref_tmp1_reg_775[4]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[4]_i_4 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_5 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[4]_i_6 
       (.I0(trunc_ln_fu_122_p3[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln110_1_reg_223[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(\ref_tmp1_reg_775[4]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[4]_i_7 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln110_1_reg_223[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(\ref_tmp1_reg_775[4]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_8 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .O(\ref_tmp1_reg_775[4]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ref_tmp1_reg_775[4]_i_9 
       (.I0(trunc_ln110_1_reg_223[1]),
        .I1(trunc_ln_fu_122_p3[1]),
        .O(\ref_tmp1_reg_775[4]_i_9_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .O(\out_pix_2_reg_213_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .O(\out_pix_2_reg_213_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp1_reg_775[7]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(\ref_tmp1_reg_775_reg[0] ),
        .O(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[7]_i_2 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[7]),
        .O(\out_pix_2_reg_213_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp1_reg_775[7]_i_3 
       (.I0(tmp_9_fu_158_p4[0]),
        .I1(tmp_9_fu_158_p4[1]),
        .I2(tmp_9_fu_158_p4[2]),
        .I3(tmp_9_fu_158_p4[3]),
        .I4(tmp_9_fu_158_p4[4]),
        .I5(tmp_9_fu_158_p4[5]),
        .O(\ref_tmp1_reg_775[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[7]_i_5 
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .O(\ref_tmp1_reg_775[7]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ref_tmp1_reg_775[7]_i_6 
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .O(\ref_tmp1_reg_775[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_7 
       (.I0(trunc_ln_fu_122_p3[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln110_1_reg_223[7]),
        .I3(trunc_ln_fu_122_p3[7]),
        .O(\ref_tmp1_reg_775[7]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_8 
       (.I0(trunc_ln_fu_122_p3[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln110_1_reg_223[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(\ref_tmp1_reg_775[7]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \ref_tmp1_reg_775[7]_i_9 
       (.I0(trunc_ln_fu_122_p3[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln110_1_reg_223[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(\ref_tmp1_reg_775[7]_i_9_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ref_tmp1_reg_775_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ref_tmp1_reg_775_reg[4]_i_2_n_9 ,\ref_tmp1_reg_775_reg[4]_i_2_n_10 ,\ref_tmp1_reg_775_reg[4]_i_2_n_11 ,\ref_tmp1_reg_775_reg[4]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\ref_tmp1_reg_775[4]_i_3_n_9 ,\ref_tmp1_reg_775[4]_i_4_n_9 ,\ref_tmp1_reg_775[4]_i_5_n_9 ,trunc_ln110_1_reg_223[1]}),
        .O({add_ln117_fu_145_p2[4:2],\NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\ref_tmp1_reg_775[4]_i_6_n_9 ,\ref_tmp1_reg_775[4]_i_7_n_9 ,\ref_tmp1_reg_775[4]_i_8_n_9 ,\ref_tmp1_reg_775[4]_i_9_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ref_tmp1_reg_775_reg[7]_i_4 
       (.CI(\ref_tmp1_reg_775_reg[4]_i_2_n_9 ),
        .CO({\NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED [3:2],\ref_tmp1_reg_775_reg[7]_i_4_n_11 ,\ref_tmp1_reg_775_reg[7]_i_4_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ref_tmp1_reg_775[7]_i_5_n_9 ,\ref_tmp1_reg_775[7]_i_6_n_9 }),
        .O({\NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED [3],add_ln117_fu_145_p2[7:5]}),
        .S({1'b0,\ref_tmp1_reg_775[7]_i_7_n_9 ,\ref_tmp1_reg_775[7]_i_8_n_9 ,\ref_tmp1_reg_775[7]_i_9_n_9 }));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_16),
        .Q(trunc_ln110_1_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_15),
        .Q(trunc_ln110_1_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_14),
        .Q(trunc_ln110_1_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry_n_13),
        .Q(trunc_ln110_1_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_16),
        .Q(trunc_ln110_1_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_15),
        .Q(trunc_ln110_1_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_14),
        .Q(trunc_ln110_1_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__0_carry__0_n_13),
        .Q(trunc_ln110_1_reg_223[7]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln_fu_122_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln_fu_122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln_fu_122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln_fu_122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln_fu_122_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(trunc_ln_fu_122_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(trunc_ln_fu_122_p3[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s_31
   (\ap_return_1_int_reg_reg[6] ,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \out_pix_2_reg_213_reg[10]_3 ,
    \out_pix_2_reg_213_reg[10]_4 ,
    \out_pix_2_reg_213_reg[10]_5 ,
    \out_pix_2_reg_213_reg[10]_6 ,
    ap_clk,
    Q,
    \out_pix_2_reg_213_reg[10]_7 ,
    \out_pix_2_reg_213_reg[10]_8 ,
    \out_pix_2_reg_213_reg[10]_9 ,
    \out_pix_2_reg_213_reg[10]_10 ,
    ap_return_1_int_reg,
    \GradientValuesY_reg_741_reg[0] ,
    out_pix_fu_135_p2_carry__1_0);
  output [6:0]\ap_return_1_int_reg_reg[6] ;
  output \out_pix_2_reg_213_reg[10]_0 ;
  output \out_pix_2_reg_213_reg[10]_1 ;
  output \out_pix_2_reg_213_reg[10]_2 ;
  output \out_pix_2_reg_213_reg[10]_3 ;
  output \out_pix_2_reg_213_reg[10]_4 ;
  output \out_pix_2_reg_213_reg[10]_5 ;
  output \out_pix_2_reg_213_reg[10]_6 ;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\out_pix_2_reg_213_reg[10]_7 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_8 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_9 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_10 ;
  input [6:0]ap_return_1_int_reg;
  input \GradientValuesY_reg_741_reg[0] ;
  input [7:0]out_pix_fu_135_p2_carry__1_0;

  wire \GradientValuesY_reg_741_reg[0] ;
  wire [8:7]M01_fu_112_p3;
  wire [7:0]Q;
  wire [6:0]add_ln117_fu_145_p2;
  wire ap_clk;
  wire [6:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[3]_i_3_n_9 ;
  wire \ap_return_1_int_reg[3]_i_4_n_9 ;
  wire \ap_return_1_int_reg[3]_i_5_n_9 ;
  wire \ap_return_1_int_reg[3]_i_6_n_9 ;
  wire \ap_return_1_int_reg[3]_i_7_n_9 ;
  wire \ap_return_1_int_reg[6]_i_2_n_9 ;
  wire \ap_return_1_int_reg[6]_i_4_n_9 ;
  wire \ap_return_1_int_reg[6]_i_5_n_9 ;
  wire \ap_return_1_int_reg[6]_i_6_n_9 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_10 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_11 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_12 ;
  wire \ap_return_1_int_reg_reg[3]_i_2_n_9 ;
  wire [6:0]\ap_return_1_int_reg_reg[6] ;
  wire \ap_return_1_int_reg_reg[6]_i_3_n_11 ;
  wire \ap_return_1_int_reg_reg[6]_i_3_n_12 ;
  wire out_pix_2_fu_98_p2__1_carry__0_i_10_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_11_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_12_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_13_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_14_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_15_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_16_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_17_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_18_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_19_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_3_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_4_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_5_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_6_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_7_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_8_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_9_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_n_10;
  wire out_pix_2_fu_98_p2__1_carry__0_n_11;
  wire out_pix_2_fu_98_p2__1_carry__0_n_12;
  wire out_pix_2_fu_98_p2__1_carry__0_n_13;
  wire out_pix_2_fu_98_p2__1_carry__0_n_14;
  wire out_pix_2_fu_98_p2__1_carry__0_n_15;
  wire out_pix_2_fu_98_p2__1_carry__0_n_16;
  wire out_pix_2_fu_98_p2__1_carry__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_n_12;
  wire out_pix_2_fu_98_p2__1_carry__1_n_15;
  wire out_pix_2_fu_98_p2__1_carry__1_n_16;
  wire out_pix_2_fu_98_p2__1_carry_i_10_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_11_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_12_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_13_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_14_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_1_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_2_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_3_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_4_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_5_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_6_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_7_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_8_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_9_n_9;
  wire out_pix_2_fu_98_p2__1_carry_n_10;
  wire out_pix_2_fu_98_p2__1_carry_n_11;
  wire out_pix_2_fu_98_p2__1_carry_n_12;
  wire out_pix_2_fu_98_p2__1_carry_n_13;
  wire out_pix_2_fu_98_p2__1_carry_n_14;
  wire out_pix_2_fu_98_p2__1_carry_n_15;
  wire out_pix_2_fu_98_p2__1_carry_n_16;
  wire out_pix_2_fu_98_p2__1_carry_n_9;
  wire [10:7]out_pix_2_reg_213;
  wire \out_pix_2_reg_213_reg[10]_0 ;
  wire \out_pix_2_reg_213_reg[10]_1 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_10 ;
  wire \out_pix_2_reg_213_reg[10]_2 ;
  wire \out_pix_2_reg_213_reg[10]_3 ;
  wire \out_pix_2_reg_213_reg[10]_4 ;
  wire \out_pix_2_reg_213_reg[10]_5 ;
  wire \out_pix_2_reg_213_reg[10]_6 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_7 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_8 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_9 ;
  wire out_pix_fu_135_p2_carry__0_i_1_n_9;
  wire out_pix_fu_135_p2_carry__0_i_2_n_9;
  wire out_pix_fu_135_p2_carry__0_i_3_n_9;
  wire out_pix_fu_135_p2_carry__0_i_4_n_9;
  wire out_pix_fu_135_p2_carry__0_i_5_n_9;
  wire out_pix_fu_135_p2_carry__0_i_6_n_9;
  wire out_pix_fu_135_p2_carry__0_i_7_n_9;
  wire out_pix_fu_135_p2_carry__0_i_8_n_9;
  wire out_pix_fu_135_p2_carry__0_n_10;
  wire out_pix_fu_135_p2_carry__0_n_11;
  wire out_pix_fu_135_p2_carry__0_n_12;
  wire out_pix_fu_135_p2_carry__0_n_9;
  wire [7:0]out_pix_fu_135_p2_carry__1_0;
  wire out_pix_fu_135_p2_carry__1_i_1_n_9;
  wire out_pix_fu_135_p2_carry__1_i_2_n_9;
  wire out_pix_fu_135_p2_carry__1_i_3_n_9;
  wire out_pix_fu_135_p2_carry__1_n_10;
  wire out_pix_fu_135_p2_carry__1_n_11;
  wire out_pix_fu_135_p2_carry__1_n_12;
  wire out_pix_fu_135_p2_carry__1_n_9;
  wire out_pix_fu_135_p2_carry__2_n_10;
  wire out_pix_fu_135_p2_carry__2_n_11;
  wire out_pix_fu_135_p2_carry__2_n_12;
  wire out_pix_fu_135_p2_carry_i_1_n_9;
  wire out_pix_fu_135_p2_carry_i_2_n_9;
  wire out_pix_fu_135_p2_carry_i_3_n_9;
  wire out_pix_fu_135_p2_carry_i_4_n_9;
  wire out_pix_fu_135_p2_carry_i_5_n_9;
  wire out_pix_fu_135_p2_carry_i_6_n_9;
  wire out_pix_fu_135_p2_carry_n_10;
  wire out_pix_fu_135_p2_carry_n_11;
  wire out_pix_fu_135_p2_carry_n_12;
  wire out_pix_fu_135_p2_carry_n_9;
  wire [6:0]tmp_9_fu_158_p4;
  wire [7:7]tmp_9_fu_158_p4_0;
  wire [6:0]trunc_ln110_1_reg_223;
  wire \trunc_ln110_1_reg_223[0]_i_1_n_9 ;
  wire [6:1]trunc_ln_fu_122_p3;
  wire [0:0]\NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[0]),
        .I4(ap_return_1_int_reg[0]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [0]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .I4(ap_return_1_int_reg[1]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [1]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .I4(ap_return_1_int_reg[2]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [2]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .I4(ap_return_1_int_reg[3]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [3]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .I4(ap_return_1_int_reg[4]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [4]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .I4(ap_return_1_int_reg[5]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [5]));
  LUT6 #(
    .INIT(64'h55545554FFFF0000)) 
    \GradientValuesY_reg_741[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .I4(ap_return_1_int_reg[6]),
        .I5(\GradientValuesY_reg_741_reg[0] ),
        .O(\ap_return_1_int_reg_reg[6] [6]));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[0]),
        .O(\out_pix_2_reg_213_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[1]),
        .O(\out_pix_2_reg_213_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[2]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[2]),
        .O(\out_pix_2_reg_213_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[3]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[3]),
        .O(\out_pix_2_reg_213_reg[10]_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_1_int_reg[3]_i_3 
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln110_1_reg_223[2]),
        .O(\ap_return_1_int_reg[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[3]_i_4 
       (.I0(out_pix_fu_135_p2_carry__1_0[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln_fu_122_p3[3]),
        .I3(out_pix_fu_135_p2_carry_i_1_n_9),
        .O(\ap_return_1_int_reg[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \ap_return_1_int_reg[3]_i_5 
       (.I0(out_pix_fu_135_p2_carry__1_0[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .I3(trunc_ln110_1_reg_223[1]),
        .I4(out_pix_fu_135_p2_carry__1_0[1]),
        .O(\ap_return_1_int_reg[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_1_int_reg[3]_i_6 
       (.I0(out_pix_fu_135_p2_carry__1_0[1]),
        .I1(trunc_ln110_1_reg_223[1]),
        .I2(trunc_ln_fu_122_p3[1]),
        .O(\ap_return_1_int_reg[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_1_int_reg[3]_i_7 
       (.I0(trunc_ln110_1_reg_223[0]),
        .I1(out_pix_fu_135_p2_carry__1_0[0]),
        .O(\ap_return_1_int_reg[3]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[4]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[4]),
        .O(\out_pix_2_reg_213_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[5]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[5]),
        .O(\out_pix_2_reg_213_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_1_int_reg[6]_i_1 
       (.I0(tmp_9_fu_158_p4_0),
        .I1(\ap_return_1_int_reg[6]_i_2_n_9 ),
        .I2(tmp_9_fu_158_p4[6]),
        .I3(add_ln117_fu_145_p2[6]),
        .O(\out_pix_2_reg_213_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_1_int_reg[6]_i_2 
       (.I0(tmp_9_fu_158_p4[0]),
        .I1(tmp_9_fu_158_p4[1]),
        .I2(tmp_9_fu_158_p4[2]),
        .I3(tmp_9_fu_158_p4[3]),
        .I4(tmp_9_fu_158_p4[4]),
        .I5(tmp_9_fu_158_p4[5]),
        .O(\ap_return_1_int_reg[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_4 
       (.I0(out_pix_fu_135_p2_carry__0_i_2_n_9),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(out_pix_fu_135_p2_carry__1_0[6]),
        .I3(trunc_ln_fu_122_p3[6]),
        .O(\ap_return_1_int_reg[6]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_5 
       (.I0(out_pix_fu_135_p2_carry__0_i_3_n_9),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(out_pix_fu_135_p2_carry__1_0[5]),
        .I3(trunc_ln_fu_122_p3[5]),
        .O(\ap_return_1_int_reg[6]_i_5_n_9 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_return_1_int_reg[6]_i_6 
       (.I0(out_pix_fu_135_p2_carry__1_0[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln_fu_122_p3[4]),
        .I3(out_pix_fu_135_p2_carry__0_i_4_n_9),
        .O(\ap_return_1_int_reg[6]_i_6_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_1_int_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_return_1_int_reg_reg[3]_i_2_n_9 ,\ap_return_1_int_reg_reg[3]_i_2_n_10 ,\ap_return_1_int_reg_reg[3]_i_2_n_11 ,\ap_return_1_int_reg_reg[3]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1_n_9,\ap_return_1_int_reg[3]_i_3_n_9 ,trunc_ln_fu_122_p3[1],trunc_ln110_1_reg_223[0]}),
        .O({add_ln117_fu_145_p2[3:1],\NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\ap_return_1_int_reg[3]_i_4_n_9 ,\ap_return_1_int_reg[3]_i_5_n_9 ,\ap_return_1_int_reg[3]_i_6_n_9 ,\ap_return_1_int_reg[3]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_1_int_reg_reg[6]_i_3 
       (.CI(\ap_return_1_int_reg_reg[3]_i_2_n_9 ),
        .CO({\NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED [3:2],\ap_return_1_int_reg_reg[6]_i_3_n_11 ,\ap_return_1_int_reg_reg[6]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_fu_135_p2_carry__0_i_3_n_9,out_pix_fu_135_p2_carry__0_i_4_n_9}),
        .O({\NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED [3],add_ln117_fu_145_p2[6:4]}),
        .S({1'b0,\ap_return_1_int_reg[6]_i_4_n_9 ,\ap_return_1_int_reg[6]_i_5_n_9 ,\ap_return_1_int_reg[6]_i_6_n_9 }));
  FDRE \b1_val_read_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(M01_fu_112_p3[7]),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(M01_fu_112_p3[8]),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__1_carry_n_9,out_pix_2_fu_98_p2__1_carry_n_10,out_pix_2_fu_98_p2__1_carry_n_11,out_pix_2_fu_98_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry_i_1_n_9,out_pix_2_fu_98_p2__1_carry_i_2_n_9,out_pix_2_fu_98_p2__1_carry_i_3_n_9,1'b0}),
        .O({out_pix_2_fu_98_p2__1_carry_n_13,out_pix_2_fu_98_p2__1_carry_n_14,out_pix_2_fu_98_p2__1_carry_n_15,out_pix_2_fu_98_p2__1_carry_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry_i_4_n_9,out_pix_2_fu_98_p2__1_carry_i_5_n_9,out_pix_2_fu_98_p2__1_carry_i_6_n_9,out_pix_2_fu_98_p2__1_carry_i_7_n_9}));
  CARRY4 out_pix_2_fu_98_p2__1_carry__0
       (.CI(out_pix_2_fu_98_p2__1_carry_n_9),
        .CO({out_pix_2_fu_98_p2__1_carry__0_n_9,out_pix_2_fu_98_p2__1_carry__0_n_10,out_pix_2_fu_98_p2__1_carry__0_n_11,out_pix_2_fu_98_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry__0_i_1_n_9,out_pix_2_fu_98_p2__1_carry__0_i_2_n_9,out_pix_2_fu_98_p2__1_carry__0_i_3_n_9,out_pix_2_fu_98_p2__1_carry__0_i_4_n_9}),
        .O({out_pix_2_fu_98_p2__1_carry__0_n_13,out_pix_2_fu_98_p2__1_carry__0_n_14,out_pix_2_fu_98_p2__1_carry__0_n_15,out_pix_2_fu_98_p2__1_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry__0_i_5_n_9,out_pix_2_fu_98_p2__1_carry__0_i_6_n_9,out_pix_2_fu_98_p2__1_carry__0_i_7_n_9,out_pix_2_fu_98_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_10
       (.I0(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_11
       (.I0(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [4]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_12
       (.I0(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_13
       (.I0(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [3]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_14
       (.I0(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_15
       (.I0(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_16
       (.I0(\out_pix_2_reg_213_reg[10]_10 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_17
       (.I0(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_18
       (.I0(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_18_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_19
       (.I0(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_19_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_2
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_11_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [4]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_3
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_2_fu_98_p2__1_carry__0_i_4
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [1]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_2_fu_98_p2__1_carry__0_i_5
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_8 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_10 [7]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_15_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_6
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_2_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_10_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_16_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_7
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_3_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_12_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_17_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_8
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_4_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_14_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_18_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_9
       (.I0(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [5]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_9_n_9));
  CARRY4 out_pix_2_fu_98_p2__1_carry__1
       (.CI(out_pix_2_fu_98_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_2_fu_98_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_2_fu_98_p2__1_carry__1_n_15,out_pix_2_fu_98_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_2_fu_98_p2__1_carry__1_i_1_n_9}));
  LUT6 #(
    .INIT(64'h080E0E8F0E8F8FEF)) 
    out_pix_2_fu_98_p2__1_carry__1_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry__1_i_2_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_7 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_10 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_9 [7]),
        .I5(\out_pix_2_reg_213_reg[10]_8 [7]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry__1_i_2
       (.I0(\out_pix_2_reg_213_reg[10]_10 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_2_fu_98_p2__1_carry_i_1
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__1_carry_i_10
       (.I0(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_11
       (.I0(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [0]),
        .O(out_pix_2_fu_98_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_2_fu_98_p2__1_carry_i_12
       (.I0(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_12_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_13
       (.I0(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry_i_14
       (.I0(\out_pix_2_reg_213_reg[10]_10 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h0909099F099F9F9F)) 
    out_pix_2_fu_98_p2__1_carry_i_2
       (.I0(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I2(out_pix_2_fu_98_p2__1_carry_i_10_n_9),
        .I3(\out_pix_2_reg_213_reg[10]_10 [0]),
        .I4(\out_pix_2_reg_213_reg[10]_9 [1]),
        .I5(\out_pix_2_reg_213_reg[10]_8 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF4D4D00)) 
    out_pix_2_fu_98_p2__1_carry_i_3
       (.I0(\out_pix_2_reg_213_reg[10]_9 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_2_fu_98_p2__1_carry_i_4
       (.I0(out_pix_2_fu_98_p2__1_carry_i_9_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_12_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_2_fu_98_p2__1_carry_i_5
       (.I0(out_pix_2_fu_98_p2__1_carry_i_2_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_8_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_2_fu_98_p2__1_carry_i_6
       (.I0(out_pix_2_fu_98_p2__1_carry_i_3_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_8 [2]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [1]),
        .I3(\out_pix_2_reg_213_reg[10]_9 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_14_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_6_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    out_pix_2_fu_98_p2__1_carry_i_7
       (.I0(\out_pix_2_reg_213_reg[10]_9 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_2_fu_98_p2__1_carry_i_8
       (.I0(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_7 [2]),
        .I5(\out_pix_2_reg_213_reg[10]_9 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry_i_9
       (.I0(\out_pix_2_reg_213_reg[10]_8 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_9 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_10 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_7 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_9_n_9));
  FDRE \out_pix_2_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_15),
        .Q(out_pix_2_reg_213[10]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_14),
        .Q(out_pix_2_reg_213[7]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_13),
        .Q(out_pix_2_reg_213[8]),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_16),
        .Q(out_pix_2_reg_213[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2_carry_n_9,out_pix_fu_135_p2_carry_n_10,out_pix_fu_135_p2_carry_n_11,out_pix_fu_135_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry_i_1_n_9,out_pix_fu_135_p2_carry_i_2_n_9,trunc_ln_fu_122_p3[1],trunc_ln110_1_reg_223[0]}),
        .O({NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED[3:1],add_ln117_fu_145_p2[0]}),
        .S({out_pix_fu_135_p2_carry_i_3_n_9,out_pix_fu_135_p2_carry_i_4_n_9,out_pix_fu_135_p2_carry_i_5_n_9,out_pix_fu_135_p2_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__0
       (.CI(out_pix_fu_135_p2_carry_n_9),
        .CO({out_pix_fu_135_p2_carry__0_n_9,out_pix_fu_135_p2_carry__0_n_10,out_pix_fu_135_p2_carry__0_n_11,out_pix_fu_135_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2_carry__0_i_1_n_9,out_pix_fu_135_p2_carry__0_i_2_n_9,out_pix_fu_135_p2_carry__0_i_3_n_9,out_pix_fu_135_p2_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2_carry__0_i_5_n_9,out_pix_fu_135_p2_carry__0_i_6_n_9,out_pix_fu_135_p2_carry__0_i_7_n_9,out_pix_fu_135_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln_fu_122_p3[6]),
        .O(out_pix_fu_135_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_2
       (.I0(out_pix_fu_135_p2_carry__1_0[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln_fu_122_p3[5]),
        .O(out_pix_fu_135_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_3
       (.I0(out_pix_fu_135_p2_carry__1_0[4]),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__0_i_4
       (.I0(out_pix_fu_135_p2_carry__1_0[3]),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_5
       (.I0(out_pix_fu_135_p2_carry__0_i_1_n_9),
        .I1(out_pix_2_reg_213[7]),
        .I2(out_pix_fu_135_p2_carry__1_0[7]),
        .I3(M01_fu_112_p3[7]),
        .O(out_pix_fu_135_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_6
       (.I0(out_pix_fu_135_p2_carry__1_0[6]),
        .I1(trunc_ln110_1_reg_223[6]),
        .I2(trunc_ln_fu_122_p3[6]),
        .I3(out_pix_fu_135_p2_carry__0_i_2_n_9),
        .O(out_pix_fu_135_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_7
       (.I0(out_pix_fu_135_p2_carry__1_0[5]),
        .I1(trunc_ln110_1_reg_223[5]),
        .I2(trunc_ln_fu_122_p3[5]),
        .I3(out_pix_fu_135_p2_carry__0_i_3_n_9),
        .O(out_pix_fu_135_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry__0_i_8
       (.I0(out_pix_fu_135_p2_carry__0_i_4_n_9),
        .I1(trunc_ln110_1_reg_223[4]),
        .I2(out_pix_fu_135_p2_carry__1_0[4]),
        .I3(trunc_ln_fu_122_p3[4]),
        .O(out_pix_fu_135_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__1
       (.CI(out_pix_fu_135_p2_carry__0_n_9),
        .CO({out_pix_fu_135_p2_carry__1_n_9,out_pix_fu_135_p2_carry__1_n_10,out_pix_fu_135_p2_carry__1_n_11,out_pix_fu_135_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_reg_213[9],out_pix_fu_135_p2_carry__1_i_1_n_9}),
        .O(tmp_9_fu_158_p4[3:0]),
        .S({out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_fu_135_p2_carry__1_i_2_n_9,out_pix_fu_135_p2_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry__1_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[7]),
        .I1(out_pix_2_reg_213[7]),
        .I2(M01_fu_112_p3[7]),
        .O(out_pix_fu_135_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2_carry__1_i_2
       (.I0(M01_fu_112_p3[8]),
        .I1(out_pix_2_reg_213[8]),
        .I2(out_pix_2_reg_213[9]),
        .O(out_pix_fu_135_p2_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_135_p2_carry__1_i_3
       (.I0(M01_fu_112_p3[7]),
        .I1(out_pix_2_reg_213[7]),
        .I2(out_pix_fu_135_p2_carry__1_0[7]),
        .I3(out_pix_2_reg_213[8]),
        .I4(M01_fu_112_p3[8]),
        .O(out_pix_fu_135_p2_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2_carry__2
       (.CI(out_pix_fu_135_p2_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED[3],out_pix_fu_135_p2_carry__2_n_10,out_pix_fu_135_p2_carry__2_n_11,out_pix_fu_135_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_9_fu_158_p4_0,tmp_9_fu_158_p4[6:4]}),
        .S({out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_2_reg_213[10],out_pix_2_reg_213[10]}));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2_carry_i_1
       (.I0(out_pix_fu_135_p2_carry__1_0[2]),
        .I1(trunc_ln110_1_reg_223[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .O(out_pix_fu_135_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2_carry_i_2
       (.I0(trunc_ln_fu_122_p3[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln110_1_reg_223[2]),
        .O(out_pix_fu_135_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2_carry_i_3
       (.I0(out_pix_fu_135_p2_carry_i_1_n_9),
        .I1(trunc_ln110_1_reg_223[3]),
        .I2(out_pix_fu_135_p2_carry__1_0[3]),
        .I3(trunc_ln_fu_122_p3[3]),
        .O(out_pix_fu_135_p2_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_135_p2_carry_i_4
       (.I0(trunc_ln110_1_reg_223[2]),
        .I1(out_pix_fu_135_p2_carry__1_0[2]),
        .I2(trunc_ln_fu_122_p3[2]),
        .I3(trunc_ln110_1_reg_223[1]),
        .I4(out_pix_fu_135_p2_carry__1_0[1]),
        .O(out_pix_fu_135_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2_carry_i_5
       (.I0(out_pix_fu_135_p2_carry__1_0[1]),
        .I1(trunc_ln110_1_reg_223[1]),
        .I2(trunc_ln_fu_122_p3[1]),
        .O(out_pix_fu_135_p2_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2_carry_i_6
       (.I0(trunc_ln110_1_reg_223[0]),
        .I1(out_pix_fu_135_p2_carry__1_0[0]),
        .O(out_pix_fu_135_p2_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln110_1_reg_223[0]_i_1 
       (.I0(\out_pix_2_reg_213_reg[10]_7 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_8 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_9 [0]),
        .O(\trunc_ln110_1_reg_223[0]_i_1_n_9 ));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln110_1_reg_223[0]_i_1_n_9 ),
        .Q(trunc_ln110_1_reg_223[0]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_16),
        .Q(trunc_ln110_1_reg_223[1]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_15),
        .Q(trunc_ln110_1_reg_223[2]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_14),
        .Q(trunc_ln110_1_reg_223[3]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_13),
        .Q(trunc_ln110_1_reg_223[4]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_16),
        .Q(trunc_ln110_1_reg_223[5]),
        .R(1'b0));
  FDRE \trunc_ln110_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_15),
        .Q(trunc_ln110_1_reg_223[6]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln_fu_122_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln_fu_122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln_fu_122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln_fu_122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln_fu_122_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln110_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(trunc_ln_fu_122_p3[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFGradientY3x3_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s_32
   (\ap_return_1_int_reg_reg[7] ,
    \trunc_ln110_1_reg_223_reg[0]_0 ,
    ap_clk,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \out_pix_2_reg_213_reg[10]_3 ,
    ap_return_1_int_reg,
    \GradientValuesY_reg_741_reg[7] ,
    Q,
    \b1_val_read_reg_208_reg[7]_0 );
  output [0:0]\ap_return_1_int_reg_reg[7] ;
  output \trunc_ln110_1_reg_223_reg[0]_0 ;
  input ap_clk;
  input [7:0]\out_pix_2_reg_213_reg[10]_0 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_1 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_2 ;
  input [7:0]\out_pix_2_reg_213_reg[10]_3 ;
  input [0:0]ap_return_1_int_reg;
  input \GradientValuesY_reg_741_reg[7] ;
  input [7:0]Q;
  input [7:0]\b1_val_read_reg_208_reg[7]_0 ;

  wire \GradientValuesY_reg_741_reg[7] ;
  wire [7:0]Q;
  wire ap_clk;
  wire [0:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[7]_i_3_n_9 ;
  wire [0:0]\ap_return_1_int_reg_reg[7] ;
  wire [7:0]\b1_val_read_reg_208_reg[7]_0 ;
  wire \b1_val_read_reg_208_reg_n_9_[0] ;
  wire \b1_val_read_reg_208_reg_n_9_[1] ;
  wire \b1_val_read_reg_208_reg_n_9_[2] ;
  wire \b1_val_read_reg_208_reg_n_9_[3] ;
  wire \b1_val_read_reg_208_reg_n_9_[4] ;
  wire \b1_val_read_reg_208_reg_n_9_[5] ;
  wire \b1_val_read_reg_208_reg_n_9_[6] ;
  wire \b1_val_read_reg_208_reg_n_9_[7] ;
  wire out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__0_n_10;
  wire out_pix_2_fu_98_p2__1_carry__0_n_11;
  wire out_pix_2_fu_98_p2__1_carry__0_n_12;
  wire out_pix_2_fu_98_p2__1_carry__0_n_13;
  wire out_pix_2_fu_98_p2__1_carry__0_n_14;
  wire out_pix_2_fu_98_p2__1_carry__0_n_15;
  wire out_pix_2_fu_98_p2__1_carry__0_n_16;
  wire out_pix_2_fu_98_p2__1_carry__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry__1_n_12;
  wire out_pix_2_fu_98_p2__1_carry__1_n_15;
  wire out_pix_2_fu_98_p2__1_carry__1_n_16;
  wire out_pix_2_fu_98_p2__1_carry_i_10__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_11__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_12__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_13__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_14__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_1__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_2__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_3__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_4__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_5__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_6__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_7__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_8__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_i_9__0_n_9;
  wire out_pix_2_fu_98_p2__1_carry_n_10;
  wire out_pix_2_fu_98_p2__1_carry_n_11;
  wire out_pix_2_fu_98_p2__1_carry_n_12;
  wire out_pix_2_fu_98_p2__1_carry_n_13;
  wire out_pix_2_fu_98_p2__1_carry_n_14;
  wire out_pix_2_fu_98_p2__1_carry_n_15;
  wire out_pix_2_fu_98_p2__1_carry_n_16;
  wire out_pix_2_fu_98_p2__1_carry_n_9;
  wire [7:0]\out_pix_2_reg_213_reg[10]_0 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_1 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_2 ;
  wire [7:0]\out_pix_2_reg_213_reg[10]_3 ;
  wire \out_pix_2_reg_213_reg_n_9_[10] ;
  wire \out_pix_2_reg_213_reg_n_9_[1] ;
  wire \out_pix_2_reg_213_reg_n_9_[2] ;
  wire \out_pix_2_reg_213_reg_n_9_[3] ;
  wire \out_pix_2_reg_213_reg_n_9_[4] ;
  wire \out_pix_2_reg_213_reg_n_9_[5] ;
  wire \out_pix_2_reg_213_reg_n_9_[6] ;
  wire \out_pix_2_reg_213_reg_n_9_[7] ;
  wire \out_pix_2_reg_213_reg_n_9_[8] ;
  wire \out_pix_2_reg_213_reg_n_9_[9] ;
  wire out_pix_fu_135_p2__1_carry__0_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_4_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_5_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_6_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_7_n_9;
  wire out_pix_fu_135_p2__1_carry__0_i_8_n_9;
  wire out_pix_fu_135_p2__1_carry__0_n_10;
  wire out_pix_fu_135_p2__1_carry__0_n_11;
  wire out_pix_fu_135_p2__1_carry__0_n_12;
  wire out_pix_fu_135_p2__1_carry__0_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry__1_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry__1_n_10;
  wire out_pix_fu_135_p2__1_carry__1_n_11;
  wire out_pix_fu_135_p2__1_carry__1_n_12;
  wire out_pix_fu_135_p2__1_carry__1_n_9;
  wire out_pix_fu_135_p2__1_carry__2_n_10;
  wire out_pix_fu_135_p2__1_carry__2_n_11;
  wire out_pix_fu_135_p2__1_carry__2_n_12;
  wire out_pix_fu_135_p2__1_carry_i_1_n_9;
  wire out_pix_fu_135_p2__1_carry_i_2_n_9;
  wire out_pix_fu_135_p2__1_carry_i_3_n_9;
  wire out_pix_fu_135_p2__1_carry_i_4_n_9;
  wire out_pix_fu_135_p2__1_carry_i_5_n_9;
  wire out_pix_fu_135_p2__1_carry_i_6_n_9;
  wire out_pix_fu_135_p2__1_carry_n_10;
  wire out_pix_fu_135_p2__1_carry_n_11;
  wire out_pix_fu_135_p2__1_carry_n_12;
  wire out_pix_fu_135_p2__1_carry_n_9;
  wire [7:7]tmp_9_fu_158_p4;
  wire [6:0]tmp_9_fu_158_p4__0;
  wire \trunc_ln110_1_reg_223[0]_i_1__0_n_9 ;
  wire \trunc_ln110_1_reg_223_reg[0]_0 ;
  wire \trunc_ln110_1_reg_223_reg_n_9_[0] ;
  wire [3:1]NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \GradientValuesY_reg_741[7]_i_1 
       (.I0(\trunc_ln110_1_reg_223_reg[0]_0 ),
        .I1(ap_return_1_int_reg),
        .I2(\GradientValuesY_reg_741_reg[7] ),
        .O(\ap_return_1_int_reg_reg[7] ));
  LUT5 #(
    .INIT(32'h0F0F0F06)) 
    \ap_return_1_int_reg[7]_i_2 
       (.I0(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .I2(tmp_9_fu_158_p4),
        .I3(\ap_return_1_int_reg[7]_i_3_n_9 ),
        .I4(tmp_9_fu_158_p4__0[6]),
        .O(\trunc_ln110_1_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_1_int_reg[7]_i_3 
       (.I0(tmp_9_fu_158_p4__0[0]),
        .I1(tmp_9_fu_158_p4__0[1]),
        .I2(tmp_9_fu_158_p4__0[2]),
        .I3(tmp_9_fu_158_p4__0[3]),
        .I4(tmp_9_fu_158_p4__0[4]),
        .I5(tmp_9_fu_158_p4__0[5]),
        .O(\ap_return_1_int_reg[7]_i_3_n_9 ));
  FDRE \b1_val_read_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [0]),
        .Q(\b1_val_read_reg_208_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [1]),
        .Q(\b1_val_read_reg_208_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [2]),
        .Q(\b1_val_read_reg_208_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [3]),
        .Q(\b1_val_read_reg_208_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [4]),
        .Q(\b1_val_read_reg_208_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [5]),
        .Q(\b1_val_read_reg_208_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [6]),
        .Q(\b1_val_read_reg_208_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \b1_val_read_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b1_val_read_reg_208_reg[7]_0 [7]),
        .Q(\b1_val_read_reg_208_reg_n_9_[7] ),
        .R(1'b0));
  CARRY4 out_pix_2_fu_98_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_98_p2__1_carry_n_9,out_pix_2_fu_98_p2__1_carry_n_10,out_pix_2_fu_98_p2__1_carry_n_11,out_pix_2_fu_98_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry_i_1__0_n_9,out_pix_2_fu_98_p2__1_carry_i_2__0_n_9,out_pix_2_fu_98_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({out_pix_2_fu_98_p2__1_carry_n_13,out_pix_2_fu_98_p2__1_carry_n_14,out_pix_2_fu_98_p2__1_carry_n_15,out_pix_2_fu_98_p2__1_carry_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry_i_4__0_n_9,out_pix_2_fu_98_p2__1_carry_i_5__0_n_9,out_pix_2_fu_98_p2__1_carry_i_6__0_n_9,out_pix_2_fu_98_p2__1_carry_i_7__0_n_9}));
  CARRY4 out_pix_2_fu_98_p2__1_carry__0
       (.CI(out_pix_2_fu_98_p2__1_carry_n_9),
        .CO({out_pix_2_fu_98_p2__1_carry__0_n_9,out_pix_2_fu_98_p2__1_carry__0_n_10,out_pix_2_fu_98_p2__1_carry__0_n_11,out_pix_2_fu_98_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9}),
        .O({out_pix_2_fu_98_p2__1_carry__0_n_13,out_pix_2_fu_98_p2__1_carry__0_n_14,out_pix_2_fu_98_p2__1_carry__0_n_15,out_pix_2_fu_98_p2__1_carry__0_n_16}),
        .S({out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9,out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_10__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_11__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [4]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_12__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_13__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [3]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry__0_i_14__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_15__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_16__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_17__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    out_pix_2_fu_98_p2__1_carry__0_i_18__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_19__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [5]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [5]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [4]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_2__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [5]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [4]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [4]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h888E8EEE00000000)) 
    out_pix_2_fu_98_p2__1_carry__0_i_3__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h0888)) 
    out_pix_2_fu_98_p2__1_carry__0_i_4__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [1]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h566AA995A995566A)) 
    out_pix_2_fu_98_p2__1_carry__0_i_5__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_1 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_3 [7]),
        .I5(out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_6__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_7__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_2_fu_98_p2__1_carry__0_i_8__0
       (.I0(out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9),
        .I2(out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry__0_i_9__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [5]),
        .O(out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9));
  CARRY4 out_pix_2_fu_98_p2__1_carry__1
       (.CI(out_pix_2_fu_98_p2__1_carry__0_n_9),
        .CO({NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED[3:1],out_pix_2_fu_98_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED[3:2],out_pix_2_fu_98_p2__1_carry__1_n_15,out_pix_2_fu_98_p2__1_carry__1_n_16}),
        .S({1'b0,1'b0,1'b1,out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9}));
  LUT6 #(
    .INIT(64'h080E0E8F0E8F8FEF)) 
    out_pix_2_fu_98_p2__1_carry__1_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_0 [7]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [7]),
        .I3(\out_pix_2_reg_213_reg[10]_3 [6]),
        .I4(\out_pix_2_reg_213_reg[10]_2 [7]),
        .I5(\out_pix_2_reg_213_reg[10]_1 [7]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry__1_i_2__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [5]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [6]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [6]),
        .O(out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_98_p2__1_carry_i_10__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_11__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [0]),
        .O(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_2_fu_98_p2__1_carry_i_12__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_12__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_2_fu_98_p2__1_carry_i_13__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_13__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h17)) 
    out_pix_2_fu_98_p2__1_carry_i_14__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_14__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    out_pix_2_fu_98_p2__1_carry_i_1__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h0909099F099F9F9F)) 
    out_pix_2_fu_98_p2__1_carry_i_2__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I2(out_pix_2_fu_98_p2__1_carry_i_10__0_n_9),
        .I3(\out_pix_2_reg_213_reg[10]_3 [0]),
        .I4(\out_pix_2_reg_213_reg[10]_2 [1]),
        .I5(\out_pix_2_reg_213_reg[10]_1 [1]),
        .O(out_pix_2_fu_98_p2__1_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'hFF4D4D00)) 
    out_pix_2_fu_98_p2__1_carry_i_3__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h595565666566A6AA)) 
    out_pix_2_fu_98_p2__1_carry_i_4__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9),
        .I1(out_pix_2_fu_98_p2__1_carry_i_12__0_n_9),
        .I2(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [3]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6A95)) 
    out_pix_2_fu_98_p2__1_carry_i_5__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_2__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I3(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    out_pix_2_fu_98_p2__1_carry_i_6__0
       (.I0(out_pix_2_fu_98_p2__1_carry_i_3__0_n_9),
        .I1(\out_pix_2_reg_213_reg[10]_1 [2]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [1]),
        .I3(\out_pix_2_reg_213_reg[10]_2 [2]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I5(out_pix_2_fu_98_p2__1_carry_i_14__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    out_pix_2_fu_98_p2__1_carry_i_7__0
       (.I0(\out_pix_2_reg_213_reg[10]_2 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [1]),
        .I4(out_pix_2_fu_98_p2__1_carry_i_11__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9669966969969669)) 
    out_pix_2_fu_98_p2__1_carry_i_8__0
       (.I0(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [3]),
        .I4(\out_pix_2_reg_213_reg[10]_0 [2]),
        .I5(\out_pix_2_reg_213_reg[10]_2 [2]),
        .O(out_pix_2_fu_98_p2__1_carry_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    out_pix_2_fu_98_p2__1_carry_i_9__0
       (.I0(\out_pix_2_reg_213_reg[10]_1 [3]),
        .I1(\out_pix_2_reg_213_reg[10]_2 [3]),
        .I2(\out_pix_2_reg_213_reg[10]_3 [2]),
        .I3(\out_pix_2_reg_213_reg[10]_0 [4]),
        .I4(out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9),
        .O(out_pix_2_fu_98_p2__1_carry_i_9__0_n_9));
  FDRE \out_pix_2_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_14),
        .Q(\out_pix_2_reg_213_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry_n_13),
        .Q(\out_pix_2_reg_213_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_15),
        .Q(\out_pix_2_reg_213_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_14),
        .Q(\out_pix_2_reg_213_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__0_n_13),
        .Q(\out_pix_2_reg_213_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \out_pix_2_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_2_fu_98_p2__1_carry__1_n_16),
        .Q(\out_pix_2_reg_213_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry
       (.CI(1'b0),
        .CO({out_pix_fu_135_p2__1_carry_n_9,out_pix_fu_135_p2__1_carry_n_10,out_pix_fu_135_p2__1_carry_n_11,out_pix_fu_135_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2__1_carry_i_1_n_9,out_pix_fu_135_p2__1_carry_i_2_n_9,\b1_val_read_reg_208_reg_n_9_[0] ,\trunc_ln110_1_reg_223_reg_n_9_[0] }),
        .O(NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2__1_carry_i_3_n_9,out_pix_fu_135_p2__1_carry_i_4_n_9,out_pix_fu_135_p2__1_carry_i_5_n_9,out_pix_fu_135_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__0
       (.CI(out_pix_fu_135_p2__1_carry_n_9),
        .CO({out_pix_fu_135_p2__1_carry__0_n_9,out_pix_fu_135_p2__1_carry__0_n_10,out_pix_fu_135_p2__1_carry__0_n_11,out_pix_fu_135_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_135_p2__1_carry__0_i_1_n_9,out_pix_fu_135_p2__1_carry__0_i_2_n_9,out_pix_fu_135_p2__1_carry__0_i_3_n_9,out_pix_fu_135_p2__1_carry__0_i_4_n_9}),
        .O(NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({out_pix_fu_135_p2__1_carry__0_i_5_n_9,out_pix_fu_135_p2__1_carry__0_i_6_n_9,out_pix_fu_135_p2__1_carry__0_i_7_n_9,out_pix_fu_135_p2__1_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_1
       (.I0(Q[6]),
        .I1(\out_pix_2_reg_213_reg_n_9_[6] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[5] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_2
       (.I0(Q[5]),
        .I1(\out_pix_2_reg_213_reg_n_9_[5] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[4] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_3
       (.I0(Q[4]),
        .I1(\out_pix_2_reg_213_reg_n_9_[4] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[3] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__0_i_4
       (.I0(Q[3]),
        .I1(\out_pix_2_reg_213_reg_n_9_[3] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[2] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_5
       (.I0(out_pix_fu_135_p2__1_carry__0_i_1_n_9),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\b1_val_read_reg_208_reg_n_9_[6] ),
        .O(out_pix_fu_135_p2__1_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_6
       (.I0(Q[6]),
        .I1(\out_pix_2_reg_213_reg_n_9_[6] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[5] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_2_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_7
       (.I0(Q[5]),
        .I1(\out_pix_2_reg_213_reg_n_9_[5] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[4] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_3_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry__0_i_8
       (.I0(Q[4]),
        .I1(\out_pix_2_reg_213_reg_n_9_[4] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[3] ),
        .I3(out_pix_fu_135_p2__1_carry__0_i_4_n_9),
        .O(out_pix_fu_135_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__1
       (.CI(out_pix_fu_135_p2__1_carry__0_n_9),
        .CO({out_pix_fu_135_p2__1_carry__1_n_9,out_pix_fu_135_p2__1_carry__1_n_10,out_pix_fu_135_p2__1_carry__1_n_11,out_pix_fu_135_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\out_pix_2_reg_213_reg_n_9_[9] ,out_pix_fu_135_p2__1_carry__1_i_1_n_9}),
        .O(tmp_9_fu_158_p4__0[3:0]),
        .S({\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,out_pix_fu_135_p2__1_carry__1_i_2_n_9,out_pix_fu_135_p2__1_carry__1_i_3_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry__1_i_1
       (.I0(Q[7]),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[6] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    out_pix_fu_135_p2__1_carry__1_i_2
       (.I0(\b1_val_read_reg_208_reg_n_9_[7] ),
        .I1(\out_pix_2_reg_213_reg_n_9_[8] ),
        .I2(\out_pix_2_reg_213_reg_n_9_[9] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    out_pix_fu_135_p2__1_carry__1_i_3
       (.I0(\b1_val_read_reg_208_reg_n_9_[6] ),
        .I1(\out_pix_2_reg_213_reg_n_9_[7] ),
        .I2(Q[7]),
        .I3(\out_pix_2_reg_213_reg_n_9_[8] ),
        .I4(\b1_val_read_reg_208_reg_n_9_[7] ),
        .O(out_pix_fu_135_p2__1_carry__1_i_3_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_fu_135_p2__1_carry__2
       (.CI(out_pix_fu_135_p2__1_carry__1_n_9),
        .CO({NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED[3],out_pix_fu_135_p2__1_carry__2_n_10,out_pix_fu_135_p2__1_carry__2_n_11,out_pix_fu_135_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_9_fu_158_p4,tmp_9_fu_158_p4__0[6:4]}),
        .S({\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] ,\out_pix_2_reg_213_reg_n_9_[10] }));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    out_pix_fu_135_p2__1_carry_i_1
       (.I0(Q[2]),
        .I1(\out_pix_2_reg_213_reg_n_9_[2] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[1] ),
        .O(out_pix_fu_135_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2__1_carry_i_2
       (.I0(\b1_val_read_reg_208_reg_n_9_[1] ),
        .I1(Q[2]),
        .I2(\out_pix_2_reg_213_reg_n_9_[2] ),
        .O(out_pix_fu_135_p2__1_carry_i_2_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    out_pix_fu_135_p2__1_carry_i_3
       (.I0(Q[3]),
        .I1(\out_pix_2_reg_213_reg_n_9_[3] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[2] ),
        .I3(out_pix_fu_135_p2__1_carry_i_1_n_9),
        .O(out_pix_fu_135_p2__1_carry_i_3_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    out_pix_fu_135_p2__1_carry_i_4
       (.I0(Q[2]),
        .I1(\out_pix_2_reg_213_reg_n_9_[2] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[1] ),
        .I3(\out_pix_2_reg_213_reg_n_9_[1] ),
        .I4(Q[1]),
        .O(out_pix_fu_135_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_135_p2__1_carry_i_5
       (.I0(Q[1]),
        .I1(\out_pix_2_reg_213_reg_n_9_[1] ),
        .I2(\b1_val_read_reg_208_reg_n_9_[0] ),
        .O(out_pix_fu_135_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_135_p2__1_carry_i_6
       (.I0(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .I1(Q[0]),
        .O(out_pix_fu_135_p2__1_carry_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln110_1_reg_223[0]_i_1__0 
       (.I0(\out_pix_2_reg_213_reg[10]_0 [0]),
        .I1(\out_pix_2_reg_213_reg[10]_1 [0]),
        .I2(\out_pix_2_reg_213_reg[10]_2 [0]),
        .O(\trunc_ln110_1_reg_223[0]_i_1__0_n_9 ));
  FDRE \trunc_ln110_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln110_1_reg_223[0]_i_1__0_n_9 ),
        .Q(\trunc_ln110_1_reg_223_reg_n_9_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobel3x3_3_1_16_0_s
   (ap_block_pp0_stage0_subdone,
    D,
    \ap_return_1_int_reg_reg[7]_0 ,
    ap_clk,
    Q,
    ap_ce_reg_reg_0,
    ap_enable_reg_pp0_iter6,
    p_dstgx_data_full_n,
    p_dstgy_data_full_n,
    ap_ce_reg_reg_1,
    \out_pix_2_reg_213_reg[10] ,
    \out_pix_2_reg_213_reg[10]_0 ,
    \out_pix_2_reg_213_reg[10]_1 ,
    \out_pix_6_reg_218_reg[10] ,
    \out_pix_2_reg_213_reg[10]_2 ,
    \b2_val_read_reg_206_reg[7] ,
    \m2_val_read_reg_212_reg[7] );
  output ap_block_pp0_stage0_subdone;
  output [7:0]D;
  output [7:0]\ap_return_1_int_reg_reg[7]_0 ;
  input ap_clk;
  input [15:0]Q;
  input ap_ce_reg_reg_0;
  input ap_enable_reg_pp0_iter6;
  input p_dstgx_data_full_n;
  input p_dstgy_data_full_n;
  input ap_ce_reg_reg_1;
  input [15:0]\out_pix_2_reg_213_reg[10] ;
  input [15:0]\out_pix_2_reg_213_reg[10]_0 ;
  input [15:0]\out_pix_2_reg_213_reg[10]_1 ;
  input [15:0]\out_pix_6_reg_218_reg[10] ;
  input [15:0]\out_pix_2_reg_213_reg[10]_2 ;
  input [15:0]\b2_val_read_reg_206_reg[7] ;
  input [15:0]\m2_val_read_reg_212_reg[7] ;

  wire [7:0]D;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_n_9;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [7:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg[7]_i_1_n_9 ;
  wire [7:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg[7]_i_1_n_9 ;
  wire [7:0]\ap_return_1_int_reg_reg[7]_0 ;
  wire [7:0]b2_val_read_reg_202;
  wire [15:0]\b2_val_read_reg_206_reg[7] ;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_18;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_19;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_20;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_21;
  wire grp_xFGradientX3x3_16_0_s_fu_82_n_22;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_10;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_11;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_12;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_13;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_14;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_15;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_92_n_18;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_16;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_17;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_18;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_19;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_20;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_21;
  wire grp_xFGradientY3x3_16_0_s_fu_102_n_22;
  wire grp_xFGradientY3x3_16_0_s_fu_112_n_10;
  wire [15:0]\m2_val_read_reg_212_reg[7] ;
  wire [15:0]\out_pix_2_reg_213_reg[10] ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_0 ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_1 ;
  wire [15:0]\out_pix_2_reg_213_reg[10]_2 ;
  wire [15:0]\out_pix_6_reg_218_reg[10] ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg_reg_n_9),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA222)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_ce_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(p_dstgx_data_full_n),
        .I3(p_dstgy_data_full_n),
        .I4(ap_ce_reg_reg_1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_0_int_reg[7]_i_1 
       (.I0(grp_xFGradientX3x3_16_0_s_fu_92_n_10),
        .I1(ap_ce_reg_reg_n_9),
        .I2(ap_return_0_int_reg[7]),
        .O(\ap_return_0_int_reg[7]_i_1_n_9 ));
  FDSE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_22),
        .Q(ap_return_0_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_21),
        .Q(ap_return_0_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_20),
        .Q(ap_return_0_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_19),
        .Q(ap_return_0_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_18),
        .Q(ap_return_0_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_17),
        .Q(ap_return_0_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientX3x3_16_0_s_fu_82_n_16),
        .Q(ap_return_0_int_reg[6]),
        .S(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_0_int_reg[7]_i_1_n_9 ),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_int_reg[7]_i_1 
       (.I0(grp_xFGradientY3x3_16_0_s_fu_112_n_10),
        .I1(ap_ce_reg_reg_n_9),
        .I2(ap_return_1_int_reg[7]),
        .O(\ap_return_1_int_reg[7]_i_1_n_9 ));
  FDSE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_22),
        .Q(ap_return_1_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_21),
        .Q(ap_return_1_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_20),
        .Q(ap_return_1_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_19),
        .Q(ap_return_1_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_18),
        .Q(ap_return_1_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_17),
        .Q(ap_return_1_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_9),
        .D(grp_xFGradientY3x3_16_0_s_fu_102_n_16),
        .Q(ap_return_1_int_reg[6]),
        .S(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_1_int_reg[7]_i_1_n_9 ),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s_29 grp_xFGradientX3x3_16_0_s_fu_82
       (.D(D[6:0]),
        .\GradientValuesX_reg_735_reg[0] (ap_ce_reg_reg_n_9),
        .Q(b2_val_read_reg_202),
        .ap_clk(ap_clk),
        .ap_return_0_int_reg(ap_return_0_int_reg[6:0]),
        .\b2_val_read_reg_206_reg[7]_0 (\b2_val_read_reg_206_reg[7] [7:0]),
        .\m2_val_read_reg_212_reg[7]_0 (\m2_val_read_reg_212_reg[7] [7:0]),
        .\out_pix_6_reg_218_reg[10]_0 (grp_xFGradientX3x3_16_0_s_fu_82_n_16),
        .\out_pix_6_reg_218_reg[10]_1 (grp_xFGradientX3x3_16_0_s_fu_82_n_17),
        .\out_pix_6_reg_218_reg[10]_10 (\out_pix_6_reg_218_reg[10] [7:0]),
        .\out_pix_6_reg_218_reg[10]_2 (grp_xFGradientX3x3_16_0_s_fu_82_n_18),
        .\out_pix_6_reg_218_reg[10]_3 (grp_xFGradientX3x3_16_0_s_fu_82_n_19),
        .\out_pix_6_reg_218_reg[10]_4 (grp_xFGradientX3x3_16_0_s_fu_82_n_20),
        .\out_pix_6_reg_218_reg[10]_5 (grp_xFGradientX3x3_16_0_s_fu_82_n_21),
        .\out_pix_6_reg_218_reg[10]_6 (grp_xFGradientX3x3_16_0_s_fu_82_n_22),
        .\out_pix_6_reg_218_reg[10]_7 (\out_pix_2_reg_213_reg[10] [7:0]),
        .\out_pix_6_reg_218_reg[10]_8 (\out_pix_2_reg_213_reg[10]_0 [7:0]),
        .\out_pix_6_reg_218_reg[10]_9 (\out_pix_2_reg_213_reg[10]_1 [7:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s_30 grp_xFGradientX3x3_16_0_s_fu_92
       (.D(D[7]),
        .\GradientValuesX_reg_735_reg[7] (ap_ce_reg_reg_n_9),
        .Q({grp_xFGradientX3x3_16_0_s_fu_92_n_11,grp_xFGradientX3x3_16_0_s_fu_92_n_12,grp_xFGradientX3x3_16_0_s_fu_92_n_13,grp_xFGradientX3x3_16_0_s_fu_92_n_14,grp_xFGradientX3x3_16_0_s_fu_92_n_15,grp_xFGradientX3x3_16_0_s_fu_92_n_16,grp_xFGradientX3x3_16_0_s_fu_92_n_17,grp_xFGradientX3x3_16_0_s_fu_92_n_18}),
        .ap_clk(ap_clk),
        .ap_return_0_int_reg(ap_return_0_int_reg[7]),
        .\b2_val_read_reg_206_reg[7]_0 (\b2_val_read_reg_206_reg[7] [15:8]),
        .\m2_val_read_reg_212_reg[7]_0 (\m2_val_read_reg_212_reg[7] [15:8]),
        .\out_pix_6_reg_218_reg[10]_0 (\out_pix_2_reg_213_reg[10] [15:8]),
        .\out_pix_6_reg_218_reg[10]_1 (\out_pix_2_reg_213_reg[10]_0 [15:8]),
        .\out_pix_6_reg_218_reg[10]_2 (\out_pix_2_reg_213_reg[10]_1 [15:8]),
        .\out_pix_6_reg_218_reg[10]_3 (\out_pix_6_reg_218_reg[10] [15:8]),
        .\trunc_ln62_reg_223_reg[0]_0 (grp_xFGradientX3x3_16_0_s_fu_92_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s_31 grp_xFGradientY3x3_16_0_s_fu_102
       (.\GradientValuesY_reg_741_reg[0] (ap_ce_reg_reg_n_9),
        .Q(Q[7:0]),
        .ap_clk(ap_clk),
        .ap_return_1_int_reg(ap_return_1_int_reg[6:0]),
        .\ap_return_1_int_reg_reg[6] (\ap_return_1_int_reg_reg[7]_0 [6:0]),
        .\out_pix_2_reg_213_reg[10]_0 (grp_xFGradientY3x3_16_0_s_fu_102_n_16),
        .\out_pix_2_reg_213_reg[10]_1 (grp_xFGradientY3x3_16_0_s_fu_102_n_17),
        .\out_pix_2_reg_213_reg[10]_10 (\out_pix_2_reg_213_reg[10]_2 [7:0]),
        .\out_pix_2_reg_213_reg[10]_2 (grp_xFGradientY3x3_16_0_s_fu_102_n_18),
        .\out_pix_2_reg_213_reg[10]_3 (grp_xFGradientY3x3_16_0_s_fu_102_n_19),
        .\out_pix_2_reg_213_reg[10]_4 (grp_xFGradientY3x3_16_0_s_fu_102_n_20),
        .\out_pix_2_reg_213_reg[10]_5 (grp_xFGradientY3x3_16_0_s_fu_102_n_21),
        .\out_pix_2_reg_213_reg[10]_6 (grp_xFGradientY3x3_16_0_s_fu_102_n_22),
        .\out_pix_2_reg_213_reg[10]_7 (\out_pix_2_reg_213_reg[10]_1 [7:0]),
        .\out_pix_2_reg_213_reg[10]_8 (\out_pix_2_reg_213_reg[10]_0 [7:0]),
        .\out_pix_2_reg_213_reg[10]_9 (\out_pix_2_reg_213_reg[10] [7:0]),
        .out_pix_fu_135_p2_carry__1_0(b2_val_read_reg_202));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s_32 grp_xFGradientY3x3_16_0_s_fu_112
       (.\GradientValuesY_reg_741_reg[7] (ap_ce_reg_reg_n_9),
        .Q({grp_xFGradientX3x3_16_0_s_fu_92_n_11,grp_xFGradientX3x3_16_0_s_fu_92_n_12,grp_xFGradientX3x3_16_0_s_fu_92_n_13,grp_xFGradientX3x3_16_0_s_fu_92_n_14,grp_xFGradientX3x3_16_0_s_fu_92_n_15,grp_xFGradientX3x3_16_0_s_fu_92_n_16,grp_xFGradientX3x3_16_0_s_fu_92_n_17,grp_xFGradientX3x3_16_0_s_fu_92_n_18}),
        .ap_clk(ap_clk),
        .ap_return_1_int_reg(ap_return_1_int_reg[7]),
        .\ap_return_1_int_reg_reg[7] (\ap_return_1_int_reg_reg[7]_0 [7]),
        .\b1_val_read_reg_208_reg[7]_0 (Q[15:8]),
        .\out_pix_2_reg_213_reg[10]_0 (\out_pix_2_reg_213_reg[10]_1 [15:8]),
        .\out_pix_2_reg_213_reg[10]_1 (\out_pix_2_reg_213_reg[10]_0 [15:8]),
        .\out_pix_2_reg_213_reg[10]_2 (\out_pix_2_reg_213_reg[10] [15:8]),
        .\out_pix_2_reg_213_reg[10]_3 (\out_pix_2_reg_213_reg[10]_2 [15:8]),
        .\trunc_ln110_1_reg_223_reg[0]_0 (grp_xFGradientY3x3_16_0_s_fu_112_n_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s
   (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
    CO,
    \cmp_i_i603_i_reg_614_reg[0]_0 ,
    \width_reg_68_reg[14] ,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_0,
    ap_done_cache_1,
    ap_loop_init_int,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
    ap_loop_exit_ready_pp0_iter5_reg,
    Q,
    \trunc_ln311_reg_594_reg[1]_0 ,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0]_1 ,
    \i_fu_76_reg[0] ,
    \i_fu_76_reg[1] ,
    \height_reg_73_reg[13] ,
    \trunc_ln311_reg_594_reg[0]_0 ,
    \trunc_ln311_reg_594_reg[0]_1 ,
    D,
    \GradientValuesY_reg_741_reg[7] ,
    pop,
    mOutPtr18_out,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    push_0,
    empty_n_reg,
    \ap_CS_fsm_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    \icmp_ln225_reg_682_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[8]_0 ,
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
    \cmp_i_i603_i_reg_614_reg[0]_2 ,
    \SRL_SIG_reg[1][0] ,
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
    in_mat_rows_c14_channel_empty_n,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \ref_tmp1_reg_775_reg[0] );
  output grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  output [0:0]CO;
  output \cmp_i_i603_i_reg_614_reg[0]_0 ;
  output [0:0]\width_reg_68_reg[14] ;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_done_cache_0;
  output ap_done_cache_1;
  output ap_loop_init_int;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  output ap_loop_exit_ready_pp0_iter2_reg;
  output grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  output grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output [2:0]Q;
  output [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0]_1 ;
  output \i_fu_76_reg[0] ;
  output \i_fu_76_reg[1] ;
  output [0:0]\height_reg_73_reg[13] ;
  output \trunc_ln311_reg_594_reg[0]_0 ;
  output \trunc_ln311_reg_594_reg[0]_1 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_741_reg[7] ;
  output pop;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output push;
  output push_0;
  output [1:0]empty_n_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  input grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input [15:0]\icmp_ln225_reg_682_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \ap_CS_fsm_reg[8]_0 ;
  input grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  input [15:0]\cmp_i_i603_i_reg_614_reg[0]_2 ;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  input in_mat_rows_c14_channel_empty_n;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  input Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input \ref_tmp1_reg_775_reg[0] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]GradientValuesX_0_fu_86;
  wire [7:0]GradientValuesY_0_fu_90;
  wire [7:0]\GradientValuesY_reg_741_reg[7] ;
  wire [2:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start;
  wire Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read;
  wire \ap_CS_fsm[0]_i_10_n_9 ;
  wire \ap_CS_fsm[0]_i_11_n_9 ;
  wire \ap_CS_fsm[0]_i_12_n_9 ;
  wire \ap_CS_fsm[0]_i_13_n_9 ;
  wire \ap_CS_fsm[0]_i_14_n_9 ;
  wire \ap_CS_fsm[0]_i_15_n_9 ;
  wire \ap_CS_fsm[0]_i_16_n_9 ;
  wire \ap_CS_fsm[0]_i_17_n_9 ;
  wire \ap_CS_fsm[0]_i_18_n_9 ;
  wire \ap_CS_fsm[0]_i_4_n_9 ;
  wire \ap_CS_fsm[0]_i_5_n_9 ;
  wire \ap_CS_fsm[0]_i_6_n_9 ;
  wire \ap_CS_fsm[0]_i_7__0_n_9 ;
  wire \ap_CS_fsm[0]_i_8_n_9 ;
  wire \ap_CS_fsm[0]_i_9_n_9 ;
  wire \ap_CS_fsm[1]_i_2__2_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:1]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_1;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]bottom_1_fu_301_p3;
  wire [1:0]bottom_fu_82;
  wire buf_1_U_n_10;
  wire buf_1_U_n_9;
  wire [11:0]buf_1_address1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [23:0]buf_2_q0;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire buf_we1;
  wire cmp_i_i603_i_fu_372_p2;
  wire \cmp_i_i603_i_reg_614[0]_i_10_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_11_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_12_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_13_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_14_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_15_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_16_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_17_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_18_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_3_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_4_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_5_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_6_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_7_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_8_n_9 ;
  wire \cmp_i_i603_i_reg_614[0]_i_9_n_9 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_0 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_1 ;
  wire [15:0]\cmp_i_i603_i_reg_614_reg[0]_2 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_10 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_11 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_1_n_12 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_10 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_11 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_12 ;
  wire \cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ;
  wire [23:0]d1;
  wire [1:0]empty_n_reg;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done;
  wire grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17;
  wire [0:0]\height_reg_73_reg[13] ;
  wire \i_fu_76_reg[0] ;
  wire \i_fu_76_reg[1] ;
  wire [15:0]\icmp_ln225_reg_682_reg[0] ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [7:0]lshr_ln434_fu_281_p2;
  wire [7:0]lshr_ln435_fu_375_p2;
  wire [7:0]lshr_ln436_fu_469_p2;
  wire [7:0]lshr_ln439_fu_563_p2;
  wire [7:0]lshr_ln441_fu_657_p2;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_5_n_9 ;
  wire [1:0]mid_1_fu_332_p3;
  wire [1:0]mid_fu_78;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [4:3]q_fu_80;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire \row_fu_70[0]_i_2_n_9 ;
  wire [12:0]row_fu_70_reg;
  wire \row_fu_70_reg[0]_i_1_n_10 ;
  wire \row_fu_70_reg[0]_i_1_n_11 ;
  wire \row_fu_70_reg[0]_i_1_n_12 ;
  wire \row_fu_70_reg[0]_i_1_n_13 ;
  wire \row_fu_70_reg[0]_i_1_n_14 ;
  wire \row_fu_70_reg[0]_i_1_n_15 ;
  wire \row_fu_70_reg[0]_i_1_n_16 ;
  wire \row_fu_70_reg[0]_i_1_n_9 ;
  wire \row_fu_70_reg[12]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_10 ;
  wire \row_fu_70_reg[4]_i_1_n_11 ;
  wire \row_fu_70_reg[4]_i_1_n_12 ;
  wire \row_fu_70_reg[4]_i_1_n_13 ;
  wire \row_fu_70_reg[4]_i_1_n_14 ;
  wire \row_fu_70_reg[4]_i_1_n_15 ;
  wire \row_fu_70_reg[4]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_9 ;
  wire \row_fu_70_reg[8]_i_1_n_10 ;
  wire \row_fu_70_reg[8]_i_1_n_11 ;
  wire \row_fu_70_reg[8]_i_1_n_12 ;
  wire \row_fu_70_reg[8]_i_1_n_13 ;
  wire \row_fu_70_reg[8]_i_1_n_14 ;
  wire \row_fu_70_reg[8]_i_1_n_15 ;
  wire \row_fu_70_reg[8]_i_1_n_16 ;
  wire \row_fu_70_reg[8]_i_1_n_9 ;
  wire [12:0]row_ind_1_fu_378_p2;
  wire [12:12]row_ind_fu_660_in;
  wire \row_ind_fu_66[12]_i_2_n_9 ;
  wire \row_ind_fu_66[12]_i_4_n_9 ;
  wire \row_ind_fu_66[12]_i_5_n_9 ;
  wire \row_ind_fu_66[12]_i_6_n_9 ;
  wire \row_ind_fu_66[1]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_10 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_11 ;
  wire \row_ind_fu_66_reg[12]_i_3_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[4]_i_1_n_9 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_10 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_11 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_12 ;
  wire \row_ind_fu_66_reg[8]_i_1_n_9 ;
  wire \row_ind_fu_66_reg_n_9_[0] ;
  wire \row_ind_fu_66_reg_n_9_[10] ;
  wire \row_ind_fu_66_reg_n_9_[11] ;
  wire \row_ind_fu_66_reg_n_9_[12] ;
  wire \row_ind_fu_66_reg_n_9_[1] ;
  wire \row_ind_fu_66_reg_n_9_[2] ;
  wire \row_ind_fu_66_reg_n_9_[3] ;
  wire \row_ind_fu_66_reg_n_9_[4] ;
  wire \row_ind_fu_66_reg_n_9_[5] ;
  wire \row_ind_fu_66_reg_n_9_[6] ;
  wire \row_ind_fu_66_reg_n_9_[7] ;
  wire \row_ind_fu_66_reg_n_9_[8] ;
  wire \row_ind_fu_66_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_fu_466_p5;
  wire [23:0]src_buf2_2_fu_477_p5;
  wire [23:0]src_buf3_2_fu_488_p5;
  wire start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [1:0]tp_1_fu_363_p3;
  wire \tp_1_reg_609[1]_i_2_n_9 ;
  wire \tp_1_reg_609[1]_i_3_n_9 ;
  wire \tp_1_reg_609[1]_i_4_n_9 ;
  wire [1:0]tp_fu_74;
  wire [0:0]trunc_ln311_reg_594;
  wire \trunc_ln311_reg_594_reg[0]_0 ;
  wire \trunc_ln311_reg_594_reg[0]_1 ;
  wire [0:0]\trunc_ln311_reg_594_reg[1]_0 ;
  wire [0:0]\width_reg_68_reg[14] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED ;

  FDRE \GradientValuesX_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[0]),
        .Q(GradientValuesX_0_fu_86[0]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[1]),
        .Q(GradientValuesX_0_fu_86[1]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[2]),
        .Q(GradientValuesX_0_fu_86[2]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[3]),
        .Q(GradientValuesX_0_fu_86[3]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[4]),
        .Q(GradientValuesX_0_fu_86[4]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[5]),
        .Q(GradientValuesX_0_fu_86[5]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[6]),
        .Q(GradientValuesX_0_fu_86[6]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out[7]),
        .Q(GradientValuesX_0_fu_86[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesY_0_fu_90[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .O(ap_NS_fsm12_out));
  FDRE \GradientValuesY_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[0]),
        .Q(GradientValuesY_0_fu_90[0]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[1]),
        .Q(GradientValuesY_0_fu_90[1]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[2]),
        .Q(GradientValuesY_0_fu_90[2]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[3]),
        .Q(GradientValuesY_0_fu_90[3]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[4]),
        .Q(GradientValuesY_0_fu_90[4]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[5]),
        .Q(GradientValuesY_0_fu_90[5]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[6]),
        .Q(GradientValuesY_0_fu_90[6]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out[7]),
        .Q(GradientValuesY_0_fu_90[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .I2(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\ap_CS_fsm[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_11 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\ap_CS_fsm[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_12 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\ap_CS_fsm[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_13 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\ap_CS_fsm[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_14 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\ap_CS_fsm[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\ap_CS_fsm[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\ap_CS_fsm[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\ap_CS_fsm[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\ap_CS_fsm[0]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h1DDDDDDD)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_9 ),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(empty_n_reg[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .I1(row_fu_70_reg[12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .O(\ap_CS_fsm[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\ap_CS_fsm[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\ap_CS_fsm[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_7__0 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .O(\ap_CS_fsm[0]_i_7__0_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\ap_CS_fsm[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\ap_CS_fsm[0]_i_9_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .I1(in_mat_cols_c_empty_n),
        .I2(in_mat_rows_c_empty_n),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(\ap_CS_fsm[1]_i_2__2_n_9 ),
        .O(empty_n_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h0DDDFFFF)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I2(\height_reg_73_reg[13] ),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(\ap_CS_fsm[1]_i_2__2_n_9 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[3] ),
        .I1(ap_CS_fsm_state9),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(\ap_CS_fsm_reg[0]_i_3_n_9 ),
        .CO({\height_reg_73_reg[13] ,\ap_CS_fsm_reg[0]_i_2_n_10 ,\ap_CS_fsm_reg[0]_i_2_n_11 ,\ap_CS_fsm_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[0]_i_4_n_9 ,\ap_CS_fsm[0]_i_5_n_9 ,\ap_CS_fsm[0]_i_6_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_7__0_n_9 ,\ap_CS_fsm[0]_i_8_n_9 ,\ap_CS_fsm[0]_i_9_n_9 ,\ap_CS_fsm[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_3_n_9 ,\ap_CS_fsm_reg[0]_i_3_n_10 ,\ap_CS_fsm_reg[0]_i_3_n_11 ,\ap_CS_fsm_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[0]_i_11_n_9 ,\ap_CS_fsm[0]_i_12_n_9 ,\ap_CS_fsm[0]_i_13_n_9 ,\ap_CS_fsm[0]_i_14_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_15_n_9 ,\ap_CS_fsm[0]_i_16_n_9 ,\ap_CS_fsm[0]_i_17_n_9 ,\ap_CS_fsm[0]_i_18_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[0]_i_1 
       (.I0(bottom_fu_82[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(bottom_1_fu_301_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[1]_i_1 
       (.I0(bottom_fu_82[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(bottom_1_fu_301_p3[1]));
  FDRE \bottom_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[0]),
        .Q(bottom_fu_82[0]),
        .R(1'b0));
  FDRE \bottom_1_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(bottom_1_fu_301_p3[1]),
        .Q(bottom_fu_82[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb buf_1_U
       (.Q({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .address1(buf_1_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_1_U_n_10),
        .buf_1_we1(buf_1_we1),
        .ce0(buf_ce0),
        .empty_n_reg(buf_1_U_n_9),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .q0(buf_1_q0),
        .ram_reg_0_i_23(bottom_fu_82),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .ram_reg_2_3(ram_reg_2),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25 buf_2_U
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .WEA(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ap_clk(ap_clk),
        .ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26 buf_U
       (.D(src_buf3_2_fu_488_p5),
        .Q({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .WEA(buf_ce1),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .ce0(buf_ce0),
        .d1(d1),
        .\mid_1_reg_604_reg[0] (src_buf2_2_fu_477_p5),
        .q0(buf_1_q0),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\src_buf1_2_reg_705_reg[23] (tp_fu_74),
        .\src_buf2_2_reg_711_reg[23] (mid_fu_78),
        .\src_buf3_2_reg_717_reg[0] (bottom_fu_82),
        .\src_buf3_2_reg_717_reg[23] (buf_2_q0),
        .\tp_1_reg_609_reg[0] (src_buf1_2_fu_466_p5),
        .\trunc_ln311_reg_594_reg[0] (\trunc_ln311_reg_594_reg[0]_0 ),
        .we1(buf_we1));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_10 
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .O(\cmp_i_i603_i_reg_614[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_11 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I1(row_fu_70_reg[6]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .I3(row_fu_70_reg[7]),
        .O(\cmp_i_i603_i_reg_614[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_12 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I1(row_fu_70_reg[4]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .I3(row_fu_70_reg[5]),
        .O(\cmp_i_i603_i_reg_614[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_13 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I1(row_fu_70_reg[2]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .I3(row_fu_70_reg[3]),
        .O(\cmp_i_i603_i_reg_614[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_14 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I1(row_fu_70_reg[0]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .I3(row_fu_70_reg[1]),
        .O(\cmp_i_i603_i_reg_614[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_15 
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [7]),
        .O(\cmp_i_i603_i_reg_614[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_16 
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [5]),
        .O(\cmp_i_i603_i_reg_614[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_17 
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [3]),
        .O(\cmp_i_i603_i_reg_614[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_18 
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [1]),
        .O(\cmp_i_i603_i_reg_614[0]_i_18_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i_i603_i_reg_614[0]_i_3 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .O(\cmp_i_i603_i_reg_614[0]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \cmp_i_i603_i_reg_614[0]_i_4 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\cmp_i_i603_i_reg_614[0]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_5 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I1(row_fu_70_reg[10]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .I3(row_fu_70_reg[11]),
        .O(\cmp_i_i603_i_reg_614[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \cmp_i_i603_i_reg_614[0]_i_6 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [8]),
        .I1(row_fu_70_reg[8]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [9]),
        .I3(row_fu_70_reg[9]),
        .O(\cmp_i_i603_i_reg_614[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i_i603_i_reg_614[0]_i_7 
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_2 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [15]),
        .O(\cmp_i_i603_i_reg_614[0]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp_i_i603_i_reg_614[0]_i_8 
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_2 [13]),
        .O(\cmp_i_i603_i_reg_614[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp_i_i603_i_reg_614[0]_i_9 
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_2 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_2 [11]),
        .O(\cmp_i_i603_i_reg_614[0]_i_9_n_9 ));
  FDRE \cmp_i_i603_i_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(cmp_i_i603_i_fu_372_p2),
        .Q(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i603_i_reg_614_reg[0]_i_1 
       (.CI(\cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ),
        .CO({cmp_i_i603_i_fu_372_p2,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_10 ,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_11 ,\cmp_i_i603_i_reg_614_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i603_i_reg_614[0]_i_3_n_9 ,\cmp_i_i603_i_reg_614[0]_i_4_n_9 ,\cmp_i_i603_i_reg_614[0]_i_5_n_9 ,\cmp_i_i603_i_reg_614[0]_i_6_n_9 }),
        .O(\NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i603_i_reg_614[0]_i_7_n_9 ,\cmp_i_i603_i_reg_614[0]_i_8_n_9 ,\cmp_i_i603_i_reg_614[0]_i_9_n_9 ,\cmp_i_i603_i_reg_614[0]_i_10_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i603_i_reg_614_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp_i_i603_i_reg_614_reg[0]_i_2_n_9 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_10 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_11 ,\cmp_i_i603_i_reg_614_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i603_i_reg_614[0]_i_11_n_9 ,\cmp_i_i603_i_reg_614[0]_i_12_n_9 ,\cmp_i_i603_i_reg_614[0]_i_13_n_9 ,\cmp_i_i603_i_reg_614[0]_i_14_n_9 }),
        .O(\NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i603_i_reg_614[0]_i_15_n_9 ,\cmp_i_i603_i_reg_614[0]_i_16_n_9 ,\cmp_i_i603_i_reg_614[0]_i_17_n_9 ,\cmp_i_i603_i_reg_614[0]_i_18_n_9 }));
  LUT5 #(
    .INIT(32'h00008000)) 
    empty_n_i_3
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n),
        .I2(in_mat_rows_c14_channel_empty_n),
        .I3(in_mat_cols_c15_channel_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_i_1
       (.I0(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read),
        .I1(Q[1]),
        .I2(\height_reg_73_reg[13] ),
        .I3(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168
       (.ADDRARDADDR(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .CO(\width_reg_68_reg[14] ),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,Q[0]}),
        .address1(buf_address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_1_we1(buf_1_we1),
        .icmp_ln354_fu_114_p2_carry__0_0(\icmp_ln225_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .ram_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16),
        .ram_reg_2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13),
        .we1(buf_we1),
        .\zext_ln360_reg_146_reg[11]_0 (buf_1_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177
       (.CO(CO),
        .D(ap_NS_fsm[6:5]),
        .\GradientValuesX_reg_735_reg[7]_0 (D),
        .\GradientValuesY_reg_741_reg[7]_0 (\GradientValuesY_reg_741_reg[7] ),
        .\P0_fu_120_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\P0_fu_120_reg[7]_1 (GradientValuesX_0_fu_86),
        .\P1_fu_124_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .\P1_fu_124_reg[7]_1 (GradientValuesY_0_fu_90),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0][7] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\SRL_SIG_reg[0][7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [1]),
        .\SRL_SIG_reg[1][0]_0 (\ap_CS_fsm_reg[8]_0 ),
        .WEA(buf_ce1),
        .\ap_CS_fsm_reg[5] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16),
        .\ap_CS_fsm_reg[5]_0 (\row_ind_fu_66[12]_i_2_n_9 ),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg(ap_done_cache_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0_0(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bottom_1_reg_599_reg[1] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ce0(buf_ce0),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0]_1 ),
        .\col_1_reg_674_pp0_iter1_reg_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\col_1_reg_674_reg[11]_0 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .full_n_reg(\mOutPtr[1]_i_5_n_9 ),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .\icmp_ln225_reg_682_reg[0]_0 (\icmp_ln225_reg_682_reg[0] ),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .q_fu_80(q_fu_80),
        .ram_reg_0(buf_1_U_n_10),
        .ram_reg_0_0(buf_1_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_0(bottom_fu_82),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2({\trunc_ln311_reg_594_reg[1]_0 ,trunc_ln311_reg_594}),
        .\src_buf1_2_reg_705_reg[23]_0 (src_buf1_2_fu_466_p5),
        .\src_buf1_3_reg_723_reg[15]_0 (lshr_ln439_fu_563_p2),
        .\src_buf1_fu_108_reg[23]_0 (lshr_ln434_fu_281_p2),
        .\src_buf2_2_reg_711_reg[23]_0 (src_buf2_2_fu_477_p5),
        .\src_buf2_fu_112_reg[23]_0 (lshr_ln435_fu_375_p2),
        .\src_buf3_1_fu_116_reg[23]_0 (lshr_ln436_fu_469_p2),
        .\src_buf3_2_reg_717_reg[23]_0 (src_buf3_2_fu_488_p5),
        .\src_buf3_3_reg_729_reg[15]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln311_reg_594_reg[0] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13),
        .\trunc_ln438_reg_765_reg[0] (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205
       (.D(ap_NS_fsm[8:7]),
        .\GradientValuesX_fu_72_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out),
        .\GradientValuesX_fu_72_reg[7]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\GradientValuesY_fu_68_reg[7]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out),
        .\GradientValuesY_fu_68_reg[7]_1 (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,Q[2]}),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_0 (grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg(ap_done_cache_reg_1),
        .ap_loop_exit_ready_pp0_iter2_reg_reg_0(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_fu_76_reg[0]_0 (\i_fu_76_reg[0] ),
        .\i_fu_76_reg[1]_0 (\i_fu_76_reg[1] ),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] ),
        .q_fu_80(q_fu_80),
        .\ref_tmp1_reg_775_reg[0]_0 (\ref_tmp1_reg_775_reg[0] ),
        .\trunc_ln433_reg_754_reg[7]_0 (lshr_ln436_fu_469_p2),
        .\trunc_ln435_reg_743_reg[7]_0 (lshr_ln434_fu_281_p2),
        .\trunc_ln436_reg_749_reg[7]_0 (lshr_ln435_fu_375_p2),
        .\trunc_ln438_reg_765_reg[7]_0 (lshr_ln441_fu_657_p2),
        .\trunc_ln441_reg_760_reg[7]_0 (lshr_ln439_fu_563_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0),
        .Q(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F557F7FFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(Q[1]),
        .I2(\height_reg_73_reg[13] ),
        .I3(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_9_[0] ),
        .I5(Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .O(\mOutPtr[1]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \mid_1_reg_604[0]_i_1 
       (.I0(mid_fu_78[0]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \mid_1_reg_604[1]_i_1 
       (.I0(mid_fu_78[1]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[1]));
  FDRE \mid_1_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[0]),
        .Q(mid_fu_78[0]),
        .R(1'b0));
  FDRE \mid_1_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(mid_1_fu_332_p3[1]),
        .Q(mid_fu_78[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_70[0]_i_2 
       (.I0(row_fu_70_reg[0]),
        .O(\row_fu_70[0]_i_2_n_9 ));
  FDSE \row_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_16 ),
        .Q(row_fu_70_reg[0]),
        .S(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\row_fu_70_reg[0]_i_1_n_9 ,\row_fu_70_reg[0]_i_1_n_10 ,\row_fu_70_reg[0]_i_1_n_11 ,\row_fu_70_reg[0]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_70_reg[0]_i_1_n_13 ,\row_fu_70_reg[0]_i_1_n_14 ,\row_fu_70_reg[0]_i_1_n_15 ,\row_fu_70_reg[0]_i_1_n_16 }),
        .S({row_fu_70_reg[3:1],\row_fu_70[0]_i_2_n_9 }));
  FDRE \row_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_14 ),
        .Q(row_fu_70_reg[10]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_13 ),
        .Q(row_fu_70_reg[11]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[12]_i_1_n_16 ),
        .Q(row_fu_70_reg[12]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[12]_i_1 
       (.CI(\row_fu_70_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_70_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_70_reg[12]}));
  FDRE \row_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_15 ),
        .Q(row_fu_70_reg[1]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_14 ),
        .Q(row_fu_70_reg[2]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[0]_i_1_n_13 ),
        .Q(row_fu_70_reg[3]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_16 ),
        .Q(row_fu_70_reg[4]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[4]_i_1 
       (.CI(\row_fu_70_reg[0]_i_1_n_9 ),
        .CO({\row_fu_70_reg[4]_i_1_n_9 ,\row_fu_70_reg[4]_i_1_n_10 ,\row_fu_70_reg[4]_i_1_n_11 ,\row_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[4]_i_1_n_13 ,\row_fu_70_reg[4]_i_1_n_14 ,\row_fu_70_reg[4]_i_1_n_15 ,\row_fu_70_reg[4]_i_1_n_16 }),
        .S(row_fu_70_reg[7:4]));
  FDRE \row_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_15 ),
        .Q(row_fu_70_reg[5]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_14 ),
        .Q(row_fu_70_reg[6]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_13 ),
        .Q(row_fu_70_reg[7]),
        .R(ap_NS_fsm[1]));
  FDRE \row_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_16 ),
        .Q(row_fu_70_reg[8]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[8]_i_1 
       (.CI(\row_fu_70_reg[4]_i_1_n_9 ),
        .CO({\row_fu_70_reg[8]_i_1_n_9 ,\row_fu_70_reg[8]_i_1_n_10 ,\row_fu_70_reg[8]_i_1_n_11 ,\row_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[8]_i_1_n_13 ,\row_fu_70_reg[8]_i_1_n_14 ,\row_fu_70_reg[8]_i_1_n_15 ,\row_fu_70_reg[8]_i_1_n_16 }),
        .S(row_fu_70_reg[11:8]));
  FDRE \row_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_15 ),
        .Q(row_fu_70_reg[9]),
        .R(ap_NS_fsm[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_fu_66[0]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[0] ),
        .O(row_ind_1_fu_378_p2[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \row_ind_fu_66[12]_i_1 
       (.I0(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\row_ind_fu_66[12]_i_4_n_9 ),
        .O(row_ind_fu_660_in));
  LUT2 #(
    .INIT(4'h2)) 
    \row_ind_fu_66[12]_i_2 
       (.I0(Q[1]),
        .I1(\height_reg_73_reg[13] ),
        .O(\row_ind_fu_66[12]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \row_ind_fu_66[12]_i_4 
       (.I0(\row_ind_fu_66[12]_i_5_n_9 ),
        .I1(\height_reg_73_reg[13] ),
        .I2(Q[1]),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_6_n_9 ),
        .O(\row_ind_fu_66[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_5 
       (.I0(row_ind_1_fu_378_p2[10]),
        .I1(row_ind_1_fu_378_p2[11]),
        .I2(row_ind_1_fu_378_p2[8]),
        .I3(row_ind_1_fu_378_p2[9]),
        .I4(\row_ind_fu_66_reg_n_9_[0] ),
        .I5(row_ind_1_fu_378_p2[12]),
        .O(\row_ind_fu_66[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_6 
       (.I0(row_ind_1_fu_378_p2[4]),
        .I1(row_ind_1_fu_378_p2[5]),
        .I2(row_ind_1_fu_378_p2[2]),
        .I3(row_ind_1_fu_378_p2[3]),
        .I4(row_ind_1_fu_378_p2[7]),
        .I5(row_ind_1_fu_378_p2[6]),
        .O(\row_ind_fu_66[12]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF320232023202)) 
    \row_ind_fu_66[1]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[1] ),
        .I1(\row_ind_fu_66[12]_i_4_n_9 ),
        .I2(\row_ind_fu_66[12]_i_2_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\row_ind_fu_66[1]_i_1_n_9 ));
  FDRE \row_ind_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[0]),
        .Q(\row_ind_fu_66_reg_n_9_[0] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[10]),
        .Q(\row_ind_fu_66_reg_n_9_[10] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[11]),
        .Q(\row_ind_fu_66_reg_n_9_[11] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[12]),
        .Q(\row_ind_fu_66_reg_n_9_[12] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[12]_i_3 
       (.CI(\row_ind_fu_66_reg[8]_i_1_n_9 ),
        .CO({\NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED [3],\row_ind_fu_66_reg[12]_i_3_n_10 ,\row_ind_fu_66_reg[12]_i_3_n_11 ,\row_ind_fu_66_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[12:9]),
        .S({\row_ind_fu_66_reg_n_9_[12] ,\row_ind_fu_66_reg_n_9_[11] ,\row_ind_fu_66_reg_n_9_[10] ,\row_ind_fu_66_reg_n_9_[9] }));
  FDRE \row_ind_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_66[1]_i_1_n_9 ),
        .Q(\row_ind_fu_66_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[2]),
        .Q(\row_ind_fu_66_reg_n_9_[2] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[3]),
        .Q(\row_ind_fu_66_reg_n_9_[3] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[4]),
        .Q(\row_ind_fu_66_reg_n_9_[4] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_fu_66_reg[4]_i_1_n_9 ,\row_ind_fu_66_reg[4]_i_1_n_10 ,\row_ind_fu_66_reg[4]_i_1_n_11 ,\row_ind_fu_66_reg[4]_i_1_n_12 }),
        .CYINIT(\row_ind_fu_66_reg_n_9_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[4:1]),
        .S({\row_ind_fu_66_reg_n_9_[4] ,\row_ind_fu_66_reg_n_9_[3] ,\row_ind_fu_66_reg_n_9_[2] ,\row_ind_fu_66_reg_n_9_[1] }));
  FDRE \row_ind_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[5]),
        .Q(\row_ind_fu_66_reg_n_9_[5] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[6]),
        .Q(\row_ind_fu_66_reg_n_9_[6] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[7]),
        .Q(\row_ind_fu_66_reg_n_9_[7] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[8]),
        .Q(\row_ind_fu_66_reg_n_9_[8] ),
        .R(row_ind_fu_660_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_fu_66_reg[8]_i_1 
       (.CI(\row_ind_fu_66_reg[4]_i_1_n_9 ),
        .CO({\row_ind_fu_66_reg[8]_i_1_n_9 ,\row_ind_fu_66_reg[8]_i_1_n_10 ,\row_ind_fu_66_reg[8]_i_1_n_11 ,\row_ind_fu_66_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[8:5]),
        .S({\row_ind_fu_66_reg_n_9_[8] ,\row_ind_fu_66_reg_n_9_[7] ,\row_ind_fu_66_reg_n_9_[6] ,\row_ind_fu_66_reg_n_9_[5] }));
  FDRE \row_ind_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(row_ind_1_fu_378_p2[9]),
        .Q(\row_ind_fu_66_reg_n_9_[9] ),
        .R(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \tp_1_reg_609[0]_i_1 
       (.I0(tp_fu_74[0]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\tp_1_reg_609[1]_i_2_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(tp_1_fu_363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \tp_1_reg_609[1]_i_1 
       (.I0(tp_fu_74[1]),
        .I1(\tp_1_reg_609[1]_i_2_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(tp_1_fu_363_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tp_1_reg_609[1]_i_2 
       (.I0(\row_ind_fu_66_reg_n_9_[12] ),
        .I1(\row_ind_fu_66_reg_n_9_[11] ),
        .I2(\row_ind_fu_66_reg_n_9_[2] ),
        .I3(\tp_1_reg_609[1]_i_3_n_9 ),
        .I4(\tp_1_reg_609[1]_i_4_n_9 ),
        .O(\tp_1_reg_609[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_3 
       (.I0(\row_ind_fu_66_reg_n_9_[8] ),
        .I1(\row_ind_fu_66_reg_n_9_[7] ),
        .I2(\row_ind_fu_66_reg_n_9_[10] ),
        .I3(\row_ind_fu_66_reg_n_9_[9] ),
        .O(\tp_1_reg_609[1]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_1_reg_609[1]_i_4 
       (.I0(\row_ind_fu_66_reg_n_9_[4] ),
        .I1(\row_ind_fu_66_reg_n_9_[3] ),
        .I2(\row_ind_fu_66_reg_n_9_[6] ),
        .I3(\row_ind_fu_66_reg_n_9_[5] ),
        .O(\tp_1_reg_609[1]_i_4_n_9 ));
  FDRE \tp_1_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[0]),
        .Q(tp_fu_74[0]),
        .R(1'b0));
  FDRE \tp_1_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(tp_1_fu_363_p3[1]),
        .Q(tp_fu_74[1]),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[0] ),
        .Q(trunc_ln311_reg_594),
        .R(1'b0));
  FDRE \trunc_ln311_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_fu_66[12]_i_2_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[1] ),
        .Q(\trunc_ln311_reg_594_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb
   (empty_n_reg,
    \bottom_1_reg_599_reg[0] ,
    \trunc_ln311_reg_594_reg[0] ,
    q0,
    in_mat_data_empty_n,
    Q,
    ram_reg_2_0,
    ram_reg_0_i_23,
    ram_reg_2_1,
    ap_clk,
    buf_1_we1,
    ce0,
    address1,
    ram_reg_2_2,
    ram_reg_2_3);
  output empty_n_reg;
  output \bottom_1_reg_599_reg[0] ;
  output \trunc_ln311_reg_594_reg[0] ;
  output [23:0]q0;
  input in_mat_data_empty_n;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input [1:0]ram_reg_0_i_23;
  input ram_reg_2_1;
  input ap_clk;
  input buf_1_we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]ram_reg_2_3;

  wire [1:0]Q;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire buf_1_we1;
  wire ce0;
  wire empty_n_reg;
  wire in_mat_data_empty_n;
  wire [23:0]q0;
  wire [1:0]ram_reg_0_i_23;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [23:0]ram_reg_2_3;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    ram_reg_0_i_24__0
       (.I0(Q[0]),
        .I1(ram_reg_2_1),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(\trunc_ln311_reg_594_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_i_23[0]),
        .I1(ram_reg_0_i_23[1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_26__0
       (.I0(in_mat_data_empty_n),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25
   (q0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    Q,
    ram_reg_2_0);
  output [23:0]q0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [11:0]Q;
  input [23:0]ram_reg_2_0;

  wire [11:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26
   (\trunc_ln311_reg_594_reg[0] ,
    D,
    \tp_1_reg_609_reg[0] ,
    \mid_1_reg_604_reg[0] ,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    \src_buf3_2_reg_717_reg[0] ,
    q0,
    \src_buf3_2_reg_717_reg[23] ,
    \src_buf1_2_reg_705_reg[23] ,
    \src_buf2_2_reg_711_reg[23] ,
    ap_clk,
    we1,
    ce0,
    address1,
    ram_reg_2_2,
    d1,
    WEA);
  output \trunc_ln311_reg_594_reg[0] ;
  output [23:0]D;
  output [23:0]\tp_1_reg_609_reg[0] ;
  output [23:0]\mid_1_reg_604_reg[0] ;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]\src_buf3_2_reg_717_reg[0] ;
  input [23:0]q0;
  input [23:0]\src_buf3_2_reg_717_reg[23] ;
  input [1:0]\src_buf1_2_reg_705_reg[23] ;
  input [1:0]\src_buf2_2_reg_711_reg[23] ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]d1;
  input [0:0]WEA;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_clk;
  wire [23:0]buf_q0;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]\mid_1_reg_604_reg[0] ;
  wire [23:0]q0;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [1:0]\src_buf1_2_reg_705_reg[23] ;
  wire [1:0]\src_buf2_2_reg_711_reg[23] ;
  wire [1:0]\src_buf3_2_reg_717_reg[0] ;
  wire [23:0]\src_buf3_2_reg_717_reg[23] ;
  wire [23:0]\tp_1_reg_609_reg[0] ;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],buf_q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],buf_q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_i_29
       (.I0(Q[0]),
        .I1(ram_reg_2_0),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .O(\trunc_ln311_reg_594_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],buf_q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],buf_q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],buf_q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[0]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\tp_1_reg_609_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[10]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\tp_1_reg_609_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[11]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\tp_1_reg_609_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[12]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\tp_1_reg_609_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[13]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\tp_1_reg_609_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[14]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\tp_1_reg_609_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[15]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\tp_1_reg_609_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[16]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\tp_1_reg_609_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[17]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\tp_1_reg_609_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[18]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\tp_1_reg_609_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[19]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\tp_1_reg_609_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[1]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[20]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\tp_1_reg_609_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[21]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\tp_1_reg_609_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[22]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\tp_1_reg_609_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[23]_i_2 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\tp_1_reg_609_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[2]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\tp_1_reg_609_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[3]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\tp_1_reg_609_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[4]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\tp_1_reg_609_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[5]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\tp_1_reg_609_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[6]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\tp_1_reg_609_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[7]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\tp_1_reg_609_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[8]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\tp_1_reg_609_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[9]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\tp_1_reg_609_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[0]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[23] [0]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[10]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[23] [10]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[11]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[23] [11]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[12]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[23] [12]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[13]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[23] [13]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[14]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[23] [14]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[15]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[23] [15]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[16]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[23] [16]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[17]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[23] [17]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[18]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[23] [18]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[19]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[23] [19]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[1]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[23] [1]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[20]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[23] [20]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[21]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[23] [21]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[22]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[23] [22]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[23]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[23] [23]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[2]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[23] [2]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[3]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[23] [3]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[4]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[23] [4]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[5]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[23] [5]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[6]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[23] [6]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[7]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[23] [7]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[8]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[23] [8]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf2_2_reg_711[9]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[23] [9]),
        .I4(\src_buf2_2_reg_711_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[0]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[10]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[11]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[12]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[13]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[14]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[15]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[16]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[17]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[18]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[19]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[1]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[20]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[21]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[22]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[23]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[2]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[3]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[4]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[5]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[6]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[7]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[8]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[9]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
   (CO,
    ap_done_cache,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    address1,
    buf_1_we1,
    \zext_ln360_reg_146_reg[11]_0 ,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter1_reg_1,
    Q,
    ram_reg_2,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    icmp_ln354_fu_114_p2_carry__0_0,
    ram_reg_0);
  output [0:0]CO;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output [11:0]address1;
  output buf_1_we1;
  output [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [2:0]Q;
  input ram_reg_2;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [15:0]icmp_ln354_fu_114_p2_carry__0_0;
  input ram_reg_0;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_1_we1;
  wire [12:0]col_4_fu_120_p2;
  wire col_fu_50;
  wire \col_fu_50_reg_n_9_[0] ;
  wire \col_fu_50_reg_n_9_[10] ;
  wire \col_fu_50_reg_n_9_[11] ;
  wire \col_fu_50_reg_n_9_[12] ;
  wire \col_fu_50_reg_n_9_[1] ;
  wire \col_fu_50_reg_n_9_[2] ;
  wire \col_fu_50_reg_n_9_[3] ;
  wire \col_fu_50_reg_n_9_[4] ;
  wire \col_fu_50_reg_n_9_[5] ;
  wire \col_fu_50_reg_n_9_[6] ;
  wire \col_fu_50_reg_n_9_[7] ;
  wire \col_fu_50_reg_n_9_[8] ;
  wire \col_fu_50_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire [11:0]grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1;
  wire [15:0]icmp_ln354_fu_114_p2_carry__0_0;
  wire icmp_ln354_fu_114_p2_carry__0_n_10;
  wire icmp_ln354_fu_114_p2_carry__0_n_11;
  wire icmp_ln354_fu_114_p2_carry__0_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_10;
  wire icmp_ln354_fu_114_p2_carry_n_11;
  wire icmp_ln354_fu_114_p2_carry_n_12;
  wire icmp_ln354_fu_114_p2_carry_n_9;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_0;
  wire ram_reg_0_i_26_n_9;
  wire ram_reg_2;
  wire we1;
  wire [11:0]\zext_ln360_reg_146_reg[11]_0 ;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[0]),
        .Q(\col_fu_50_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[10]),
        .Q(\col_fu_50_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[11]),
        .Q(\col_fu_50_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[12]),
        .Q(\col_fu_50_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[1]),
        .Q(\col_fu_50_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[2]),
        .Q(\col_fu_50_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[3]),
        .Q(\col_fu_50_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[4]),
        .Q(\col_fu_50_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[5]),
        .Q(\col_fu_50_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[6]),
        .Q(\col_fu_50_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[7]),
        .Q(\col_fu_50_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[8]),
        .Q(\col_fu_50_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \col_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[9]),
        .Q(\col_fu_50_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .E(col_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .address1(address1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_50_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\col_fu_50_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_50_reg[12] (col_4_fu_120_p2),
        .\col_fu_50_reg[12]_0 ({\col_fu_50_reg_n_9_[12] ,\col_fu_50_reg_n_9_[11] ,\col_fu_50_reg_n_9_[10] ,\col_fu_50_reg_n_9_[9] ,\col_fu_50_reg_n_9_[8] ,\col_fu_50_reg_n_9_[7] ,\col_fu_50_reg_n_9_[6] ,\col_fu_50_reg_n_9_[5] ,\col_fu_50_reg_n_9_[4] ,\col_fu_50_reg_n_9_[3] ,\col_fu_50_reg_n_9_[2] ,\col_fu_50_reg_n_9_[1] ,\col_fu_50_reg_n_9_[0] }),
        .\col_fu_50_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\col_fu_50_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_58),
        .grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .icmp_ln354_fu_114_p2_carry__0(icmp_ln354_fu_114_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_1_in(p_1_in),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_0_i_26_n_9),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln354_fu_114_p2_carry_n_9,icmp_ln354_fu_114_p2_carry_n_10,icmp_ln354_fu_114_p2_carry_n_11,icmp_ln354_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .O(NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln354_fu_114_p2_carry__0
       (.CI(icmp_ln354_fu_114_p2_carry_n_9),
        .CO({CO,icmp_ln354_fu_114_p2_carry__0_n_10,icmp_ln354_fu_114_p2_carry__0_n_11,icmp_ln354_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .O(NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_10__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .I1(ADDRARDADDR[3]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_11__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .I1(ADDRARDADDR[2]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_12__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .I1(ADDRARDADDR[1]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_13__0
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .I1(ADDRARDADDR[0]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    ram_reg_0_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_0),
        .O(buf_1_we1));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(ram_reg_0_i_26_n_9));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_2__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .I1(ADDRARDADDR[11]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [11]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_3__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .I1(ADDRARDADDR[10]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [10]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_4__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .I1(ADDRARDADDR[9]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [9]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_5__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .I1(ADDRARDADDR[8]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [8]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_6__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .I1(ADDRARDADDR[7]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [7]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_7__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .I1(ADDRARDADDR[6]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [6]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_8__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .I1(ADDRARDADDR[5]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [5]));
  LUT3 #(
    .INIT(8'hCA)) 
    ram_reg_0_i_9__1
       (.I0(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .I1(ADDRARDADDR[4]),
        .I2(Q[2]),
        .O(\zext_ln360_reg_146_reg[11]_0 [4]));
  FDRE \zext_ln360_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[0]),
        .R(1'b0));
  FDRE \zext_ln360_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
  FDRE \zext_ln360_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_58));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop
   (CO,
    ap_done_cache_0,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0_0,
    WEA,
    \trunc_ln311_reg_594_reg[0] ,
    \bottom_1_reg_599_reg[1] ,
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ,
    \ap_CS_fsm_reg[5] ,
    D,
    \cmp_i_i603_i_reg_614_reg[0] ,
    ce0,
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \src_buf3_3_reg_729_reg[15]_0 ,
    \src_buf1_3_reg_723_reg[15]_0 ,
    \src_buf3_1_fu_116_reg[23]_0 ,
    \src_buf2_fu_112_reg[23]_0 ,
    \src_buf1_fu_108_reg[23]_0 ,
    \GradientValuesX_reg_735_reg[7]_0 ,
    \GradientValuesY_reg_741_reg[7]_0 ,
    pop,
    push,
    push_0,
    \col_1_reg_674_reg[11]_0 ,
    \P1_fu_124_reg[7]_0 ,
    \P0_fu_120_reg[7]_0 ,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    ram_reg_2,
    in_mat_data_empty_n,
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    \icmp_ln225_reg_682_reg[0]_0 ,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_0,
    ram_reg_0_0,
    \ap_CS_fsm_reg[5]_0 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \P0_fu_120_reg[7]_1 ,
    \P1_fu_124_reg[7]_1 ,
    q_fu_80,
    \trunc_ln438_reg_765_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    full_n_reg,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \src_buf1_2_reg_705_reg[23]_0 ,
    \src_buf2_2_reg_711_reg[23]_0 ,
    \src_buf3_2_reg_717_reg[23]_0 );
  output [0:0]CO;
  output ap_done_cache_0;
  output ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  output [0:0]WEA;
  output \trunc_ln311_reg_594_reg[0] ;
  output [0:0]\bottom_1_reg_599_reg[1] ;
  output \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]D;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output ce0;
  output [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  output [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  output [7:0]\src_buf3_1_fu_116_reg[23]_0 ;
  output [7:0]\src_buf2_fu_112_reg[23]_0 ;
  output [7:0]\src_buf1_fu_108_reg[23]_0 ;
  output [7:0]\GradientValuesX_reg_735_reg[7]_0 ;
  output [7:0]\GradientValuesY_reg_741_reg[7]_0 ;
  output pop;
  output push;
  output push_0;
  output [11:0]\col_1_reg_674_reg[11]_0 ;
  output [7:0]\P1_fu_124_reg[7]_0 ;
  output [7:0]\P0_fu_120_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input ram_reg_2;
  input in_mat_data_empty_n;
  input grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  input [1:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]ram_reg_2_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input \ap_CS_fsm_reg[5]_0 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [7:0]\P0_fu_120_reg[7]_1 ;
  input [7:0]\P1_fu_124_reg[7]_1 ;
  input [1:0]q_fu_80;
  input \trunc_ln438_reg_765_reg[0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input full_n_reg;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  input [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  input [23:0]\src_buf3_2_reg_717_reg[23]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]\GradientValuesX_reg_735_reg[7]_0 ;
  wire [7:0]\GradientValuesY_reg_741_reg[7]_0 ;
  wire P0_fu_120;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P0_fu_120_reg[7]_1 ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7]_1 ;
  wire [2:0]Q;
  wire \SRL_SIG[0][7]_i_3_n_9 ;
  wire \SRL_SIG[0][7]_i_4_n_9 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]WEA;
  wire \ap_CS_fsm[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_9;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9;
  wire ap_loop_exit_ready_pp0_iter5_reg_reg__0_0;
  wire [7:0]ap_return_0;
  wire [7:0]ap_return_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col_1;
  wire [7:0]b2_val;
  wire [0:0]\bottom_1_reg_599_reg[1] ;
  wire ce0;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire [12:12]col_1_reg_674;
  wire [12:12]col_1_reg_674_pp0_iter1_reg;
  wire [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  wire [11:0]\col_1_reg_674_reg[11]_0 ;
  wire [12:0]col_2_fu_432_p2;
  wire col_fu_104;
  wire col_fu_1040_in;
  wire \col_fu_104_reg_n_9_[0] ;
  wire \col_fu_104_reg_n_9_[10] ;
  wire \col_fu_104_reg_n_9_[11] ;
  wire \col_fu_104_reg_n_9_[12] ;
  wire \col_fu_104_reg_n_9_[1] ;
  wire \col_fu_104_reg_n_9_[2] ;
  wire \col_fu_104_reg_n_9_[3] ;
  wire \col_fu_104_reg_n_9_[4] ;
  wire \col_fu_104_reg_n_9_[5] ;
  wire \col_fu_104_reg_n_9_[6] ;
  wire \col_fu_104_reg_n_9_[7] ;
  wire \col_fu_104_reg_n_9_[8] ;
  wire \col_fu_104_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire full_n_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din;
  wire [7:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out;
  wire [23:0]grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out;
  wire icmp_ln225_fu_426_p2_carry__0_i_1_n_9;
  wire icmp_ln225_fu_426_p2_carry__0_i_5_n_9;
  wire icmp_ln225_fu_426_p2_carry__0_n_10;
  wire icmp_ln225_fu_426_p2_carry__0_n_11;
  wire icmp_ln225_fu_426_p2_carry__0_n_12;
  wire icmp_ln225_fu_426_p2_carry_n_10;
  wire icmp_ln225_fu_426_p2_carry_n_11;
  wire icmp_ln225_fu_426_p2_carry_n_12;
  wire icmp_ln225_fu_426_p2_carry_n_9;
  wire icmp_ln225_reg_682;
  wire icmp_ln225_reg_682_pp0_iter1_reg;
  wire icmp_ln225_reg_682_pp0_iter2_reg;
  wire icmp_ln225_reg_682_pp0_iter3_reg;
  wire [15:0]\icmp_ln225_reg_682_reg[0]_0 ;
  wire \icmp_ln250_reg_701[0]_i_1_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_2_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_3_n_9 ;
  wire \icmp_ln250_reg_701[0]_i_4_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ;
  wire \icmp_ln250_reg_701_reg_n_9_[0] ;
  wire in_mat_data_empty_n;
  wire [7:0]m2_val;
  wire \mOutPtr[1]_i_3_n_9 ;
  wire \mOutPtr[1]_i_4_n_9 ;
  wire p_3_in;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire pop;
  wire push;
  wire push_0;
  wire [1:0]q_fu_80;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_12__0_n_9;
  wire ram_reg_0_i_30_n_9;
  wire ram_reg_0_i_31_n_9;
  wire ram_reg_2;
  wire [1:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [1:0]ram_reg_2_2;
  wire src_buf1_1_fu_132;
  wire src_buf1_1_fu_1320_in;
  wire \src_buf1_1_fu_132_reg_n_9_[0] ;
  wire \src_buf1_1_fu_132_reg_n_9_[10] ;
  wire \src_buf1_1_fu_132_reg_n_9_[11] ;
  wire \src_buf1_1_fu_132_reg_n_9_[12] ;
  wire \src_buf1_1_fu_132_reg_n_9_[13] ;
  wire \src_buf1_1_fu_132_reg_n_9_[14] ;
  wire \src_buf1_1_fu_132_reg_n_9_[15] ;
  wire \src_buf1_1_fu_132_reg_n_9_[16] ;
  wire \src_buf1_1_fu_132_reg_n_9_[17] ;
  wire \src_buf1_1_fu_132_reg_n_9_[18] ;
  wire \src_buf1_1_fu_132_reg_n_9_[19] ;
  wire \src_buf1_1_fu_132_reg_n_9_[1] ;
  wire \src_buf1_1_fu_132_reg_n_9_[20] ;
  wire \src_buf1_1_fu_132_reg_n_9_[21] ;
  wire \src_buf1_1_fu_132_reg_n_9_[22] ;
  wire \src_buf1_1_fu_132_reg_n_9_[23] ;
  wire \src_buf1_1_fu_132_reg_n_9_[2] ;
  wire \src_buf1_1_fu_132_reg_n_9_[3] ;
  wire \src_buf1_1_fu_132_reg_n_9_[4] ;
  wire \src_buf1_1_fu_132_reg_n_9_[5] ;
  wire \src_buf1_1_fu_132_reg_n_9_[6] ;
  wire \src_buf1_1_fu_132_reg_n_9_[7] ;
  wire \src_buf1_1_fu_132_reg_n_9_[8] ;
  wire \src_buf1_1_fu_132_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_reg_705;
  wire src_buf1_2_reg_7050;
  wire [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  wire [7:0]\src_buf1_3_reg_723_reg[15]_0 ;
  wire [7:0]\src_buf1_fu_108_reg[23]_0 ;
  wire [23:0]src_buf2_1_fu_128;
  wire [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  wire \src_buf2_2_reg_711_reg_n_9_[0] ;
  wire \src_buf2_2_reg_711_reg_n_9_[10] ;
  wire \src_buf2_2_reg_711_reg_n_9_[11] ;
  wire \src_buf2_2_reg_711_reg_n_9_[12] ;
  wire \src_buf2_2_reg_711_reg_n_9_[13] ;
  wire \src_buf2_2_reg_711_reg_n_9_[14] ;
  wire \src_buf2_2_reg_711_reg_n_9_[15] ;
  wire \src_buf2_2_reg_711_reg_n_9_[1] ;
  wire \src_buf2_2_reg_711_reg_n_9_[2] ;
  wire \src_buf2_2_reg_711_reg_n_9_[3] ;
  wire \src_buf2_2_reg_711_reg_n_9_[4] ;
  wire \src_buf2_2_reg_711_reg_n_9_[5] ;
  wire \src_buf2_2_reg_711_reg_n_9_[6] ;
  wire \src_buf2_2_reg_711_reg_n_9_[7] ;
  wire \src_buf2_2_reg_711_reg_n_9_[8] ;
  wire \src_buf2_2_reg_711_reg_n_9_[9] ;
  wire [7:0]\src_buf2_fu_112_reg[23]_0 ;
  wire [7:0]\src_buf3_1_fu_116_reg[23]_0 ;
  wire [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  wire \src_buf3_2_reg_717_reg_n_9_[0] ;
  wire \src_buf3_2_reg_717_reg_n_9_[10] ;
  wire \src_buf3_2_reg_717_reg_n_9_[11] ;
  wire \src_buf3_2_reg_717_reg_n_9_[12] ;
  wire \src_buf3_2_reg_717_reg_n_9_[13] ;
  wire \src_buf3_2_reg_717_reg_n_9_[14] ;
  wire \src_buf3_2_reg_717_reg_n_9_[15] ;
  wire \src_buf3_2_reg_717_reg_n_9_[1] ;
  wire \src_buf3_2_reg_717_reg_n_9_[2] ;
  wire \src_buf3_2_reg_717_reg_n_9_[3] ;
  wire \src_buf3_2_reg_717_reg_n_9_[4] ;
  wire \src_buf3_2_reg_717_reg_n_9_[5] ;
  wire \src_buf3_2_reg_717_reg_n_9_[6] ;
  wire \src_buf3_2_reg_717_reg_n_9_[7] ;
  wire \src_buf3_2_reg_717_reg_n_9_[8] ;
  wire \src_buf3_2_reg_717_reg_n_9_[9] ;
  wire [7:0]\src_buf3_3_reg_729_reg[15]_0 ;
  wire [23:0]src_buf3_fu_136;
  wire \trunc_ln311_reg_594_reg[0] ;
  wire \trunc_ln438_reg_765_reg[0] ;
  wire [3:0]NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED;

  FDRE \GradientValuesX_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesX_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_0[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .R(1'b0));
  FDRE \GradientValuesY_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_return_1[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\P0_fu_120_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\P0_fu_120_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\P0_fu_120_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\P0_fu_120_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\P0_fu_120_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\P0_fu_120_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\P0_fu_120_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\P0_fu_120_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\P1_fu_124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\P1_fu_124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\P1_fu_124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\P1_fu_124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\P1_fu_124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\P1_fu_124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\P1_fu_124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\P1_fu_124_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[0]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [0]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[0]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[1]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [1]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[1]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[2]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [2]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[2]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[3]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [3]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[3]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[4]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [4]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[4]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[5]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [5]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[5]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[6]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [6]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[6]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG[0][7]_i_3_n_9 ),
        .I1(p_dstgy_data_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG[0][7]_i_3_n_9 ),
        .I1(p_dstgx_data_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din[7]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7] [7]),
        .O(\GradientValuesX_reg_735_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din[7]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .O(\GradientValuesY_reg_741_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q[2]),
        .I2(\SRL_SIG[0][7]_i_4_n_9 ),
        .I3(Q[1]),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(\SRL_SIG[0][7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .O(\SRL_SIG[0][7]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8A8A80020202020)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_CS_fsm[5]_i_2_n_9 ),
        .I4(icmp_ln225_reg_682_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter5_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9),
        .Q(ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [0]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [10]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [11]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_1_reg_674),
        .Q(col_1_reg_674_pp0_iter1_reg),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [1]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [2]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [3]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [4]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [5]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [6]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [7]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [8]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg[11]_0 [9]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[0]),
        .Q(\col_1_reg_674_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[10] ),
        .Q(\col_1_reg_674_reg[11]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[11] ),
        .Q(\col_1_reg_674_reg[11]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[12]),
        .Q(col_1_reg_674),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[1] ),
        .Q(\col_1_reg_674_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[2] ),
        .Q(\col_1_reg_674_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[3] ),
        .Q(\col_1_reg_674_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[4] ),
        .Q(\col_1_reg_674_reg[11]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[5] ),
        .Q(\col_1_reg_674_reg[11]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[6] ),
        .Q(\col_1_reg_674_reg[11]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[7] ),
        .Q(\col_1_reg_674_reg[11]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[8] ),
        .Q(\col_1_reg_674_reg[11]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[9] ),
        .Q(\col_1_reg_674_reg[11]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[0]),
        .Q(\col_fu_104_reg_n_9_[0] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[10]),
        .Q(\col_fu_104_reg_n_9_[10] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[11]),
        .Q(\col_fu_104_reg_n_9_[11] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[12]),
        .Q(\col_fu_104_reg_n_9_[12] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[1]),
        .Q(\col_fu_104_reg_n_9_[1] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[2]),
        .Q(\col_fu_104_reg_n_9_[2] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[3]),
        .Q(\col_fu_104_reg_n_9_[3] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[4]),
        .Q(\col_fu_104_reg_n_9_[4] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[5]),
        .Q(\col_fu_104_reg_n_9_[5] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[6]),
        .Q(\col_fu_104_reg_n_9_[6] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[7]),
        .Q(\col_fu_104_reg_n_9_[7] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[8]),
        .Q(\col_fu_104_reg_n_9_[8] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[9]),
        .Q(\col_fu_104_reg_n_9_[9] ),
        .R(col_fu_104));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .E(P0_fu_120),
        .\GradientValuesX_reg_735_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\GradientValuesY_reg_741_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\P0_fu_120_reg[7] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din),
        .\P0_fu_120_reg[7]_0 (\P0_fu_120_reg[7]_1 ),
        .\P1_fu_124_reg[7] (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din),
        .\P1_fu_124_reg[7]_0 (\P1_fu_124_reg[7]_1 ),
        .Q({\col_fu_104_reg_n_9_[12] ,\col_fu_104_reg_n_9_[11] ,\col_fu_104_reg_n_9_[10] ,\col_fu_104_reg_n_9_[9] ,\col_fu_104_reg_n_9_[8] ,\col_fu_104_reg_n_9_[7] ,\col_fu_104_reg_n_9_[6] ,\col_fu_104_reg_n_9_[5] ,\col_fu_104_reg_n_9_[4] ,\col_fu_104_reg_n_9_[3] ,\col_fu_104_reg_n_9_[2] ,\col_fu_104_reg_n_9_[1] ,\col_fu_104_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(col_fu_104),
        .\ap_CS_fsm_reg[5] (Q[1]),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm[5]_i_2_n_9 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[6]_0 (ap_loop_exit_ready_pp0_iter5_reg_reg__0_0),
        .\ap_CS_fsm_reg[6]_1 (ram_reg_2_1),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .\col_fu_104_reg[12] ({ap_sig_allocacmp_col_1[12],ap_sig_allocacmp_col_1[0]}),
        .\col_fu_104_reg[12]_0 (col_2_fu_432_p2),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(col_fu_1040_in),
        .grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_64),
        .icmp_ln225_reg_682(icmp_ln225_reg_682),
        .\icmp_ln225_reg_682_reg[0] (\icmp_ln225_reg_682_reg[0]_0 [13:0]),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 (src_buf1_1_fu_132),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf3_1_fu_116_reg[0] (\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .\width_reg_68_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobel3x3_3_1_16_0_s grp_xFSobel3x3_3_1_16_0_s_fu_362
       (.D(ap_return_0),
        .Q({src_buf3_fu_136[23:16],src_buf3_fu_136[7:0]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg_reg_0(\cmp_i_i603_i_reg_614_reg[0] ),
        .ap_ce_reg_reg_1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .\ap_return_1_int_reg_reg[7]_0 (ap_return_1),
        .\b2_val_read_reg_206_reg[7] ({b2_val,\src_buf3_2_reg_717_reg_n_9_[7] ,\src_buf3_2_reg_717_reg_n_9_[6] ,\src_buf3_2_reg_717_reg_n_9_[5] ,\src_buf3_2_reg_717_reg_n_9_[4] ,\src_buf3_2_reg_717_reg_n_9_[3] ,\src_buf3_2_reg_717_reg_n_9_[2] ,\src_buf3_2_reg_717_reg_n_9_[1] ,\src_buf3_2_reg_717_reg_n_9_[0] }),
        .\m2_val_read_reg_212_reg[7] ({m2_val,\src_buf2_2_reg_711_reg_n_9_[7] ,\src_buf2_2_reg_711_reg_n_9_[6] ,\src_buf2_2_reg_711_reg_n_9_[5] ,\src_buf2_2_reg_711_reg_n_9_[4] ,\src_buf2_2_reg_711_reg_n_9_[3] ,\src_buf2_2_reg_711_reg_n_9_[2] ,\src_buf2_2_reg_711_reg_n_9_[1] ,\src_buf2_2_reg_711_reg_n_9_[0] }),
        .\out_pix_2_reg_213_reg[10] ({src_buf1_2_reg_705[23:16],src_buf1_2_reg_705[7:0]}),
        .\out_pix_2_reg_213_reg[10]_0 ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7:0]}),
        .\out_pix_2_reg_213_reg[10]_1 ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7:0]}),
        .\out_pix_2_reg_213_reg[10]_2 ({\src_buf1_1_fu_132_reg_n_9_[23] ,\src_buf1_1_fu_132_reg_n_9_[22] ,\src_buf1_1_fu_132_reg_n_9_[21] ,\src_buf1_1_fu_132_reg_n_9_[20] ,\src_buf1_1_fu_132_reg_n_9_[19] ,\src_buf1_1_fu_132_reg_n_9_[18] ,\src_buf1_1_fu_132_reg_n_9_[17] ,\src_buf1_1_fu_132_reg_n_9_[16] ,\src_buf1_1_fu_132_reg_n_9_[7] ,\src_buf1_1_fu_132_reg_n_9_[6] ,\src_buf1_1_fu_132_reg_n_9_[5] ,\src_buf1_1_fu_132_reg_n_9_[4] ,\src_buf1_1_fu_132_reg_n_9_[3] ,\src_buf1_1_fu_132_reg_n_9_[2] ,\src_buf1_1_fu_132_reg_n_9_[1] ,\src_buf1_1_fu_132_reg_n_9_[0] }),
        .\out_pix_6_reg_218_reg[10] ({grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23:16],grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7:0]}),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_426_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln225_fu_426_p2_carry_n_9,icmp_ln225_fu_426_p2_carry_n_10,icmp_ln225_fu_426_p2_carry_n_11,icmp_ln225_fu_426_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .O(NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln225_fu_426_p2_carry__0
       (.CI(icmp_ln225_fu_426_p2_carry_n_9),
        .CO({CO,icmp_ln225_fu_426_p2_carry__0_n_10,icmp_ln225_fu_426_p2_carry__0_n_11,icmp_ln225_fu_426_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln225_fu_426_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .O(NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln225_fu_426_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln225_fu_426_p2_carry__0_i_1
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .O(icmp_ln225_fu_426_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln225_fu_426_p2_carry__0_i_5
       (.I0(\icmp_ln225_reg_682_reg[0]_0 [15]),
        .I1(\icmp_ln225_reg_682_reg[0]_0 [14]),
        .O(icmp_ln225_fu_426_p2_carry__0_i_5_n_9));
  FDRE \icmp_ln225_reg_682_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682),
        .Q(icmp_ln225_reg_682_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682_pp0_iter1_reg),
        .Q(icmp_ln225_reg_682_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln225_reg_682_pp0_iter2_reg),
        .Q(icmp_ln225_reg_682_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln225_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CO),
        .Q(icmp_ln225_reg_682),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \icmp_ln250_reg_701[0]_i_1 
       (.I0(\icmp_ln250_reg_701[0]_i_2_n_9 ),
        .I1(icmp_ln225_reg_682_pp0_iter1_reg),
        .I2(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .O(\icmp_ln250_reg_701[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln250_reg_701[0]_i_2 
       (.I0(\icmp_ln250_reg_701[0]_i_3_n_9 ),
        .I1(\icmp_ln250_reg_701[0]_i_4_n_9 ),
        .I2(\cmp_i_i603_i_reg_614_reg[0] ),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\icmp_ln250_reg_701[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln250_reg_701[0]_i_3 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .I4(col_1_reg_674_pp0_iter1_reg),
        .I5(icmp_ln225_reg_682_pp0_iter1_reg),
        .O(\icmp_ln250_reg_701[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln250_reg_701[0]_i_4 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .I5(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln250_reg_701[0]_i_4_n_9 ));
  (* srl_bus_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .Q(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ));
  FDRE \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9 ),
        .Q(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .R(1'b0));
  FDRE \icmp_ln250_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln250_reg_701[0]_i_1_n_9 ),
        .Q(\icmp_ln250_reg_701_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF200220000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(\mOutPtr[1]_i_4_n_9 ),
        .I2(full_n_reg),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(pop));
  LUT5 #(
    .INIT(32'hFFD50000)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I4(Q[1]),
        .O(\mOutPtr[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_4 
       (.I0(icmp_ln225_reg_682),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_2_1),
        .O(\mOutPtr[1]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_12__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln225_reg_682),
        .O(ram_reg_0_i_12__0_n_9));
  LUT6 #(
    .INIT(64'h3202020200000000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_2_0[1]),
        .I1(ram_reg_0_i_12__0_n_9),
        .I2(ram_reg_2_1),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2_2[1]),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\bottom_1_reg_599_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(Q[1]),
        .I3(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0F08000800000000)) 
    ram_reg_0_i_23
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_12__0_n_9),
        .I3(ram_reg_2_1),
        .I4(ram_reg_0_0),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAAAAA)) 
    ram_reg_0_i_24
       (.I0(\trunc_ln311_reg_594_reg[0] ),
        .I1(ram_reg_2),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFF002000000000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_30_n_9),
        .I1(ram_reg_2_2[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_2[1]),
        .I4(ram_reg_0_i_31_n_9),
        .I5(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .O(\trunc_ln311_reg_594_reg[0] ));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_30
       (.I0(in_mat_data_empty_n),
        .I1(ram_reg_2_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln225_reg_682),
        .O(ram_reg_0_i_30_n_9));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_0_i_31
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln225_reg_682),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .I4(ram_reg_2_0[1]),
        .I5(ram_reg_2_0[0]),
        .O(ram_reg_0_i_31_n_9));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_buf1_1_fu_132[23]_i_2 
       (.I0(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0 ),
        .I1(icmp_ln225_reg_682_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(src_buf1_1_fu_1320_in));
  FDRE \src_buf1_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[0]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[10]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[11]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[12]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[13]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[14]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[15]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[16]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[17]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[18]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[19]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[1]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[20]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[21]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[22]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[23]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[2]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[3]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[4]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[5]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[6]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[7]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[8]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[9]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf1_2_reg_705[23]_i_1 
       (.I0(icmp_ln225_reg_682_pp0_iter2_reg),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(src_buf1_2_reg_7050));
  FDRE \src_buf1_2_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [0]),
        .Q(src_buf1_2_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [10]),
        .Q(src_buf1_2_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [11]),
        .Q(src_buf1_2_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [12]),
        .Q(src_buf1_2_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [13]),
        .Q(src_buf1_2_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [14]),
        .Q(src_buf1_2_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [15]),
        .Q(src_buf1_2_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [16]),
        .Q(src_buf1_2_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [17]),
        .Q(src_buf1_2_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [18]),
        .Q(src_buf1_2_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [19]),
        .Q(src_buf1_2_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [1]),
        .Q(src_buf1_2_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [20]),
        .Q(src_buf1_2_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [21]),
        .Q(src_buf1_2_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [22]),
        .Q(src_buf1_2_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [23]),
        .Q(src_buf1_2_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [2]),
        .Q(src_buf1_2_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [3]),
        .Q(src_buf1_2_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [4]),
        .Q(src_buf1_2_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [5]),
        .Q(src_buf1_2_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [6]),
        .Q(src_buf1_2_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [7]),
        .Q(src_buf1_2_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [8]),
        .Q(src_buf1_2_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [9]),
        .Q(src_buf1_2_reg_705[9]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .R(1'b0));
  FDRE \src_buf1_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[0] ),
        .Q(src_buf2_1_fu_128[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .Q(src_buf2_1_fu_128[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .Q(src_buf2_1_fu_128[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .Q(src_buf2_1_fu_128[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .Q(src_buf2_1_fu_128[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .Q(src_buf2_1_fu_128[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .Q(src_buf2_1_fu_128[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[0]),
        .Q(src_buf2_1_fu_128[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[1]),
        .Q(src_buf2_1_fu_128[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[2]),
        .Q(src_buf2_1_fu_128[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[3]),
        .Q(src_buf2_1_fu_128[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[1] ),
        .Q(src_buf2_1_fu_128[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[4]),
        .Q(src_buf2_1_fu_128[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[5]),
        .Q(src_buf2_1_fu_128[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[6]),
        .Q(src_buf2_1_fu_128[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(m2_val[7]),
        .Q(src_buf2_1_fu_128[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[2] ),
        .Q(src_buf2_1_fu_128[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[3] ),
        .Q(src_buf2_1_fu_128[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[4] ),
        .Q(src_buf2_1_fu_128[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[5] ),
        .Q(src_buf2_1_fu_128[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[6] ),
        .Q(src_buf2_1_fu_128[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[7] ),
        .Q(src_buf2_1_fu_128[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .Q(src_buf2_1_fu_128[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .Q(src_buf2_1_fu_128[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_2_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [0]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [10]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [11]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [12]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [13]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [14]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [15]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [16]),
        .Q(m2_val[0]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [17]),
        .Q(m2_val[1]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [18]),
        .Q(m2_val[2]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [19]),
        .Q(m2_val[3]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [1]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [20]),
        .Q(m2_val[4]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [21]),
        .Q(m2_val[5]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [22]),
        .Q(m2_val[6]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [23]),
        .Q(m2_val[7]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [2]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [3]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [4]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [5]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [6]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [7]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [8]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [9]),
        .Q(\src_buf2_2_reg_711_reg_n_9_[9] ),
        .R(1'b0));
  FDRE \src_buf2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [0]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [10]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [11]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [12]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [13]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [14]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [15]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [16]),
        .Q(b2_val[0]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [17]),
        .Q(b2_val[1]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [18]),
        .Q(b2_val[2]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [19]),
        .Q(b2_val[3]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [1]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [20]),
        .Q(b2_val[4]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [21]),
        .Q(b2_val[5]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [22]),
        .Q(b2_val[6]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [23]),
        .Q(b2_val[7]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [2]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [3]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [4]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [5]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [6]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [7]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [8]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [9]),
        .Q(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_3_reg_729[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(p_3_in));
  FDRE \src_buf3_3_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .R(1'b0));
  FDRE \src_buf3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[0] ),
        .Q(src_buf3_fu_136[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[10] ),
        .Q(src_buf3_fu_136[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[11] ),
        .Q(src_buf3_fu_136[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[12] ),
        .Q(src_buf3_fu_136[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[13] ),
        .Q(src_buf3_fu_136[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[14] ),
        .Q(src_buf3_fu_136[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[15] ),
        .Q(src_buf3_fu_136[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[0]),
        .Q(src_buf3_fu_136[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[1]),
        .Q(src_buf3_fu_136[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[2]),
        .Q(src_buf3_fu_136[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[3]),
        .Q(src_buf3_fu_136[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[1] ),
        .Q(src_buf3_fu_136[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[4]),
        .Q(src_buf3_fu_136[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[5]),
        .Q(src_buf3_fu_136[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[6]),
        .Q(src_buf3_fu_136[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(b2_val[7]),
        .Q(src_buf3_fu_136[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[2] ),
        .Q(src_buf3_fu_136[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[3] ),
        .Q(src_buf3_fu_136[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[4] ),
        .Q(src_buf3_fu_136[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[5] ),
        .Q(src_buf3_fu_136[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[6] ),
        .Q(src_buf3_fu_136[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[7] ),
        .Q(src_buf3_fu_136[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[8] ),
        .Q(src_buf3_fu_136[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf3_2_reg_717_reg_n_9_[9] ),
        .Q(src_buf3_fu_136[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln433_reg_754[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln435_reg_743[7]_i_2 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'h00CCAAF0F0F0F0F0)) 
    \trunc_ln436_reg_749[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln438_reg_765[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[0]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[1]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[2]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[3]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[4]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[5]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[6]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln441_reg_760[7]_i_1 
       (.I0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .I1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .I2(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln438_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_reg[15]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2
   (ap_done_cache_1,
    ap_loop_init_int_reg,
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter2_reg_reg_0,
    D,
    \i_fu_76_reg[0]_0 ,
    \i_fu_76_reg[1]_0 ,
    ap_loop_init_int_reg_0,
    q_fu_80,
    \GradientValuesX_fu_72_reg[7]_0 ,
    \GradientValuesY_fu_68_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[8] ,
    Q,
    \ap_CS_fsm_reg[8]_0 ,
    \GradientValuesY_fu_68_reg[7]_1 ,
    \GradientValuesX_fu_72_reg[7]_1 ,
    ap_rst_n,
    \trunc_ln435_reg_743_reg[7]_0 ,
    \trunc_ln436_reg_749_reg[7]_0 ,
    \trunc_ln433_reg_754_reg[7]_0 ,
    \trunc_ln441_reg_760_reg[7]_0 ,
    \trunc_ln438_reg_765_reg[7]_0 ,
    \ref_tmp1_reg_775_reg[0]_0 );
  output ap_done_cache_1;
  output ap_loop_init_int_reg;
  output \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ;
  output ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  output [1:0]D;
  output \i_fu_76_reg[0]_0 ;
  output \i_fu_76_reg[1]_0 ;
  output ap_loop_init_int_reg_0;
  output [1:0]q_fu_80;
  output [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  output [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input \ap_CS_fsm_reg[8] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[8]_0 ;
  input [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  input [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  input ap_rst_n;
  input [7:0]\trunc_ln435_reg_743_reg[7]_0 ;
  input [7:0]\trunc_ln436_reg_749_reg[7]_0 ;
  input [7:0]\trunc_ln433_reg_754_reg[7]_0 ;
  input [7:0]\trunc_ln441_reg_760_reg[7]_0 ;
  input [7:0]\trunc_ln438_reg_765_reg[7]_0 ;
  input \ref_tmp1_reg_775_reg[0]_0 ;

  wire [1:0]D;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  wire GradientValuesY_fu_68;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_done_cache_1;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_10;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_11;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_12;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_13;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_14;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_15;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_16;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_17;
  wire grp_xFGradientX3x3_16_0_s_fu_140_n_9;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_10;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_11;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_12;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_13;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_14;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_15;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_16;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_17;
  wire grp_xFGradientY3x3_16_0_s_fu_153_n_9;
  wire grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire i_fu_761;
  wire \i_fu_76_reg[0]_0 ;
  wire \i_fu_76_reg[1]_0 ;
  wire icmp_ln432_fu_188_p2;
  wire icmp_ln432_reg_739;
  wire \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ;
  wire [3:3]p_0_in;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire \ref_tmp1_reg_775_reg[0]_0 ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]trunc_ln433_reg_754;
  wire [7:0]\trunc_ln433_reg_754_reg[7]_0 ;
  wire [7:0]trunc_ln435_reg_743;
  wire [7:0]\trunc_ln435_reg_743_reg[7]_0 ;
  wire [7:0]trunc_ln436_reg_749;
  wire [7:0]\trunc_ln436_reg_749_reg[7]_0 ;
  wire [7:0]trunc_ln438_reg_765;
  wire [7:0]\trunc_ln438_reg_765_reg[7]_0 ;
  wire [7:0]trunc_ln441_reg_760;
  wire [7:0]\trunc_ln441_reg_760_reg[7]_0 ;

  FDRE \GradientValuesX_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_760),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init_27 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(GradientValuesY_fu_68),
        .\GradientValuesX_fu_72_reg[7] (\GradientValuesX_fu_72_reg[7]_1 ),
        .\GradientValuesY_fu_68_reg[7] (\GradientValuesY_fu_68_reg[7]_1 ),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (ap_loop_exit_ready_pp0_iter2_reg_reg_0),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_1(ap_done_cache_1),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready(grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready),
        .i_4_fu_194_p2(i_4_fu_194_p2),
        .i_fu_760(i_fu_760),
        .\i_fu_76_reg[0] (i_fu_761),
        .icmp_ln432_fu_188_p2(icmp_ln432_fu_188_p2),
        .p_0_in(p_0_in),
        .q_fu_80(q_fu_80),
        .\q_fu_80_reg[3] (flow_control_loop_pipe_sequential_init_U_n_38),
        .ref_tmp1_reg_775(ref_tmp1_reg_775),
        .\ref_tmp1_reg_775_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .ref_tmp_reg_770(ref_tmp_reg_770),
        .\ref_tmp_reg_770_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\trunc_ln435_reg_743_reg[7] (\i_fu_76_reg[0]_0 ),
        .\trunc_ln435_reg_743_reg[7]_0 (\i_fu_76_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientX3x3_16_0_s grp_xFGradientX3x3_16_0_s_fu_140
       (.Q(trunc_ln433_reg_754),
        .ap_clk(ap_clk),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFGradientX3x3_16_0_s_fu_140_n_17),
        .\out_pix_6_reg_218_reg[14]_0 (trunc_ln436_reg_749),
        .\out_pix_6_reg_218_reg[14]_1 (trunc_ln435_reg_743),
        .\ref_tmp_reg_770_reg[0] (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .\trunc_ln62_reg_223_reg[1]_0 (grp_xFGradientX3x3_16_0_s_fu_140_n_9),
        .\trunc_ln62_reg_223_reg[1]_1 (grp_xFGradientX3x3_16_0_s_fu_140_n_10),
        .\trunc_ln62_reg_223_reg[1]_2 (grp_xFGradientX3x3_16_0_s_fu_140_n_11),
        .\trunc_ln62_reg_223_reg[1]_3 (grp_xFGradientX3x3_16_0_s_fu_140_n_12),
        .\trunc_ln62_reg_223_reg[5]_0 (grp_xFGradientX3x3_16_0_s_fu_140_n_13),
        .\trunc_ln62_reg_223_reg[5]_1 (grp_xFGradientX3x3_16_0_s_fu_140_n_14),
        .\trunc_ln62_reg_223_reg[5]_2 (grp_xFGradientX3x3_16_0_s_fu_140_n_15),
        .\trunc_ln62_reg_223_reg[5]_3 (grp_xFGradientX3x3_16_0_s_fu_140_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xFGradientY3x3_16_0_s grp_xFGradientY3x3_16_0_s_fu_153
       (.Q(trunc_ln438_reg_765),
        .ap_clk(ap_clk),
        .\icmp_ln432_reg_739_pp0_iter1_reg_reg[0] (grp_xFGradientY3x3_16_0_s_fu_153_n_9),
        .\out_pix_2_reg_213_reg[14]_0 (grp_xFGradientY3x3_16_0_s_fu_153_n_10),
        .\out_pix_2_reg_213_reg[14]_1 (grp_xFGradientY3x3_16_0_s_fu_153_n_11),
        .\out_pix_2_reg_213_reg[14]_2 (grp_xFGradientY3x3_16_0_s_fu_153_n_12),
        .\out_pix_2_reg_213_reg[14]_3 (grp_xFGradientY3x3_16_0_s_fu_153_n_13),
        .\out_pix_2_reg_213_reg[14]_4 (grp_xFGradientY3x3_16_0_s_fu_153_n_14),
        .\out_pix_2_reg_213_reg[14]_5 (grp_xFGradientY3x3_16_0_s_fu_153_n_15),
        .\out_pix_2_reg_213_reg[14]_6 (grp_xFGradientY3x3_16_0_s_fu_153_n_16),
        .\out_pix_2_reg_213_reg[14]_7 (trunc_ln441_reg_760),
        .\ref_tmp1_reg_775_reg[0] (\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .\trunc_ln110_1_reg_223_reg[0]_0 (grp_xFGradientY3x3_16_0_s_fu_153_n_17),
        .\trunc_ln110_1_reg_223_reg[7]_0 (trunc_ln433_reg_754),
        .\trunc_ln110_1_reg_223_reg[7]_1 (trunc_ln435_reg_743));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[0]),
        .Q(\i_fu_76_reg[0]_0 ),
        .R(1'b0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[1]),
        .Q(\i_fu_76_reg[1]_0 ),
        .R(1'b0));
  FDRE \icmp_ln432_reg_739_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln432_reg_739),
        .Q(\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln432_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln432_fu_188_p2),
        .Q(icmp_ln432_reg_739),
        .R(1'b0));
  FDRE \q_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(p_0_in),
        .Q(q_fu_80[0]),
        .R(1'b0));
  FDRE \q_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(q_fu_80[1]),
        .R(1'b0));
  FDSE \ref_tmp1_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_17),
        .Q(ref_tmp1_reg_775[0]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_16),
        .Q(ref_tmp1_reg_775[1]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_15),
        .Q(ref_tmp1_reg_775[2]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_14),
        .Q(ref_tmp1_reg_775[3]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_13),
        .Q(ref_tmp1_reg_775[4]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_12),
        .Q(ref_tmp1_reg_775[5]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_11),
        .Q(ref_tmp1_reg_775[6]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp1_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientY3x3_16_0_s_fu_153_n_10),
        .Q(ref_tmp1_reg_775[7]),
        .S(grp_xFGradientY3x3_16_0_s_fu_153_n_9));
  FDSE \ref_tmp_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_9),
        .Q(ref_tmp_reg_770[0]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_10),
        .Q(ref_tmp_reg_770[1]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_11),
        .Q(ref_tmp_reg_770[2]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_12),
        .Q(ref_tmp_reg_770[3]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_13),
        .Q(ref_tmp_reg_770[4]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_14),
        .Q(ref_tmp_reg_770[5]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_15),
        .Q(ref_tmp_reg_770[6]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDSE \ref_tmp_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp1_reg_775_reg[0]_0 ),
        .D(grp_xFGradientX3x3_16_0_s_fu_140_n_16),
        .Q(ref_tmp_reg_770[7]),
        .S(grp_xFGradientX3x3_16_0_s_fu_140_n_17));
  FDRE \trunc_ln433_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [0]),
        .Q(trunc_ln433_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [1]),
        .Q(trunc_ln433_reg_754[1]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [2]),
        .Q(trunc_ln433_reg_754[2]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [3]),
        .Q(trunc_ln433_reg_754[3]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [4]),
        .Q(trunc_ln433_reg_754[4]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [5]),
        .Q(trunc_ln433_reg_754[5]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [6]),
        .Q(trunc_ln433_reg_754[6]),
        .R(1'b0));
  FDRE \trunc_ln433_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln433_reg_754_reg[7]_0 [7]),
        .Q(trunc_ln433_reg_754[7]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [0]),
        .Q(trunc_ln435_reg_743[0]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [1]),
        .Q(trunc_ln435_reg_743[1]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [2]),
        .Q(trunc_ln435_reg_743[2]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [3]),
        .Q(trunc_ln435_reg_743[3]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [4]),
        .Q(trunc_ln435_reg_743[4]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [5]),
        .Q(trunc_ln435_reg_743[5]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [6]),
        .Q(trunc_ln435_reg_743[6]),
        .R(1'b0));
  FDRE \trunc_ln435_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln435_reg_743_reg[7]_0 [7]),
        .Q(trunc_ln435_reg_743[7]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [0]),
        .Q(trunc_ln436_reg_749[0]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [1]),
        .Q(trunc_ln436_reg_749[1]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [2]),
        .Q(trunc_ln436_reg_749[2]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [3]),
        .Q(trunc_ln436_reg_749[3]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [4]),
        .Q(trunc_ln436_reg_749[4]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [5]),
        .Q(trunc_ln436_reg_749[5]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [6]),
        .Q(trunc_ln436_reg_749[6]),
        .R(1'b0));
  FDRE \trunc_ln436_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln436_reg_749_reg[7]_0 [7]),
        .Q(trunc_ln436_reg_749[7]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [0]),
        .Q(trunc_ln438_reg_765[0]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [1]),
        .Q(trunc_ln438_reg_765[1]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [2]),
        .Q(trunc_ln438_reg_765[2]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [3]),
        .Q(trunc_ln438_reg_765[3]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [4]),
        .Q(trunc_ln438_reg_765[4]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [5]),
        .Q(trunc_ln438_reg_765[5]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [6]),
        .Q(trunc_ln438_reg_765[6]),
        .R(1'b0));
  FDRE \trunc_ln438_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln438_reg_765_reg[7]_0 [7]),
        .Q(trunc_ln438_reg_765[7]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [0]),
        .Q(trunc_ln441_reg_760[0]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [1]),
        .Q(trunc_ln441_reg_760[1]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [2]),
        .Q(trunc_ln441_reg_760[2]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [3]),
        .Q(trunc_ln441_reg_760[3]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [4]),
        .Q(trunc_ln441_reg_760[4]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [5]),
        .Q(trunc_ln441_reg_760[5]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [6]),
        .Q(trunc_ln441_reg_760[6]),
        .R(1'b0));
  FDRE \trunc_ln441_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln441_reg_760_reg[7]_0 [7]),
        .Q(trunc_ln441_reg_760[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
   (CO,
    ap_done_cache,
    ap_loop_init_int,
    ap_enable_reg_pp0_iter1_reg_0,
    axi_last_reg_194,
    D,
    DI,
    S,
    icmp_ln106_fu_149_p2_carry__2_0,
    icmp_ln106_fu_149_p2_carry__2_1,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_3,
    dst_1_data_empty_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    Q,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    out,
    icmp_ln111_fu_161_p2_carry__1_0,
    icmp_ln111_1_fu_167_p2_carry_0,
    icmp_ln111_1_fu_167_p2_carry_1,
    ap_block_pp0_stage0_subdone,
    SR,
    E);
  output [0:0]CO;
  output ap_done_cache;
  output ap_loop_init_int;
  output ap_enable_reg_pp0_iter1_reg_0;
  output axi_last_reg_194;
  output [0:0]D;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_3;
  input dst_1_data_empty_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [1:0]Q;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]out;
  input [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire \axi_last_reg_194[0]_i_1_n_9 ;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln106_fu_149_p2_carry__0_n_10;
  wire icmp_ln106_fu_149_p2_carry__0_n_11;
  wire icmp_ln106_fu_149_p2_carry__0_n_12;
  wire icmp_ln106_fu_149_p2_carry__0_n_9;
  wire icmp_ln106_fu_149_p2_carry__1_n_10;
  wire icmp_ln106_fu_149_p2_carry__1_n_11;
  wire icmp_ln106_fu_149_p2_carry__1_n_12;
  wire icmp_ln106_fu_149_p2_carry__1_n_9;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  wire icmp_ln106_fu_149_p2_carry__2_n_10;
  wire icmp_ln106_fu_149_p2_carry__2_n_11;
  wire icmp_ln106_fu_149_p2_carry__2_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_10;
  wire icmp_ln106_fu_149_p2_carry_n_11;
  wire icmp_ln106_fu_149_p2_carry_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_9;
  wire icmp_ln111_1_fu_167_p2;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  wire icmp_ln111_1_fu_167_p2_carry_i_1_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_2_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_3_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_4_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_n_10;
  wire icmp_ln111_1_fu_167_p2_carry_n_11;
  wire icmp_ln111_1_fu_167_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2;
  wire icmp_ln111_fu_161_p2_carry__0_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_4_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_n_10;
  wire icmp_ln111_fu_161_p2_carry__0_n_11;
  wire icmp_ln111_fu_161_p2_carry__0_n_12;
  wire icmp_ln111_fu_161_p2_carry__0_n_9;
  wire [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  wire icmp_ln111_fu_161_p2_carry__1_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_n_11;
  wire icmp_ln111_fu_161_p2_carry__1_n_12;
  wire icmp_ln111_fu_161_p2_carry_i_5_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_6_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_7_n_9;
  wire icmp_ln111_fu_161_p2_carry_i_8_n_9;
  wire icmp_ln111_fu_161_p2_carry_n_10;
  wire icmp_ln111_fu_161_p2_carry_n_11;
  wire icmp_ln111_fu_161_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_9;
  wire [11:0]j_2_fu_155_p2;
  wire \j_fu_72_reg_n_9_[0] ;
  wire \j_fu_72_reg_n_9_[10] ;
  wire \j_fu_72_reg_n_9_[11] ;
  wire \j_fu_72_reg_n_9_[1] ;
  wire \j_fu_72_reg_n_9_[2] ;
  wire \j_fu_72_reg_n_9_[3] ;
  wire \j_fu_72_reg_n_9_[4] ;
  wire \j_fu_72_reg_n_9_[5] ;
  wire \j_fu_72_reg_n_9_[6] ;
  wire \j_fu_72_reg_n_9_[7] ;
  wire \j_fu_72_reg_n_9_[8] ;
  wire \j_fu_72_reg_n_9_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_3),
        .I4(dst_1_data_empty_n),
        .I5(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \axi_last_reg_194[0]_i_1 
       (.I0(icmp_ln111_1_fu_167_p2),
        .I1(icmp_ln111_fu_161_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(axi_last_reg_194),
        .O(\axi_last_reg_194[0]_i_1_n_9 ));
  FDRE \axi_last_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_194[0]_i_1_n_9 ),
        .Q(axi_last_reg_194),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\ap_CS_fsm_reg[1] (ap_enable_reg_pp0_iter1_reg_0),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(j_2_fu_155_p2),
        .icmp_ln111_fu_161_p2_carry(icmp_ln111_fu_161_p2_carry__1_0[11:0]),
        .icmp_ln111_fu_161_p2_carry_0(icmp_ln111_fu_161_p2_carry_i_8_n_9),
        .icmp_ln111_fu_161_p2_carry_1(icmp_ln111_fu_161_p2_carry_i_7_n_9),
        .icmp_ln111_fu_161_p2_carry_2(icmp_ln111_fu_161_p2_carry_i_6_n_9),
        .icmp_ln111_fu_161_p2_carry_3(icmp_ln111_fu_161_p2_carry_i_5_n_9),
        .\j_fu_72_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\j_fu_72_reg[11] ({\j_fu_72_reg_n_9_[11] ,\j_fu_72_reg_n_9_[10] ,\j_fu_72_reg_n_9_[9] ,\j_fu_72_reg_n_9_[8] ,\j_fu_72_reg_n_9_[7] ,\j_fu_72_reg_n_9_[6] ,\j_fu_72_reg_n_9_[5] ,\j_fu_72_reg_n_9_[4] ,\j_fu_72_reg_n_9_[3] ,\j_fu_72_reg_n_9_[2] ,\j_fu_72_reg_n_9_[1] ,\j_fu_72_reg_n_9_[0] }),
        .out(out),
        .\sub_reg_164_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln106_fu_149_p2_carry_n_9,icmp_ln106_fu_149_p2_carry_n_10,icmp_ln106_fu_149_p2_carry_n_11,icmp_ln106_fu_149_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__0
       (.CI(icmp_ln106_fu_149_p2_carry_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__0_n_9,icmp_ln106_fu_149_p2_carry__0_n_10,icmp_ln106_fu_149_p2_carry__0_n_11,icmp_ln106_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .O(NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__1
       (.CI(icmp_ln106_fu_149_p2_carry__0_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__1_n_9,icmp_ln106_fu_149_p2_carry__1_n_10,icmp_ln106_fu_149_p2_carry__1_n_11,icmp_ln106_fu_149_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln106_fu_149_p2_carry__2_0),
        .O(NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln106_fu_149_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__2
       (.CI(icmp_ln106_fu_149_p2_carry__1_n_9),
        .CO({CO,icmp_ln106_fu_149_p2_carry__2_n_10,icmp_ln106_fu_149_p2_carry__2_n_11,icmp_ln106_fu_149_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(ap_enable_reg_pp0_iter1_reg_1),
        .O(NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_enable_reg_pp0_iter1_reg_2));
  CARRY4 icmp_ln111_1_fu_167_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_1_fu_167_p2,icmp_ln111_1_fu_167_p2_carry_n_10,icmp_ln111_1_fu_167_p2_carry_n_11,icmp_ln111_1_fu_167_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_1_fu_167_p2_carry_i_1_n_9,icmp_ln111_1_fu_167_p2_carry_i_2_n_9,icmp_ln111_1_fu_167_p2_carry_i_3_n_9,icmp_ln111_1_fu_167_p2_carry_i_4_n_9}));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_1
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[11]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[10]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[9]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[9]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[10]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[11]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_2
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[8]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[7]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[6]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[6]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[7]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[8]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_3
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[5]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[4]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[3]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[3]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[4]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[5]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_1_fu_167_p2_carry_i_4
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[2]),
        .I1(icmp_ln111_1_fu_167_p2_carry_0[1]),
        .I2(icmp_ln111_1_fu_167_p2_carry_1[0]),
        .I3(icmp_ln111_1_fu_167_p2_carry_0[0]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[1]),
        .I5(icmp_ln111_1_fu_167_p2_carry_1[2]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_fu_161_p2_carry_n_9,icmp_ln111_fu_161_p2_carry_n_10,icmp_ln111_fu_161_p2_carry_n_11,icmp_ln111_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  CARRY4 icmp_ln111_fu_161_p2_carry__0
       (.CI(icmp_ln111_fu_161_p2_carry_n_9),
        .CO({icmp_ln111_fu_161_p2_carry__0_n_9,icmp_ln111_fu_161_p2_carry__0_n_10,icmp_ln111_fu_161_p2_carry__0_n_11,icmp_ln111_fu_161_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_fu_161_p2_carry__0_i_1_n_9,icmp_ln111_fu_161_p2_carry__0_i_2_n_9,icmp_ln111_fu_161_p2_carry__0_i_3_n_9,icmp_ln111_fu_161_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[22]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[23]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[21]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[19]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[20]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[18]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[16]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[17]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[15]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_4
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[13]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[14]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[12]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry__1
       (.CI(icmp_ln111_fu_161_p2_carry__0_n_9),
        .CO({NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED[3],icmp_ln111_fu_161_p2,icmp_ln111_fu_161_p2_carry__1_n_11,icmp_ln111_fu_161_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln111_fu_161_p2_carry__1_i_1_n_9,icmp_ln111_fu_161_p2_carry__1_i_2_n_9,icmp_ln111_fu_161_p2_carry__1_i_3_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln111_fu_161_p2_carry__1_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[30]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[31]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[29]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[28]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[27]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[25]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[26]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[24]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_fu_161_p2_carry_i_5
       (.I0(\j_fu_72_reg_n_9_[11] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[10]),
        .I2(\j_fu_72_reg_n_9_[9] ),
        .I3(icmp_ln111_fu_161_p2_carry__1_0[9]),
        .I4(\j_fu_72_reg_n_9_[10] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[11]),
        .O(icmp_ln111_fu_161_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln111_fu_161_p2_carry_i_6
       (.I0(\j_fu_72_reg_n_9_[8] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[7]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[6]),
        .I3(\j_fu_72_reg_n_9_[7] ),
        .I4(\j_fu_72_reg_n_9_[6] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[8]),
        .O(icmp_ln111_fu_161_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln111_fu_161_p2_carry_i_7
       (.I0(\j_fu_72_reg_n_9_[5] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[4]),
        .I2(\j_fu_72_reg_n_9_[3] ),
        .I3(icmp_ln111_fu_161_p2_carry__1_0[3]),
        .I4(\j_fu_72_reg_n_9_[4] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[5]),
        .O(icmp_ln111_fu_161_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln111_fu_161_p2_carry_i_8
       (.I0(\j_fu_72_reg_n_9_[2] ),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[1]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[0]),
        .I3(\j_fu_72_reg_n_9_[1] ),
        .I4(\j_fu_72_reg_n_9_[0] ),
        .I5(icmp_ln111_fu_161_p2_carry__1_0[2]),
        .O(icmp_ln111_fu_161_p2_carry_i_8_n_9));
  FDRE \j_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[0]),
        .Q(\j_fu_72_reg_n_9_[0] ),
        .R(SR));
  FDRE \j_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[10]),
        .Q(\j_fu_72_reg_n_9_[10] ),
        .R(SR));
  FDRE \j_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[11]),
        .Q(\j_fu_72_reg_n_9_[11] ),
        .R(SR));
  FDRE \j_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[1]),
        .Q(\j_fu_72_reg_n_9_[1] ),
        .R(SR));
  FDRE \j_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[2]),
        .Q(\j_fu_72_reg_n_9_[2] ),
        .R(SR));
  FDRE \j_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[3]),
        .Q(\j_fu_72_reg_n_9_[3] ),
        .R(SR));
  FDRE \j_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[4]),
        .Q(\j_fu_72_reg_n_9_[4] ),
        .R(SR));
  FDRE \j_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[5]),
        .Q(\j_fu_72_reg_n_9_[5] ),
        .R(SR));
  FDRE \j_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[6]),
        .Q(\j_fu_72_reg_n_9_[6] ),
        .R(SR));
  FDRE \j_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[7]),
        .Q(\j_fu_72_reg_n_9_[7] ),
        .R(SR));
  FDRE \j_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[8]),
        .Q(\j_fu_72_reg_n_9_[8] ),
        .R(SR));
  FDRE \j_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_155_p2[9]),
        .Q(\j_fu_72_reg_n_9_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xfMat2axis_8_0_2160_3840_1_s
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0] ,
    ap_enable_reg_pp0_iter1,
    Q,
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
    xfMat2axis_8_0_2160_3840_1_U0_ap_done,
    \i_fu_62_reg[11]_0 ,
    img_out_TLAST,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    mOutPtr17_out_0,
    mOutPtr0_1,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    DI,
    S,
    icmp_ln106_fu_149_p2_carry__2,
    icmp_ln106_fu_149_p2_carry__2_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    dst_1_data_empty_n,
    img_out_TREADY,
    dst_1_rows_channel_empty_n,
    dst_1_cols_channel_empty_n,
    CO,
    out,
    \ap_CS_fsm_reg[3]_i_12_0 ,
    \ap_CS_fsm_reg[3]_i_3 ,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    \mOutPtr_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_2 ,
    push_2,
    D,
    \sub13_reg_169_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[7] ,
    sel);
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0] ;
  output ap_enable_reg_pp0_iter1;
  output [2:0]Q;
  output xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  output xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  output [0:0]\i_fu_62_reg[11]_0 ;
  output [0:0]img_out_TLAST;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  output mOutPtr17_out_0;
  output mOutPtr0_1;
  output [7:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln106_fu_149_p2_carry__2;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input dst_1_data_empty_n;
  input img_out_TREADY;
  input dst_1_rows_channel_empty_n;
  input dst_1_cols_channel_empty_n;
  input [0:0]CO;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input push_2;
  input [31:0]D;
  input [11:0]\sub13_reg_169_reg[11]_0 ;
  input [7:0]\B_V_data_1_payload_B_reg[7] ;
  input sel;

  wire [7:0]\B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[3]_i_24_n_9 ;
  wire \ap_CS_fsm[3]_i_25_n_9 ;
  wire \ap_CS_fsm[3]_i_28_n_9 ;
  wire \ap_CS_fsm[3]_i_29_n_9 ;
  wire \ap_CS_fsm[3]_i_30_n_9 ;
  wire \ap_CS_fsm[3]_i_31_n_9 ;
  wire \ap_CS_fsm[3]_i_32_n_9 ;
  wire \ap_CS_fsm[3]_i_33_n_9 ;
  wire \ap_CS_fsm[3]_i_34_n_9 ;
  wire \ap_CS_fsm[3]_i_35_n_9 ;
  wire \ap_CS_fsm[3]_i_36_n_9 ;
  wire \ap_CS_fsm[3]_i_37_n_9 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_12 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_194;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_9 ;
  wire [11:0]i_fu_62_reg;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_15 ;
  wire \i_fu_62_reg[0]_i_2_n_16 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire [0:0]\i_fu_62_reg[11]_0 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_15 ;
  wire \i_fu_62_reg[4]_i_1_n_16 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_15 ;
  wire \i_fu_62_reg[8]_i_1_n_16 ;
  wire icmp_ln106_fu_149_p2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire j_fu_72;
  wire mOutPtr0;
  wire mOutPtr0_1;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire [11:0]out;
  wire push;
  wire push_2;
  wire regslice_both_img_out_V_data_V_U_n_11;
  wire regslice_both_img_out_V_data_V_U_n_13;
  wire regslice_both_img_out_V_data_V_U_n_15;
  wire regslice_both_img_out_V_data_V_U_n_17;
  wire regslice_both_img_out_V_data_V_U_n_18;
  wire regslice_both_img_out_V_data_V_U_n_23;
  wire regslice_both_img_out_V_data_V_U_n_24;
  wire sel;
  wire [11:0]sub13_reg_169;
  wire [11:0]\sub13_reg_169_reg[11]_0 ;
  wire [31:0]sub_reg_164;
  wire xfMat2axis_8_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(i_fu_62_reg[11]),
        .I1(i_fu_62_reg[10]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(i_fu_62_reg[9]),
        .I1(i_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(i_fu_62_reg[11]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I2(i_fu_62_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_28_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(i_fu_62_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I2(i_fu_62_reg[8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_29_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(i_fu_62_reg[7]),
        .I1(i_fu_62_reg[6]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_30_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[4]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_31_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_32_n_9 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_33_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(i_fu_62_reg[7]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I2(i_fu_62_reg[6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_34_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(i_fu_62_reg[5]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I2(i_fu_62_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_35_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(i_fu_62_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I2(i_fu_62_reg[2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_36_n_9 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(i_fu_62_reg[1]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I2(i_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_37_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_12 
       (.CI(\ap_CS_fsm_reg[3]_i_21_n_9 ),
        .CO({\i_fu_62_reg[11]_0 ,\ap_CS_fsm_reg[3]_i_12_n_10 ,\ap_CS_fsm_reg[3]_i_12_n_11 ,\ap_CS_fsm_reg[3]_i_12_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm_reg[3]_i_3 ,\ap_CS_fsm[3]_i_24_n_9 ,\ap_CS_fsm[3]_i_25_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[3]_i_3_0 ,\ap_CS_fsm[3]_i_28_n_9 ,\ap_CS_fsm[3]_i_29_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_21_n_9 ,\ap_CS_fsm_reg[3]_i_21_n_10 ,\ap_CS_fsm_reg[3]_i_21_n_11 ,\ap_CS_fsm_reg[3]_i_21_n_12 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_30_n_9 ,\ap_CS_fsm[3]_i_31_n_9 ,\ap_CS_fsm[3]_i_32_n_9 ,\ap_CS_fsm[3]_i_33_n_9 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_9 ,\ap_CS_fsm[3]_i_35_n_9 ,\ap_CS_fsm[3]_i_36_n_9 ,\ap_CS_fsm[3]_i_37_n_9 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln106_fu_149_p2),
        .D(ap_NS_fsm[1]),
        .DI(DI),
        .E(j_fu_72),
        .Q({Q[2],Q[0]}),
        .S(S),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_17),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_img_out_V_data_V_U_n_23),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_3(regslice_both_img_out_V_data_V_U_n_18),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln106_fu_149_p2_carry__2_0(icmp_ln106_fu_149_p2_carry__2),
        .icmp_ln106_fu_149_p2_carry__2_1(icmp_ln106_fu_149_p2_carry__2_0),
        .icmp_ln111_1_fu_167_p2_carry_0(i_1_reg_174),
        .icmp_ln111_1_fu_167_p2_carry_1(sub13_reg_169),
        .icmp_ln111_fu_161_p2_carry__1_0(sub_reg_164),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_img_out_V_data_V_U_n_24),
        .Q(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(i_fu_62_reg[0]),
        .O(\i_fu_62[0]_i_3_n_9 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_16 ),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 ,\i_fu_62_reg[0]_i_2_n_15 ,\i_fu_62_reg[0]_i_2_n_16 }),
        .S({i_fu_62_reg[3:1],\i_fu_62[0]_i_3_n_9 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(i_fu_62_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(i_fu_62_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_15 ),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_16 ),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_9 ),
        .CO({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 ,\i_fu_62_reg[4]_i_1_n_15 ,\i_fu_62_reg[4]_i_1_n_16 }),
        .S(i_fu_62_reg[7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_15 ),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(i_fu_62_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(i_fu_62_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_16 ),
        .Q(i_fu_62_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 ,\i_fu_62_reg[8]_i_1_n_15 ,\i_fu_62_reg[8]_i_1_n_16 }),
        .S(i_fu_62_reg[11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_15 ),
        .Q(i_fu_62_reg[9]),
        .R(ap_NS_fsm12_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both__parameterized2 regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (\B_V_data_1_payload_B_reg[7] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (img_out_TREADY_int_regslice),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_img_out_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[1]_2 (ap_enable_reg_pp0_iter1),
        .CO(icmp_ln106_fu_149_p2),
        .D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .E(j_fu_72),
        .Q({ap_CS_fsm_state4,Q}),
        .SR(regslice_both_img_out_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_24),
        .\ap_CS_fsm_reg[2] (regslice_both_img_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_img_out_V_data_V_U_n_18),
        .\ap_CS_fsm_reg[2]_1 (CO),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_out_V_data_V_U_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(regslice_both_img_out_V_data_V_U_n_23),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .mOutPtr0(mOutPtr0),
        .mOutPtr0_1(mOutPtr0_1),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr17_out_0(mOutPtr17_out_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .push(push),
        .push_2(push_2),
        .xfMat2axis_8_0_2160_3840_1_U0_ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(ap_enable_reg_pp0_iter1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_11),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [0]),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(Q[0]),
        .I1(dst_1_cols_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sobel_design_sobel_accel_0_0,sobel_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobel_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [23:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [2:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [2:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TUSER" *) input [0:0]img_inp_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TID" *) input [0:0]img_inp_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [7:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [0:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [0:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TDEST(1'b0),
        .img_inp_TID(1'b0),
        .img_inp_TKEEP({1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0}),
        .img_inp_TUSER(1'b0),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
TRJHMIB4AkDq6afV0FgqMKa7rYrZjz1Np3NilSZxQEtbRGGDLna20QkUZ3P142a79skN5holKMsQ
aAGpAnyAUm1pJ3TlsVk9Vq4NHlnoLVQ1m7tWnohAi8FonbUgpVMfIdwGe4sDP+OEIebzq3dx4nLv
STaPRCPLPyZ5z8IhD3tS1oeo9sBcCastfKoDcXCv18y5U6qn0Fjio25EUGpAze4l7gelNVrCMg50
Y8ycJ/neFMlVm2TIXsKDd6Thtvb+CU4rwrPBUuHntLU16KNbQ7TecQSAIQRy5TJ6troxG8TcU/iT
d34BMsLgmZirHjloDXchvMQ+k2YNlgbhn8G/YA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DZDiLa3eFiENqM6QqtVAcBkB2/fnXgf2KS8brPN74MdDerLm5uXSOEy+UnxqH0jAEYcXbx8FNuIQ
+2SNGL7v0wESW1MXDtH8F/a5cWnklBgfM/wLXfJJQh+K1Dgrn00QOSN5gNDwQ4R0fLNvxoO2gPvn
O5Rejigsus1Zq5Jxe6sci6v1lmlZGgphnz5N3ecatT96SdoQUv2njucM4FdLzKlyFRR5hcQ+oydC
ALduI/f+KXKuN9fa58IinieGh5m7zdiHop5ioydfTY+KP5TGGp4CeAEP0/Q51zj539dclWD17i2F
tnCtUAMhoZkrtSamwKWgtTiyGbtZObYlN/AL9g==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 106336)
`pragma protect data_block
e0YGBTt1sdJvsqlxySZaNjR3kB+McvKbUACqCQC2EquSfrSf3igSz+tkUrTOE4Rlwsur/0ZaCI0K
oOFWabHiPGUSkxO7Z7GWmXid4j4sy/2ylaU3dVWWohaILEnu4t9jZXHcQOthhA3vWhpE9KkDDQQ7
MlK/IcAM+4R5+R/RFMjk0zqaS0QHCCah3siZb+k0CPxo2f117OsBLV3aFPzgB7hQzxTyRnFA2aAj
8ll8gpVHnvlxK2Z9+7yhEOyof9GHmONc9IQo4G5m8oIYGws2eqwjP3kIUwcTkEygK0zaxJrE0W+4
3GIApjWCJs6elGV9pzingcDWxVIxT3K9KcZ2f3ZADWM4WuVEhq3rCur3atvEbrYooyWAo7Bb1Hmw
9riV/rPyUUlMZ9dZJgBYDMlBgJdYzIZUbx2L7nK4TsrqQNO71USLvBtjg3j/+DWmrDvyYMStcN9X
tDl/JruyUMULXfdTkdkPVx5Vyou6bCuc7t2ehr4lotMsDCHHlkqQzgIbreDVm/chkmzWDZxqZ8wX
N9iap/6hA6WKz0GLwuavBbKodTyEZkh23PYLDcXy2ZBX+yMgZ52ypTjOVFGofi21w30JTVerC+eD
jVR1xVnnBIt36aO4YKTv+AjSKAs0Q/IPWlt86xsMW0JMvPEInCjxUnGfUMb2obbEfknPTenfbijc
EIJBBKkAGrxWg54FwlPe9wJCxSUav/nZsddQVQd2SitJ8vrW2lYz5Z+vmgl92dcXQzQXiHlCIOvg
0jULiAkyTE+7PbgTLqqf3kysxhjInuslljGAKfpB+omdEaKyp/PzJQZd65qzAby58J1oPc3flmJr
LivzgmgXHzPDfarXia45u3rb1IOzBEYzfJCaUXKxPBacQGdK1AsN37xBLuKIZ5fwd62zIuRB9Y3C
gOR+OssVYaxsyJZUTm/Obu2Ff0aoImRnfnPhTkTQbXQMRQ2O2TCI6SQyxbWA2IzQeEaOSA3O8Axl
ZPY/+Zp6ajxYqvwKBUIKopwr6CJV805WJM5/O+vcqu6AQbNQc/RkHpOUozAtdOD20Xn8StrF4/f8
5Z9mAk88wP6U9pQ91wr/g8+83iAesGXrSlYO8LkBE7O+E1ksD5yNdWNjq/s/k9f7MyDXiSVoDR/b
JKYvTwdSx0Zr/QU1QjYGIUo5PgA9DcVf3VGavLdC5n28MOHgAAgB9cewrHHBAkuDLvHT2uCHAupk
5RsmkREGOU+QAnJNMcK74R4iwr8yzAO53iBY2RiBcGhkk8Uvw1F1lj3lLKgKCkG2lWnkdufucpMg
erO9Uk+rFeihRtE5y4YYav4zJiLpT3mNTF/0eYKaDLo/X3sYbvHFPVFmCIboHqGEZQDd3a15xqnr
wg13eEw6LU5Jq+z0w6y5rEzoXoUbnxtd8IvmVoiBsEbFlwp/oaABmrgf6H66tC7WfySD9GC8JA79
w4/upTIo0nuhWruYMn+qaKeGFHsSyGhp50n6u/CNmtd3+6suF7O4IBjQV8C85A7oubaAqKrWO5uN
BwTT6Q4JB8mWQjY8w/8fl7RgnF4hpzT9lAP7fsCDpFkn9CwAKOIVv3RrOZFtLEwgNgkZlhUEwquP
GlRyTYhMXAz84fugSAMzhpXvo8YyiPRiykrPVVukxmHyY9n1ZIF6g/Kxi7vpqqKELcDX3P+gx1z2
lf2wqZVXFXkVJUZXhv4czqwV/0viNsFrloH+6iNSHOzfkU4CM4NNuLveThrX/5tZGpAUoNHfLLkT
wAVAjx6ssJVeFXoHDT5U6MbWRiX4ScF+tlHEOYUU0w5/MkF8gJMQHBvZb6tSuTybtXIyCn3HqZV7
7FWTnjwqF33v8jiWgKmQT5cMpxKg/GCNpCQrig+QRyBpLo+ABwHu5v5+nMg+yKHjlXqJAJzxnwMK
Kilr3peFisJj4WCtIrKqA0mQgJkF8MoG5xGvlM7IzxIVxlKJWkXIPHpe4ivZUf/N2PXvXwqJCDk8
QwCgfJjqMQaALR4hlzHpKdj81R2jE52mGMsMk2BAvyDpucoj/WslziOFXKZA+KhiT8lS+OftJ7vW
qoG8ESnXLTWDn+zL5FWKjyi1thSrSeaNN8AeOFEC1G0RWJdxSHacCcGXesDguQna5u9VZBzRzEyd
LsDWqcrX1bDpMr6mFqsdnufhPLAz3g2riO3Lx6UN/HcgKaqHRjuvI0pcYiHdWMJlLlGCx8z/eSP0
0in8e9/S+ON78WDdNejKaLpvXVrirpParIsGiRLazW4Jsw2rNUYs0eAbJW1oFtJNsDrVD0usQOJ6
iNFLowaFgoSunJfDBEhFvhivKf+4uNKTACePzK3UxvuLCzszucc4EyzMHlt3KMpwdh7WifErXlsU
MSJrGYpQXMZjTLFByKucRkSK6DZVkfzNLhp7ewFO//n4EDe9uUiV/c7JuThgTX4AnzEfoAO49SID
zQM6S/HwhEHPnLbkrMoTY/36QrlGK99rJokRwiamr8h6eEz9zbNoN1QNm8VL8EXCivVHIksobhmu
1cofpbHP/D2hlBM7YR/jF2+5tb4k9GSOwzjMKv2q40cY3akLPYFK2JaT1VGl40vwycZWezhvhRY0
70NODIiEhrUFyOon1HBTEQT8XCF0a8v0de2XoHM5xclChFv/PoRO/cfziVUI6F83Uxvsj36JDOp3
Ki8HD0gjN0U2kVJK1pq+9NtKEx5xJefXcCndDtIFekUpmewR1wQ81D0Ok9GG/KplqlLfCSbG5olN
QFm+XerQQCmfmB3dKG6TUWaGjNjdx0sbYbGdr4R4lWyqQILJAG/ivsqRXSbRJ8SokMlZ3EGx/2DI
L6Ym6szSYhg0nP/kzSx5STsILOv968B1D813H0OM0JpnHWin2bcqyFexHzhsQdGfufj75u70T+GK
c6BohfCcV2dSuymIEjoo74KifkT3Igd3tFtu2qoNolfWe26Ro3a1d7Cxgte7zii6BhrKMk9yBB4x
hGUCK/ECsJqnmSrqofY81y6uTHd4vB7Lds94JJwjbojlH4crdHyX6bsZSs6sKoU6FoKD6kEix9FF
sJBS0nxOYxThf4UiihculGlWQmAzTf2QeaMPta3c3EhXnHsctL6fgScbIu2iLyCz7W6gEYZrtlr/
sium2usOtc0LGDYBZOExgmleE6fpVy2cuTFgCkiXXs1R8zhmKBxT57FJOlg8ZFtjYS2aCPft3rCa
6q5OQHej1QOKVI0xVWyi72zDTj/RyQFsSiNzVWCXJ+snxwP/SqoGCcEjw58T4Ygs8cvYZR/ME76o
1bF5GIuAKKeUy15+jbbv11384oPzN7ol0Y+4anZ2t/Nph16s5DauYnknuRrWg902ubvqN2F2L1aY
Tf1m84HLwC8j0AoK068+ah+42Z/lNRPaAIns6dzbhCjI2YRJxH0t0EktlYz0IUp0LClSH34rLijA
4IW6mOm1eM/LA3TZeiXY4EfOrIOhLPizy50SkRuQnvbfY5NoRR+DzUBWctGmTWg18K8ODs6kb4qN
8UMB/BBO/el4IfuKd4oSWWviMGXCFwfmJ+sxM6Ncc6moGbXyTR+1NFGF4Dg4ctZIAKJL+HqZz4+1
tYztuldS4CEuR1+AyRyTAOBArKDBeaDJflaJhH9uP1VbdvByrqUG0wZsuIUuOczFT84/xUKLHFgL
6RjS5JBquSxdPfCk1LHOgHW6Ea87s/rDhBK0+BBJcQSTSl/GNwmSKsSiR7jVTyDJ3+ImKWB8wcdV
FqMGKkmIVNxDk5/+8ecGx5on8h/LT7/I511NBC/Sg/i8BNRWTnasMZ5lJ5phpPSTWt/gCmHjHmUV
SL0YXzVAISq8JoMlvlR7ADZ/6PlbameJTwV8Z7N/b6PwsLaVvPlf6mxLwH3+Cv4bGM+nS01J/T0U
aYRjHt2XRpmd+C/cVeUkZihCkThNIxO7waayq/U6D52J5P4zXPFPNIdXXxdS9VbYKgIi31jZOzFt
9a2yy2ne9sGdDRolo9QOw5GLUB0wiFO/tV3VMicAgU24UPkryysx/e660UHOiurV/w81mdEPU5ap
kfTKcWMrVNYIh9bePMcevNH+jQywqjFXt+sz/c2R3KrrS7XhT0t5//C6XVHluDjQEXGcssaKqHiR
En6RurFiuEAQoZ05XlU4r/2HMnxDLhwydQgkF1I1COZEfz06mcALdlTQqFKEuAYMUAAjWYLVKz/B
VKgKcR8ETzMd/VYDeTfmH9RBiQQY5bRM0Huvi+Dum45MJ5P8eaqqFhBYMdbPtDJq/5QZU940Dza+
Fs8ehlHFwi19kh69RADMEAuLA27iyVqd96TgkgluyvxXyAZyqMdYMnujb/LfP+VUVFnUdgtFNgnZ
ShUN4FKm07jbSlRYLtmJ338RAVZ5opKJgCyKPakzAK90B/uEVx/tQpUXf9cZAvpz9414ulKxKsSW
B2oy9vBTf0qdrAMGHqHnFm6CJimfcpzFEwE5Weg//ELDRst0a1b+ke9lLXzo5gDxSnXBK7HM0rKm
Zx4vGiBZJiKaQPc+iYzWPfBjCcZM9Oe/fs2QxSOowDx2FB7exb44E8KQQ/c3AWPoWTdVQFPmRw3b
n1M5MntmTTgqc4eR9MCigRgOouVjR+g6yHXDAo4vZs+ag+Mm7uDG2MrRFRO9UdUA5ks1po4D2xtP
zzdmJYEOTWO3hWPcAWI4xp/amBtTPYi4DA7XkUZBlTjW08FkZdtLu5hzHu3Kp6tKV8PWS9nPXG79
rzN0wObsMUVrbi5EnSL1VNZq06rfnaHZ2UXU+N0bTZTgryXj+zR6nVpFk4LFmIFsxLtKQicL9Osi
chk/LkL/ao5hgXgdOWWxzqlzSUoP31GGPg/+bckRq5Lk13Rha9HNScIKm0pTkFivJo7YyvEhCn0V
uTL+HZ9GipL3FTGJ7HytjfyJWD6RswY9qeDZ8Ymk1NHss93pF8T9Ma6v/wnJy5E7NwfHW+JFTolC
WE6S0Ze8o9sxY18Lo4zgssd0n4K1c1ngaSvWvddf09ThWDu7pQ6bbgcY9s9KCrfBGAjFfT4dy/h4
1ORFp9AyxQT8Qt1ZDWm6hanAI+TAIsxQATiLtFwRXVULPKDkwrHRm+G7B0PK0U68kc5Gguw5wImc
HUfXvvaEyHnlZ1BKPmDxQ3QR9L81yqnsiS2+hhiKuNNIZVJBNEPVO1NNYiV4H8RihMYPvX3B6ODG
+K7qQq/SM4qrmapVi4T9ignJUfaUumA1mknxQ1RTrvQVrykdRnxdvJhUmiFlcvSpSnbqZeq1RmMR
2aaR3doBFXJwwNkEjfi2PIJVEJADDF2B7YLXSfhBy81gUFun1rAUj/p9VfMzlAe+ugN4nncYCvvS
jM4axE/LZjTPNWEN152H5sCFxD2EJltYTYvpAfFyizmY+iSP1WL2cDy2f7QhsEtpIo5yNQcZRBgU
KMkkddaFCHW3S0SN+Cd14VgnXKKEdJeUa8pJ03C5O7RGy8OXvwVxScWGpbBtDe4oPl1TKVoepimU
pLN2l0I6db6Jqg4j1r+9jsUpheWvExkWzlUGf16oY/l/JfsgQZXK+iCbVlkOLno2gOuUJdfD8HO3
jCUkHjsfNbkoaGP5FqiA5m9kPRUbkfWzdXDdizbC8dQb3/EAoWk6f4wgQ1GW1BUmK/ka3tipYrSN
EpvrGXA1ZbGJuSfJQtbTzePjZrjGxMMH7BqdxZF7ryVDvShKuxDJDrqwVANNouYz8udigLAQobal
rWQnLu9LtQJOUJJo/54ksKBTcOklkqxMrxs7NKikFD5kOVzz5iQzD8zbUiWbwtwNJAo90t3CBSFN
kevcH81CKrDAXtuafaptEaLQ/CNsJk61LdDe0jTC33WuZQsNcA3M7Z+EduojyxpUTYXdjPw3TmN9
HqajVGIxas2Wl3qODMGtlXuDoXST78rtm34rUvYUYjf5u9wD86RbHGaURdQVXX/RhJoFjhFickNd
RuQQNWb0WS/b7yi1fvHFBOyBkIwnB26HZ4ZhToMUSdbeYz6KFBEx3zIxMvFaimP7KzvDhIiFikoF
rfOotbVoSg3rGbJ4/0ahERFYLpomlisUFpz42pynD/Ja4TJkEHnzxwkIOF6d200A5WPGe7hEpt4r
hqxDbL4Bv2Qh9y9ygCvFdXVripHDtaFBqTRf1iFaOGMm2QRRDfvfts7kQ3aFQ1jMWyMfC+we9/Sa
b9Dr015ItMuZ/z5HK7tNDx+d686b86+D9tADJqurzaOOiZkx0AEaObNFpNBjy0Udf8KZoNLr6hMS
xliW2UkF27w9XlOUPlhyZP7FJIC0ILRmSYEQdxnjS2nztgIvAfVlz6184TphcKZa+O9T201Ljfki
Tb+wklRk10gnfQim7WWGynqvAhqnFuTW2pktsHD78q0PAiCQuOKhMeOLc/osDPSgeVjYGQCJbNOO
0umfx/BDw0bddAtqA/6JCp6YA3Ehd+iIBd1c7jP8qs24XgmGviniA8+dK1220cKjosFbsPNYKz2i
Q8O4E+bnJsl9XQTLBj09hAtNL53rlemagZmdERKybyI+AESHZaCD1vli0V+Sre8VpxqYFenZMyAZ
9r7Ap3DSGi6VlLdD4UmcrwXWCtlJ85vByNfU64paF2iWjF6aQJQXzEi0mT6O3UmhLhC+J8NwCG5w
R1+1sHAOwQYokIgUWjFDW46N77/UbB1zVsWRPVCBgQX7aFNSO3VJqvoJgfiBeOJ40ginyT3psMcU
ctl4g/Of7x0Ty6k/PlQx76q+ZTe8t7X9pG8eKS0IOwNpcIbNsd41C6Z1XirKfmRxd8h7XajHwZjq
cz0FGBkTGdz2DBy23o8bBJkNugUHajUEdaGtxFaEvyqbKaPWKmq3vBKXIB2HR70e1qyzgcu6Y6z6
UFGiyzzyVPnE+A9LLamgPioggVu5zwR16gUEwNgvTvZ1/TIJWG9pk3m2k05W5H3fWT4WVKnfjxvq
Nex1roR8TkwZ+SmmQ4gmzWjKeQ0KdmOqzAuzVXA8UukR5iVrCWuRw8eaWc6AER+xtRJ8Vc/CxXtI
1pPGbJU9Lzi7JoJm+i3ZK4NoyUNkyPDMEkLCOOnx7RBuBVcqSJBZNoFp/JeHmlpHA9/xLCSliCgi
gyNPoELuMmgMvbzBNxqwZIF1w9lEYJ1kCIqCWpuPZbfsYmZHteT4+XUxqjDTmEL8ryfhQ5KBC3oY
j066zoq7Wm6gWW2ZWPMPL6alHNQYJwPRhLrYD902/FdFbXebtJapIDxjcuI2JM3PBVZIe0zfJPDo
tJr7V1GJJovYXSI+xetMi+5QtAPTtMMMqLlgGBXHzOtJZwF6TxLOYhOhAzwPkpr+b1vWtG/e3NVo
BOaOr4N5TmODa7kmhwjPIL19WFFaDUt+ekQKcPhbhwJxi+MXOXETqzZ7NP5Pj4TH7cu08n/A053n
uKn/le87UXrSQDCc0MjEi02mY2JggQENLpfQH6gj+aXKm51Tw7k+5wuVFYaF8BBvYNxaMf6JsVD1
M8rRq3/z+XK5fEBAqvdpjwpCPu0Y6etlOo+oNpdM67tEBYsVnKSzCSaT2+Y0yT1ZAvENjQ6Xn4PP
yYIkRIPBg4QNHAF9iu+jdqtJn9+OaCYNrihFwOZo2l1yxaWMMjgdOxPtrhp0kxbkAy2IkyJWcUBZ
zEjZ5FHi9LkHDCck+Q3K/70BhTZBc/3+TumY5degma/NLge3BQwgyqo2gMwjrYFNdzc7/bl2Rrx9
SsAEnAr/BSmXlUuPKZjSVOwcd0HVJJEr0fuTTFdTeLa8+dClb/KXYGzZiwI8hpIuzjEoolWf2GG1
g+rpMMqwc7AMUaI+KUbEL92qKnNr/q6mDUCdymB7AD26r6hBklC8yn1JtuD5rwwXZCAHAr/U+Er1
Sx80rGv9rVSq4Zdr6XjFap/lrolwhavLdFiFHa4MvmqRYsZ6kSpsgolsnvALxfyCYRVUb8Re4i6m
vUvfRl91vY9ZVE7tbvvONwnKl8Kej+GXvgDsdUbrx6P8mIfUQOVWR6wUiLM+hH7lS+gyeRieLMDm
1h3Moi9smjnIFSQMCnxba27Q10U5DxnwSPEllUQtH/feYXRx9zbBZi0m7A7SV3SX1SZnsYjAVjlI
F1gqknTOt5IX9bxRdY3v+iI4esDVMr+pqejytBrZbuQW6uQPEEVRQq6cL1THUE7ePfXagnZyCNJv
AJQcHFh+d3CG5BykfPGTzTgtuSZA3Kxn89RRlqhzr06xBLJaUnt6tBaku/gEVQilTOO2jBRqVeHd
Toj9NUeQwxMmpz0SBOrd1FKbdqTFENzMdCugoaXswchwWR53AwbjNkPuqXfcyG42q6NhggpSpUg8
VrlFsLB6fR1fx0ILQ5jm/P/VQSOvZl9vQB+VofLFkGg/XOojZhSC4JpnDkczISJ7dsv5rvzNr1vJ
nPEF7ohjIo8Mwj56re4FHjYEYWDOIHh+Dn/vIKENO9Vbuu6rde22jgrG7CpCAHJ399XEIZIYMrki
6347KwBehtXMe1S9c0MkUuFHVuMLXUHbO0g1e2+JxB0JsLT6zhinxPBednztuTAjQ1fwA64qQTwy
KNXT2Mh/QCLbdWbMdp67Te5eaGveJdeYTnX0wYsp0MdhNCRefBdLE2mMrysvwzxrzSSU7uJ+AScT
jj5Qtc8/127E/MlXWxo7Yhjka6Kv2Dd2X9NBaZK8me8OlVk1Da2XcCJH070qqrHrhubFdE1y9HVt
46m10JLvVufMin97+bJ+uaXeAWerVSlsakd4GIpB80OqGUPqqAzCDtg9PhVXhA7j1lqg3ok8ZbZ0
A4J+DqAgll/f7gRJI3e6q7X7H4mx6K++qH0eY/vYHE7ltVwgrGydZD5U7+0s7vLotAp2Ews/IvYB
TmQRNYHZCDRN5IZtJEVtWT8xmtzjSaP6o71P/RqHAs+NrHvT0rwe5GHBY+Lwg5yuNvqrA5vRTtoH
jAOy2wW7zlD8FOctpOF8cHp5026lAERaTDGLmzbnAjnbHWPvFaosggVcJFf5KEipYVcW1ZaJLz7l
JyT9Et+FMDJQDSejavWRKEzO9vYJFjuvVolIFR/HQqCSRBokovJyWmKforWvtIdv06ov3a2AwmuH
QnDqH6nhVP3bdQfpYzsq2YLLxhlhvxF4gdYQvBKjkl7YqShBzfm90fU1/8864CR1DsQifH8KGDIL
6GIOzUaRh6x29efiRru56aMdrlwFxI7A81qp/uMGaseDxtFPMyJcbCOVUql65Gj5QJyWRugF0thn
fZNmJbZR5CEGmADN7a/QmIUUfLyXhVO6yuEcPzi8py+zHtrS9NtXnOdA7er7LxdsHw0dSG2EyEI0
P3Rg8cXkMusaPuUM+AdME1UpYSXLrpk8+ZQj188ZeI86kuuxfLk2IwbaIoaW/Lz+FsI4k+KPR240
rPxukQQ0K7aFsobu1dY0Z2JbBFWHI4re7YKw3DSpFLJ/7dHOfoWSqmr6TlcBau5uv7E4lJHn9Ig8
Yo92exbtXnxJqAvfG1Cvl/PmNy+9hV49ZAH33egErH6eheBt5+9MXdomqFtCWBj3HQbOJZBG07bH
NFAzKTBD2AGd134Q0YGJ0Icu1jsI3gWAM0Qz8OT1aKGqIkh73+wC64sU8hnOWsqxZ/LRLnjx81zx
1/+587qdcYWJ4erlCUFkPcZ+tZu11pLtwFh2IcPVGj2Jv0CzLmRQm9rRpIsboQ/q+uHSkhcpFZYL
gFLq4arPg4aepN0sakOusozrB6BeI7lzYkEAoRhfHOloz5BduM91O4taVauwnXdlNgdlqI/ybKLU
/OH+1CLXOF8JCQkuXUO3IVuP10IQA65qCFz/FZaezrE/SvAKEbnhW6PtmzocOqLkhFayuGSXJHp4
x0BfJ2pwYMRJ7xDrngvb5lzkHMRguNUQcHYBcGLguQrpG8rNNSQAVln5I77+YN0WTVTvyePX/SaW
YIqyEnKLcSWQ/F/u2rJOaP4vxVjgyNL/GgmcVPrwnRXqlzfcdchOoyLo5kfxdgoSzmMJRCB5EbK5
LWdUihzHqhp4673frL11eK5vQ8ke5XBUUsIrnL7JhBSom1T1IYlDo45ymtUU+yUW0wl5xi2x544e
0NrhcluNvfsajQQAfPEy08wXoRVCIjExREpaXeM5vMeZhff243h5oPpSqPyrVkvzfktB9ljx/hFq
+aCT6Py3i0XVFbU4DoI2IunQgyigMMr2QN+B2qvS187F7nLgtL8XqejhuOrLtYBNiDzcGRc//rQd
rAnzF2iVPL7JppOQk86YYFMBolR7OaUhcu24AGtt01OU29l178uMx45poT3Lj0QM5mDmPzSevUG0
sRcBBVpKHKF8fTa1Y7Rg76NhrVaGsP+WFyDxK4plqTmECgfujDPIJb7QU8vtNLUijZkBXxP7Ur4H
E9ChhtBT9vD45+ZV8mlpa4maHH1B9JupVLQhmeMAOYFHu09IUVE48fgqWzFItuQaR3/rGcz59qC1
vmC6c1of7Cnb32DqkNXHFETTktXhqh+bSTpJH1gBKCI7oF92n9FxJD5nzJGR5H/QNKEij3TtdudT
1m67Gx4sweeHdeYyuwgxrWzMfrREGq/jt+laTHkpJnkD07HUzLfP3+4YHT2rf5i1BRLBC+LT68++
r6QVryk4tmshfQiE+H1851wVCu1ENiHR0UV5loJxkYXI3iVEsaVmZl5QKxl4qkogtiEPGeA+K5bl
DiLIJhAEG8W/0KRlUJjvOujZQJEFKZ7Hs1997Gy/523+isZ4n0BaDSD+bcHBt7+DTrAnyav9lCwX
3TMke0jG1CGmh8RjuIwQiSs5OIUKkpOeTkcHQKlvgv+Q9ZFtChMvLsHkz1/kxr6OIoJVctxGenP2
WivMunJSd0yGHZ6gDy0xgzqtznmtYY2hjUbhyzDkQXopxt9m0TahjIpFnPRAAO9gFptciB1YVIe8
e2Jg0BHaQirl3y6VPdRtIAWHaoOdOg0VDkl2n7WXEkmVkzxMkHF2+cL0bMR60eJ01Ds0OvXFg37t
JyI+Q97lJBfnJTfcHqwfKhCxMi4WX7slrsx9ykkPJdHFX2d1f7BwqZVaf48t5SXaqRZXXUNtdl4C
Wi0ECWg8SLJrZewjZeTo0O89UmXwjRtORxZzsGRHqnuq2dNOh+gSFFuvBOEoqlG9PynCOlSdlUjF
8bFuFHyActrUjq4zIbGKRge6nqi22WlQ45zaiORaygXmcIXRVqoPYQ2r//99ti6DXTcvM4TYoulf
j/cAivdGEIWe+ij7a22geY2wzddStc/PMJCeEKqoEt/XPlg6T153QEDD+dzMqy9rrJFQSoqzdN0J
uukv753TBT7dCWcq9XkaTL8iYwilEDTxQJUUMeQ+6FDlbEgxSG/8UGQd/WEWN/PcLmhnFy06KB8l
q23oa42Fr0rH19NTWdSgKgO/d3zzOm1DL47w56ycVLZF6tSLTLa5jrXG7Pu/4zH//wRmGmLudKCN
CgyIPY/ukdrf8MndPC/gS6c/gHU3zOI0Z8f0JUf7oEnVaNTXx/olnaHuMdtExqV7uOHc/eD1d7u9
02/Xiix8h8IkyYdOrOZhit58WyPnAvq/O7P9hqIYEZcCXhHgEd3lEbPx5405DWeOYvhTpCiagDaC
pS10IHP7K+bpf79ANfpUur/nZDH4lXNsVJC9e/BHwGsdcgjw2CwvNhye+glpW+pgRXXjHNOFyZO4
mP9JwxzDwfo36Gzh4TnTg/mEsa6wlm/4DLnJnl2vggTBFQVuT2YcVG+lLyVj9evn5T9K7wBaibJH
KOAHfipuPC8cebtLqwn2AmIq7XsY/6F85DCyWR78p/5KLQ+J7O45UjoANxEgtS3z9+K/pgAOmIj5
/cFs0bFMLuyPqz9aVUMIa0FEK++NV27Bx8dSIHKIFTk/s2BAm8gg6ZgLW3oF1aNzUg+TSUkGi0k2
gpeG/YUyKTqOrTBWEJncpfi5ZhIs1IST7c+EOtjxPa/PXxLJxZifgI/9MQBgaZmwIuOkKSWzIeK/
R9o1mnoqHOH//S6z9FwSgQseKVIR73y+u2DAY2pPdpR/BF+3RgD5Q1qHTzXujg3ml+GZKYRA5w5+
h6CCgxgv5mfK7FKp0IlfAPmFJ1U9H7vTAx/1jEv3opgwKJu3Xuzo9zvtZj7msTMQQe2oapSgq7nm
CQ79iuYJl7NHWNyjq0Jw1nDR/5bvMa4r30DRuPSiODRs6Ls6OUlmnlyC3WNy+wXLGCGLBV8jzPgw
pHwxy0thMpS7pXnMji//zXmoJv0GD46LYx2MOCSy9eAY53VouT0wDy8Bl6Z2omlf2nEReth60Jq4
611nGcmIJoolq/Bi5LhnHDJbQrbUp6+gM79zaHX4EudpkhNG4C14Tj4vu6D2KLp9jFL3yh5D6Sup
lTFnCnbfy3cwEA/sfs1TS6OvJ/h5SwkJ2mPkcvi/rlDpBUq8IrK/b2xs9UMIY9n5qLvwQzCGbf5P
kT7OUW1iAVMCBlQrY19BRIpGQ4t6Lx4D+SHopINc7+Rf3jGEQaTYQJflqeL5qzYNLsD78DmqAPYb
UQJmGt4rXBDZgreLL6cBSGCgMfC73rZcv1JQwBt974x0FcTAsSSBrkE1n6YZiphfUHbduoFpoqcJ
/xW7lyLiGYKT8BX39jc/330JLDV04fC93rcHTBMceiII6ujRJ3njRxAeHQrEwR8MMTY3opnlQZZT
z0kYyxrm9Fw4ICMwMCvIKpWHEhnIsBwYMn5S3Q5kGKwbVwkIVeGxTQmo0VVfqRDFoONOatRFalUk
UZsdRhIXhWjOwu5XIbr89wErA3CQgU4z53bB3v7cEUceLmnVEtYy9iqlQV9FsP3dVgpi/indwZui
OMqIdmK4+TVI0uQWhotdz3IkdXs02D5FeE2wFaZ+Z1p9zaw34j2N6YNB41ylDV5SdKRiuYqcjzZu
cWTpzyNeh3dAA07uYQE4z4sthZvilMkgAAjF77rAkXZNBKKyNJ82rRAcRYQp3bOUD+7f3MvrIq+U
Mgu4Y6SfiecikkCi7F1yYNI3ndKT/0lDN8Fgj+uve7ktZiIIdBt1MmXnXbIBenxsC6yTXyYxkPa9
lfKSFdrC/xpVYXcr9S2YI66817B7LNBUbgNj+8tcKbwAV9tfg7MerIa09ahbN9KHIsCKd5Q6Aoo2
qoaBu3ueu5F/WNruhSB9gEvXcwYn7+fmShaboGCdQpJHWF06gtbPpvmh9SPNWFwbdBVEz/QTPpcU
IzKEhcYTNFt+ATFMaBcaCMCBiXhtdEa89pJk5YP/ZEeqIjAXbfVjD37cdjBASC58+AdSVVNTFzAc
brrTkRLLT2Zc2biNA7PzM0PzIxmnRtohznpuoyxk6PFgDeQ9Zkjb87ff7tlVKh7p/izRSMrxdzna
fDDsoNDyqP6V9Vm5PFA8NxVCmtTH4kEvzeUasFNNqVc/1AsOodPFOJBSVcf/cK8zEZhyF9wAReVi
AxonO7vIEByvkUpmF0kWm4vzg6uJ3bTwbJqzyZf8754nppth1hmsGm8E5iz62s5pnt/eKfN78Em0
A1WVMJX7CTIotANhlIegnYlfv/yxSQakp8Nrapc/Q5IRAFmwDa58dLxzTfx3hXbVTRtW7zFIl/gM
gdSgQzZyA/t0qWT/d43v0NW+C1p7IH+luZTvSW6yoRj/dNSSf8q6Qu8JwIfCvNzQg+DQTIlr/OVA
iOVyfYK8C+kPA+rjl/esALPy1myALB8Xn3LHeQiB3f+mkLPCL1voeXv3QVNDvLkyWQHxvs4Gb4BF
2+WojahYZqzmjJm7F8e6RptPLSQkNFhpRm05yQiq2JQmDJhxCWI8OvgPPGh9BbH7xzFDpBYh5lN8
8XyOfR9Bnos/Jx1DQFUwZ3AwNao+g5InMHl9EnvMvy5oO96lhp/CKsKjCzfl8qd3jc9xtLNz+/rv
8Oh3m/MVmz0JbLy59/ftFNQXgEDHOiYtqmtRoujTND4EYAXK+kIYKsOTMWv+O/Q0nbrpPEEtdkZ3
zC0jTobZfLvIvipclpKRsyhxwwgSXzs8E/+c0J/UCWh6k0BLUZGvXMKjMGO/ea7bEjbTec97EggN
uiiOJtZk7zG4d2NXtMqvZjKW+r33IcK9wXZvuYCe0xioNq7/kPtXQq55fq1aw74wqIkscRRDMl8U
SdiBQdYpaCpQM5kypvSjSkq5jb6QWd+1PsMF87Kpkql31FEUIEHQZL8X7HSP4lGQvzbEGDNKdGXE
6yzWTl17xr668Bpi8cvoKTnWzLrtM2BUk/vvXD6cxLNXJ5ogTbaaeFym1z3mqAYFhldhHf9aKtef
Mr1w1bopdF2HFe5I+aGIxY9TU+N2ySHpyEcJKAV0S4Y0hONpmrhIPimyYXKseGFoIIZXyXmh4ltH
JGycDKaWTwX9MsdfJUjLwecy9iubH/xEJZbvmv3d6zgynwkAC476BTDtn0WHK17tkl4Crerk2pFj
neg1GKpt7CV58X5HoTRVp0ISLaB92+9Kz8MYnS91bigNOdXAkYYm2fk9PQuSWqeuuZ3Of+Kr9B2c
ZIZhxu/LlKOZZkwYRvFUekTG3Av31++HifUXYGj97IxCjn38jtmoa/rlzOTXWtwScmp1Bx12JjY3
aMDCD93PPddXyYEgeisV2yZIw1ygdGEO6zcGbbl0JEbju4GlL12QM3Hp4TAvyrYijhCz/Q/whkAy
N3bJcjKy8TOqsKYppebZDjV3NTwCnj0t7K8bjwlLsoan7+RXruz3hH/xaKz7faUw6MOJwIAbE/Go
Q31Oqr6+jXVjqpxQuh6YCxy0diTpPN6duFiPAunwnPG6DnMKOi4mY+o1O42FMvfY3VvQ9CMihcfI
5gJCshR7ZwHcAZILNFMu2Gkn8Q6zKB3b1I5myrTSAbz9FCjOyeR5sAfbEmJklMky/WkdZ3PbBxBB
9YkLpbbUS0qcY4j+nAjXm7lcdyqtel4FCiSGQTZtxsOX2l9o2qx6YXdqW2K5segOn7JSeonRnOmr
gnGxTQYllyoLji+sD3jafdzh0gpGhw+OrcPd7gb7v0PtHF6Oy1cuE1n90o39uUo4PV19y3v/6Tcr
DWUOhIinfG+8utsiJJAOr7J8IyfCMAj1dIwPNI11gWmiwkw9Scyd5dTNIq0pWvS2Chuytj8Ucqaf
JTzmkIQ4VrzCMx1/VrEXuhTmPyrbcEaysC6mCFDY/rjAiSmfy09YtSu/yHBfj2cLqIAbqWH609be
4REipaWFNXLsp8X/DjzPWZI52mmzNwPoUt7iny3Zxvo/IrdDhyyNZqk/HrU1sA27lfS8CVK9FtqS
GJXJiaGII5JJ+MpDMOf4y9EYMShUrInVXLSOzt1+Y2d2T3x+oCpJEXcT3AETGC/u6c17WyW7fr0a
VTscLB+vBlkPGcO3ymHOt2YIORGTxA8H6x4R36zTO0Y9qVr5u0xy8ObkFiwXtHfALFPE81TcrTp4
A6Of4UEhgsbSNXjsfd4XsHJMFAyeEzFwy9BMN3psQJ+Jae6tjhSLZGcwtUQ2Jnw0HATPa6Z4XWv3
QvExj69PAhKk1iKiBC49NuvemmSowMUHtjuPUbl5t4xLiFEDOW/j6qVhK+V2HHtN9efHUC2hZHGO
thZdPKpl/dzSfPU1zM2ye5w5OzuAPvEEH028wGkekBRIAmr29sJBbqoo3YWWrQhTXgFQ3pxiSEGr
ZRD+Bszkr1/VZBE9f91dr6hOYd43rizC+daETUdsGak7kiJyAQBlnrjxHBcOv1fV/Mwh/dbK+xe3
dWuLt65pdmOXkT7tXYZM23Ybg7Cd5s5xCHyCvPqsOa1v0t6w3z6WwUoN2xbKpdlYJQuNt279kFqn
uhaF3VWhLlcAYUc1Bt12fFbTA95V/NBK5l5NLuS9HjQUCRfgVu7nV8sTUrSBe+bwV9PDD3WA098R
Hhc3yZKuPb6udQJbCMgi4Ul0Wic/XBnQtO2DhbMV/sHYqUzD35Z2HrtFiWgApt8DASABec5+RYoY
k5f97u/nf9Yk9ydZog5MP++itUI2SNrelqdf/9xmLX4MAltnb3+R6IVRUapnFvwdr16/fYUfxGna
pL9juAiaxo3fhsOFexHrvEWTAcaPRzlaKk9WN+IiEayQ/2Lt7cjeLnz9m2SCflTbf0fCSDZapLo1
nvB+8FE1ZDIL1B1KI5IMoqgAnMJhrOTfTUAEGFVk3TTvgSUVrXR+ZtpLk86MMHdWwW8D4exUAfyy
li7Fds9QvKoEqHuBUlmGhmR+kOevCJ7uUiqbdtj1Jt3ic+94Z0agXc8hxR6g9JryYfyxx6pu/jk+
7Cq9GlHq7oLDtqBJXeAU2BqwGRutrRT0JdgeHY2df+iqtDGppRpd3yfGza5ptF8dS+uTtEHgFpbm
KIkw/eIyxj5zU/2VFfUBGP9gggZPWDkf0XLqimdFnCCF4px7/VbethoGPfa5TUhOuOrFdTTtgHtV
XlP1FORjQullDwPk/9LQ0ZpaheSAvsgjOkZdJNm4UE3Hr6QXA5ehNyrJXvEcD0Cpv3rY9nyH8UO7
EqyQzO38LUeuBGAgVYlrK+Q5z1S3ylpv7dhlFY2ph2oN4rFUqmo9KWQuuHXJ1Mk5Hz/3Dow3GmrM
41ruEsUM/gGvtVgvzTu9lHJ8D9do086FPOOJ61H5uhig8WU+B7DmumtvTSG6UgIer/wUNKlUSdcn
4Sawac17BkFW9JtyrkTYcjAss0NWQ90cqn6WluCvSli9gtn0drRX3RfPTAHxCaCRX3gcBHnh1/kk
Ies8f5Q0bt+iSPD/mvS3FQefZAtSmTvde/BNfnRpVdh0ap4yZ6UGmkVyVOJ8EopEiWnBZbvJ1eFV
1eDgACygFpOUDtTZFQV7EuEbazL/9V9sNPufl3XM5Ek0tSR2QO2TpFnoFaUlaWqSB1GwkGZaPIi+
+BcslKjrWmydE7PZY1pr3bblVnjaxfHoydndRvV6PkQtynzxffFG1jXAKFSKZrgglIrQ1tcvOjmA
/qtIU3qkF1kum0AFawp2/uDf/B0bDE/trNYVq6iZO/JM3YN97RDzKVP59K/KlKkrvK7mKKWKXjIa
4YShKPxjDvyy4j22pT3OHwew6iMGiPDjJih9aWA3fGPF2xl078L4k0jNJas7yJ5Af+QPfCoKTQdk
ualnGpROwnOyqbfYGDjPH4HpQM678RGambe7T2yLUs0P90rWKHLIdLsDxVjyjDT4fFHydl1+98FL
ai4uPU34iPQpUdrE2u1fZOkOygm95FJHWIblHAK15ZdZsw14bGKOTOBAlbXyYbiBAeTF/sOsY3Zp
vbEgQ/QGKuaSkBJJSi2r1x8noyew8Vd+QGikE5JifttdABvkgwmEu7qmPjXZPL/HmDRTp+peZYfq
u0fqcVemSWVB8dJUzdsTSY/1rfTSpt8AFONp2aZzp9viQfLWU6uDvc2air8NmSbE2ikgwvc4xK/2
+9prPvakojFy82goaOSfPDbY64Lp2gr41JnEAkqatB6A7iHm68x8oyYATJi1EG5cs96kgTsRp8Tg
49Xb1pvMQtCD8lBafshhIGCYh1AetODQNd9CYJAaYSdH3sEvjVZTecDAbCCgxRPDf0AHyIlMgsSe
QrduOdh3rp7NHeP4XrE8noIiNCD8KHbvX5F+cSrF0aK1KUk2J7IUkfgjiqDh+GLDyzugUAa+0zGU
1hfdNGcXEPZG9iPrNqTf+dt1nnV1qOPGiVaRarp+cg6M+Q4pGJAh28kwin/vGCGT4HS2kKt8x7YR
AQXzW1fyxokMTSK+RYHaX9bso9ZNENoeiInp+EZ68M/1ELRszZ5mlXUCM6dq6q1ux1vu7/LvcjVr
vVV6YOFJpqxTyz6QApwg7Eqaj1wPKtlySn9pKqRMPd4Ls4BmKtfJGTBj3Lb5WOh6O6+7I/8RE2io
D/BRpIjUw4rR30xjJqmkqyKniAeEW3ZcoPOKs4osegIccbwAiTb3VBryU/a+5JlK3UUnJWhhR5zz
jCofsfEI/QlrjPb69Hl/SsRvH7z2rYMcmQkRyf9ZcK0Gp0maOhZFVVVR6RezrfiUeAPhOjil8aYX
4sd2WyFAvP6QS0SF2DTI+iFOrsnnmFPYw3Jvb0I4QxDL3Uoxe9fA+GpfFz2z69QyjjXCMZIyTqSW
C/YsgtCG1pVV8ZyFDAqmGwjqotgdlTeIwDH9xwpbwcGdHjujdlLpHdgSe6//EZUMaYVsR45amK0G
N8ETKtUs2M5/lHPZgDP6FQrZ3xeCSBj2eJsHJM2NQWuIEzOpA/Jpt3OSm4HwO+OPlkUsbujnIjmo
5VHXA/BS1Eh9ALKoDXYaBvLts/t224s9c94KgM7Z77SqNlXOKwGlVm2GdIBZzeDsCFrPXWC+pbSa
tpY3CJ5jfL7Rl1gjhBvul+XVLYdXGhj++gXET9XUK8i51z/wGhWbuJKejQruyMJjLHcHLKLjdRUL
E7yOmTT+zQx/QTOQY85XoOgL6snA9N7jzL8GWOMNU1W19trUifGm5kMTO+j5rpulaCKJPqKiO1Lg
iyA5NEfqhmY0w+qrwaRq8gTXcjat+jUjyTe6cJEMkQ/gqOkWU1osKah+JSYxLjdUbFXpInQmRmsj
iWugG2rFIHx6wAD65c8SK3geSTiVNjflC8BLYxjKITzJ7Bjk95YdgHshKtI09J9jNqdpbURS9GSw
b3CT6pvD8SpLPpty/J7ZP40CBS63ukCJHi1TANZuMn6oZr3HsGZDDjx6RR3fkxHikZRswu8FK+TD
lmwuqOP263CmHRepR2JWU/zCJaIgc3u6lWrvLfaqixxtgQITIyCkss5X58En8765JTgf/K/ezJst
9DQmWlpR/WExgkFHhKMhjtl6IGWkmzhzTfLRBO0iioZmnb3ZaeaDgL34V5uEu0J/AtWCSbWUZiqK
rpxzduehcU+85RFsi/JgOQ5g9ZCKJDyOuRRDGc1tMaPHAbj+kJydRu1MrxfsmQJ6b2vCpzdEuy5I
rkNkhBt7i74rSzLEsPdQ6LRI2d0DXEsRFDo7GQSNM6CvayOpyHhuqTvwTAgMtliWqkSVg2J+pg3N
8gGStNvVhq5mPxu7A4VduTv16RCB1wOdfrtlxQvjhJHQpsB7n8NTzmWkaj/aPP/h4cpUXebTuf8D
XoZQZTPCpdfqVATka9zxBgF/5pdUIgGhZtv72kSWl0RE3G6ZbSiN3mPXmNI3Vc4SzLlFCyauME1/
foZVwQTpupz+n3BjHL2JInDwqL9NgVTLPVOX3u1S175rmf5k7b9fAcvJfW4PAHgIDbqEhuM6yzpo
7gbB+vqAAsUT11ktzjSeKpwlTGgp0qDlYRr2nfZ7Fs45pNIHceWTaaIfMBRJNoU6CeU9KHwzWl1f
X/XAwOwIgQ2u5RIlwY1KhjzL3soqx5eIaARcCTc594v6RBTVMCe7A3xLOmvtgychHLv778BOnVgg
PDNv7CCnJIxqUKqRbd8aboSSzQMzeD28XsPpnXh9FIgORT9EIn184+yM4Ytkz0rds9eJypn4doSy
MBVdlEyLVsybzV7odNwyUwMO31u97Hh/v/5jtoE1Y7VMW3yfaw/mCbfa4agZiNdo9J9920Wtrm4d
Nn8rU3A6aCLz6EHdnljYOi9zt9oHU1GJAYmMY9C4tev6ipmeGvnd9kquehcGIzXkDnBFXTPxWzzm
vp1BQLwFquxNnWgxAHFdiK5apK4bzIVQec4v2lNhYPC3qQ0wGCre+c0HqR3lfpA6vx5XCwXYA27D
LksfRxAqvPDm+SFWbHH1gTDVy/ASdsS7QhxREss1BMeMSY/gfYe3JSK+t+9dVn3lVxsCCezKYd3C
Bm01TIXShe5Dk4OGMEqnt5ShxljSC7jAiaHarIpR8uGZESivWpPa5D5zmtC3NbXH+YqH845kgZB3
Mr794Wq+84iTCNp0+S46Spe0gYs9MioGN85D8PrFy6PgtHfqRbu2Adpyk0iETAS3nRI1oiDaM9Ja
/wNTSPQ768ySR5IsWuqDs7AkSRi5OiPsaBdzEvwsY3FpDwqPMnunICBMRJSHPJ4IeuH6FWDT1ZC8
fIaV0/wBRiDkyhTfa/SZXseVWpFgbSllyLgVPjikYuV9UOw9aXM4BSGu8bAbLgCtULVlsdoVJ10R
n5mSl9qfdlq0l4eel19B+i5tKt98NFF1eXIhCKii8bhqdl3Y4tuKbsTXaLWX1vIHn6963yYXIaoU
OBzpH3ivqN7D/euzf18UyEtm1pNOxGO+v2EZJPhnuSyFsqU0Tzp4Yas50Y1L45P1MHMCoViho4dM
laweEgRAJtqf99O5ApB01ZZC4aKi7T5xhETKop6Oz6w3h0LWNs6xA8lYx4jymXFfAaShyOWAMKQa
0bk73NJIVS4SkkLo3Ynm0dfWlDB364bomC8JZHDG8Jl6LojXJnuSujwjQWlpaR6gbraZYnXhLwPu
QaUiNIz9Cq2ExPA413xMmEX7QTmaZgQxt3YiUBCvZ3rMgcxrRbEM0pPtutT8BHhDfolHx6os8u+1
8hG/Hi7jfJNXOZAF8OOmpozqiNtmfMMnRL6X5zeRwNr+DojPQQVVhSWHvEiWYzgjBw/28GrAv0fy
ZGeY4jwuczXjORCP12B/3fOrK6Lg8reyKyQUSk0jPWVne8k+Rsl9C+U/EZ/4iJveFIRsXv2KcDzL
YkJBgVTW3AiPGEnYE0DU1CDH5lTFlox2AD9OMnNnmdv3GpBhdJ8c2FYtKSbRRf/m04oVaC553pvA
z7bn/e3oSu9ZGAKQX6WyFn+8ixiKIe+CmS8lm5oombnIlGJNkd/jYzrZab0C1N6tgLPa+1VPIgNy
MKHm1WNW2f7yMX8lGMB4Zegon/7YHvi3GUStBMn+QKUL5Hg/GQmZrNO+ZR7MTTIzYXsknxJxOXIo
D98OtzVWfXCY6wQWSUaHmYfPNYV2kMKoqsw342piXjpcW0lIASkyn4oYfk7QZEyII79BIVzE48Qb
CHNis4cvR9JMUOfk32ChZ0TOHF02lrRrAFYdIQdwPg1FCnajK6I43nMmg90COMyeuFsAcQBg10gw
yl7skCPb0tVkTDYRlyyYWoWcdHvJdvsGvU9BH/22Ra9LCWkNMp+21zaaXe4WXrvKYEV0Mrvh78xF
sIV+pjOfp1vzF79ctOjs1KgEiMKYk4z9z8Rdd4LZo+JAsnnRJSjCz5GIgSmajH16zPD7/2UeCjdV
xN8JkLWa3fzPONWAzmRaUkHOD+ddlsJXbIU/XYU4xd7wEvHy087kk3YL+PPkjzfqaQfcotT8S9UE
pazt83w+pYPsSv2+CqQHA8QPFOVccCNkQ8MeGOWzADM/DMfVv/rZpynaY/tXcR2svap5SXAr6/n7
53MwIUq5GEZtZWB11VezHh892twKTZkNmhp4EGN5nVdRU858p23H3/DMekvsu83pEZZHeDzCpNmW
JwQPe+puulWBHuyMJ0zu/y9f+yxvGLMtEW6r80pMjI7M0A+yEoOUb7OD5GjeaUckhY1MkO1eJgM9
VfCjCakd2/W6w4Gz8aYzuARo4C0MtpnySZqukrfitDtqnz8dQBSbOCiM3+sYqQe56iV8vKqPywrY
iCfrsroOauOqAFuNILpLpLyxx+nvrzPeqnUE3/R25KmbCEDpbjXtxA7Q9mkivsjPATiSqYuk7h2F
zMNt0F8nSRUwuw+kI4cEEUbQCEf0s5thQ31HgP8CStiX9Qs4DCNWXN8ib5yyE+8NtOn+1q014zOF
YBDXyBm/+PtVXaY0Sd2zGSt9SnaePnBsB+y+Iq1T0YfI4VzAqEdURQeXb1hlcxfhSl4ODneonO/O
QPZkOhV+LatXpWt81ecVbIYJHuyiOS3PfYLygnHlJOMPfuKyHd3cKJw+G137U+JzoHmyKeh4/jJn
SbOWEPuGWfX32900Ka/qIp2WE/NiRsLselfMO8n8FaiaR+4OGUKMhsJ+Ultc4QIGuwNLl7KoG+7P
bAtobIadWD5zx1M9SYywVtD3Y2eQ1uYQqIzkJmnadub7FPevrGWKfWFCpoUGahb7HLNVdyFtelMK
vDWOhkegkhfdGwKELqe6l5G9Jq5oNmcCEIUHZ0IllsU8XQlfiPJbGsyfw/6DwoZjx0xxc0rin7A2
gFB1/S9QfIff107xQy0yiFZ9sfAq1y/E8p5LCHE2L73/C2FylG35Vl1vsqBPOlxr29kH5bQDLfO5
KQmJMiCs5UNvlL9NA1Z+96wN5WuvsTnBuBVioefygT9IE0mf5koDfDD39ngLhq+XuaYQX/jZhYnG
cMHjWrGqS9adwj+mWVqgv744ltMs74LRUdkqjZA8sG2jSIbrpGteqyROQImWU8AsEGICI1N5pxYk
Ahwx51023ldqy/8A66I9Nkf/S8CwiywXI8re1BP6oSqjMz95fFnJkYTHntgC9KXt7k7B3htK3MKq
R0e9de8XCWau12/V3mGTnU7hAq+2bsmEp8ApQ+gSn4/vz/zoE48WNPVVqx4kgJdf7cmmRCOCYOn8
bJxU4CkZ2asg4Yq2xHaOEdkHR8t+b4CEDl13RMpIyrUmCSdxL9bg+2OsEkS5e6EUNO6oHQTGUNx5
RW9AV4J9J8PKwz1rOemwhwgJ6ti+YwYkH2woJIVLwkK+m4wCB0vz25/p2tn8GCkviTiVSZDoIZrJ
hEtMqh65ZEPIK5ICenbDWbtqzSnqFtiYE6W7rxa9p9e7JshmN5pJpUvj3s9007E2ODAYjbz0jgYH
s/PnWQxrsY/MYGnTrfvb29o35yTcCbcGXIPSbaELIXzDqSazd79L+KaSeIVfNY2sqjvDxvHf/+rI
7Rh/b4hoXQway5FRhFDPnk9SEa/jHuFU7mr/y0wMRYrlhUqNbpBp8HfovpA/7/nhJTTjX697TmNP
Cv8QppqKDwirzs9Qx5MS9VO7dPpUMhLk7YsuMeD/V8K+drRefutgxWKTtAnZmuZvn10wwyjsCq0R
cWQcTMKkULO0AtJPw2qUZKZU7jxl/KSM5k0au9juX+/kFfE+8hC3pJMt8u4VHveSJI9OLhHxzK7M
IUV1W84xTch+QKS43n7emGdk1IpZpb1hYa3Y8EkME7xZ0pYgQT/t+f5P6xYeNjZK1w4cuz+a+e5y
KHhb2YS2q+R9B0WLIRiDHoBXJLGisrbeZO2KgU6wxMa5RISrVOwEWVFAPgLQy4vIVDSDHKC1khsZ
T8qTFIQ+K1+Xyv8pzsNu884d8E/5/BW9+/Mi5iMrU4w1m6xdYwQwN6hlZdjMPxvIz1Z1PgeQXAG/
M+wHIcL0zIjjdVTzwkTpXpbOgLA3GYUfRRmgCdj1BYkMgE1g/srxZ0BlK5OHW0cCWPQPsOTy3FLl
/wfMHseQjKEHsYzSC05gjCObeuFIj7jhgnab2aZzLxOrOFCYz114OxqG3N5PeAplvLv96LfIIwQu
EPC9lPzv001ktw3wfRijENPos+YHSb3mNoWrQSh6cAVsqFhFDl/kqUsltwH75QLGPlrY2pdGL+Ka
SEKRH85m/0W/i/zph7QPK/ReyMdUZ1J05nZtKB+V84qguamgj8NXpF3ptvQPC+EzCnTdMJHHgPxy
B2pg1SHQ1DOLDiRgIXwemT0PWuRzkbiB90zp/38RqrZdH9obj3Rbo4/kKZcuOesp+ErNUpkcHlKq
nck3x6FQbzffVkagLkoKP+3MohivsKmeAHywirNCc0VU90newud2lto2bsk04JpmtSiP0omzdugG
cJYWmrWtPTcTaLup52nyr8ouDGmla5/FVQpJjVFwB7SyLTaj0fbImBvqmlsZp2bH71xFxBIysiGW
bZUWbiHW1YyBwtI06wH6f5/qT2nxJ9dis9y01GVQ6GkLEsiBVDbynFwpkGlNbT9x6M9p4IkASvZu
xKnjhtOov4NEvxcnB0YPgv3EVCL4cnIFHeBi+a5MjWDiT3u7OaCqg41Z67UzlYQM3yvuxevNarZw
BttozbIFMLcvGODYMBB9Fht3L1ZNY0/Dkuo0tKEKUbfTmvmKWbZJI+LN8UznW2Zb13ALxCKcm881
rleCpCO0H42XttAYHztWhqOIQvwX2yKMrJcewoNNJGW3CrPTDdMzAQtucU/hoJ6BDzieclBvQUmz
FMXLzfHkzJuy3vx0hAkrh/RtFpubTi5X2EwyrAijQ6leminyHlb7YJisCGDFvMASkzoB6rK0Q58y
X28TTeo7KvZ5sAdcgIGEqCVD/sKvgnGXAMWsDxJIwt87lL9njsV+nTDmJq2g/v3e2tKDb9lcjihW
t82ryaXdvVKyyQG3cHXqHuurWLN+XFT+QTR+p16dleEk9A0v4Y3m9nAdFQFyA9uhDOKgPX/WR3Yk
7yyqlP4xkJj7kr4t1h7V0scPq2kq+Ep03NffZWWqE6uu/8D9izzaZy0s2pqqKZ1FvxMnKhWJndwc
iRg/nZDGRhjXIbOAvI7jCJ87I5nA5W5rj2lLeGaSctgpTpUOrATjfC5caXKBZGlKfuZ3vNZf6F3T
tsSRoXOr/iBwUC+JBcPCi4yPQ3igv54zkayFdYPvnMvMJ9Ml8Z2Iiiku5VKKSPs0PrOh88SVOnB7
mVsjYAKKMbCkvZO6bac18xthWZD8dRcQScESe0CIivxvyigOdngRNdOLoNwc+T+F86EQ7PbE9FTo
FxiQOsq5gYiCLn/EzId8LqNM+n90u1eGuKTq10jT3Cnyn/e1v6H7YjUD/fb2VxptmOt+jYoCbu+R
tTMKreHQVLBNhHpDunoHkn1Z1aJ2mrb4O57e5NCPfUakucge6EQK3623o2oHo/h/nf5GmoTyFYEx
Ik8tRXETPiqLTlyAzjoOPZrxjyt8/Qj/nOxPFRRT/fFG4oz52pvuazWoSX1b7GZ+6+CegGRYSI2J
6wPfgIGDXEmHJjTy21Xk6ri0PAcvDfs4kP/ADfwg1xs9ODAx6gw/a7FXWG5rM7GsLPRisM0GdOt3
LAa2UQxi6lSVcTS9uOGyj7KTInXYvQVQni52AqVRfIOnh/jGUrePEIgMXGus9lbxD4kivZqzrn+l
neC9l1wWBsltRB43vA4lNW4PTvee1EmlLxWKnrLBcYAX7bZQucH7xm/83Yp3T6vnUGQ0sfQFbsfK
2whJnQa5IHv6kgIUkI5kIjvZ1S7Hg48U4JXZSfZUqoNBTmV4N+AkaVeEV3jx5JbfolXlhI2sUw5x
bquZv3uP/QEIlyQnoDzLUHeG/gG91tnIMEuYaOsADVS9x3lr8SVaWDTQlNs7erLpUNiD1A3gvbgQ
WP9G/BJMlsrpbXfeAdCfZrYYGPO9u2feTjbAICn5H/OiyVOQFrcy/JUeaOcsqCTQs6uydbQ/OBYr
8vddgd22wQbuLKQQeHRR7YTQx3Xq3JYw+FilSd/pVxfHdlmY2mRm3q6lkJU9YhH8FBjaAN9c/E7h
F5R5fVt8RgzZT4Rw6SsW7JRoh3ASDD5+nzeif54WJmOHqPBk0dAw8dEYV+Znn6fwKnsHToHiH3F1
EkLL2EPWIyZ5rWcJ8unlsLMhDLIQztGEuFi5LnBxaMuPaLoN+mEBL/j5Vz7CtS1Jg0sZlyVKN7OE
G4/7lc/+ZDLKy03F3i/AE0ewcmo727v5Yr71jGvbvP9etgUfHX7Avn9/koWNC5VuqyYa3aFbef7Q
XlngyDIMOnpdZAWCGKg229JvCUQiRSxdZpjW8jP/VIxlxK8s/FIMU2WZc/kZSAxrRYZvOcAeeA1N
YE24vcBSV5i5czD2AjTMsvmE5t/IzTMzlyK242MpKWEyg6LpfHI1VolWAiytBDA+G0Y8WIVlkwiq
2CFUMUTSVMln57ow6RF0IZz2fsi7Zr+pa4IxLbhuKFwuZB/U0Skn4lZcTocoB3NxvAzGVgZAxtsz
HjWuhSYrLx9G38UrZ2ki9vuQx42d2LsLkWjgZyjmfH0065vFg+XU5xVImaSIugZi9/bh0Hdg4OAz
7gOFf7+u0PmUZkUBO9T/UaelL9jckUS7E227rWnh0E+ZNMRw3PeJhUK+nsATebzeouKr4pdWaMEf
Q600XvFmq3KA7b85785dvet1cEL8spuBvQ0LGOs0MM0GUl1az10d7vEX9ocpLunHNtNX9JKqgaJb
dCvfk3bQO1PJD4o8SzU7FkEdweFXW12Hw7PX+QRwEWMxZsUxAFcgXkdAiBzOsS2N52J7ITPcRbD6
fJE1BPeX6C1Z8lDnVjRPkoGwa4YvUR/VeJTCe0qaJOLMnxQZeuRiIBqTrvzomriUzBthrb37dbb1
tt1mRElCIOYVgDzBId+ehZy5z8iHiSJoDu26GsdZxRDlfwGu7UIRBnVAaxQvci6gibZ72u0ZZavK
U8RTivUyIU/o9PLkhcpiaGSlzrfmQ0tx44QUMquV6LASH57IQFaiIRVsmXE3eFtpWJnR8i0pPIP6
dKMgDkFt2lC22VCsj6uAchJq5qY/NuZw4/7OiKV5JhqD7iPfh7pUj+A9cg/LUzKw10nFdgk7RIzk
qGiOHsg9kGhSR81GpnvB+pvYWp+7a+d+UiDu/wJHlj+Lp+/+Jqm6V5CbHnLQODxS7VfdMAfR02cu
esYYdZ2RooshHZiWjbeMrGKpx4sDAcPrhq0BwC4XdgHb2pKqlLmGFcdrdc0uakpfpRZsB87HISSa
SsBUdX97XXKJvjaLJKN+q18oHOOpplGcp/HGbZRPHm5FVXaEQYYHvTwwqTc5tkCfFlDGhgf1B9Q8
56q6cna9ad3l1NnRWorcsQz3lNeunk6VgzEWXCL9vAL5X2qQ8oQMBoTZjKuLgj9B6WwlMzZBGaeX
eVhk/MOMzdBa1M8VizPg2MCtq8hsfh/Wdz7sygWqEvc0+0Wihh3U4+fvKgp5VTU/byohEuym9SLr
H3exvW51eMAkz/rM0wpPELPV+YIniQ/asi14TgD5VVICGeBtltf4mG5wr1uj173/KduS1NrKUPVI
O3bfbioX9f+H3uhVvz2b0IoVGbvGepfmUY/BWju5QF8/ccFdO6kjGNT/Q7VmRNrjnGjBJuNw7oeI
aPsNkZsYm1GuYS55wQDRathkEumyz/yTwflR16kV6LW4On/gGiyBr0PHgDvIlqOn0nQfTEe4ufN0
8wK4Sp2KrY2ZAvuIBN7fpEej1O3LzJMRvCled7gRv1Y40c6kV0CYW/oSO5CSDQo/rgNsUz0qLtAR
j1fDUk6J1aqZA16OsDCB3TuilveDM2iJeNkBew7uUFiQ/GaDYVdp072Mxk2H2hNa11ytVEUoLcJw
fEr7ARc2SRtbnRc6OFO0Xj3aOWq18wUxm/N6zo/f3OihTXn3auw65/ukdxaOSl7EcOENwBjjOMh+
Ba8NvWQdyCaRF1/IznWdkF0J6a4YEqOQSzZV6geLAO3qrKabUA/0T8VIWOIsgmekZRAvvbRDPBpY
85xa2NAPuxwXgdiBDOvOk5sYhyJFDY7VPu6mSFG8jnAJq76pq2kjVhZk5ZwgJbOdNVEmf3IqyTwH
3f3A09Tc+XC7WNwgk6bypcuK5HIgRl6kW2s627btCXQ0FTkkGn2qt/cP8zapcgqrRkGwL7rI41Fe
heTxvEn5HQJvveWtN7X4trMVH9zjnjv/8ZPnFLBtVNLXerrEAe5IDVJnqt45/tOuUY8AE2FSvX4y
SuJkubewJ6r0C4OJy3omoqy0wsvxyIurF7kZ5d5fdi8IwfjeAuxU3sbb2psIumyuYUodDk/PoKsg
I3LOS7GWJ9Gju5wStE5rsLVQ7td7dvSFENLwiL3SQXepZldcH329RUOLtqh0V0rO0pzN8m2UPoFy
h8FSHti9M1ruvGZCM3i8gevtgwEGLEQpcSIyyG+u7549rFJVQW0XHkGdf/3WJB+m0/ua0ampS6E3
uTlKrjVxv6qFrNLREbP8T/OZRKk3TNzXayGIdnxxKmxDPvFA2WI7LGqE2kJBzYAUJsEDuJta9N1B
7lSWN9zGJEH23M+/hAuYUW/6eRKBN9DG1kWANt163aDrUJ3oOW0psEkcWHN6C1caEAWAA+mlCX6A
47jhvQ4LilG8tsGdud9fhux6qjaT/yr1lTZAg4kVsoCKuG3R/pw1VdAnJZF0msYc6jvLn1/d/bUi
71cauRU14QfnujumgTCQUXtcTyV7YZbaMtx0AeQjoZf1wGpvLFiEfboIyI4JniRGJtgm2sNKgf/V
29CyBr/qyr4NR/57hoemS/k6fNBe2L9TAEsG4DsfLsrr5LvBK/aHpD9vFXCVh2m3HnyoCzG6KtY5
Yfyrctt86hIv47G6qa3Uu1471IsfNBPad/oNTeOwvsZvqSofi6dyaT4wSp+owDaIuXfMapHQubYX
kUS/DI+1Rt+g92EOwxSdbBkMrmOCwAFC/BkdxTtAvgNN13oKXEpL0yK3Yd+uLLDhJLrbtKC6iq50
bxa5cJHHOndH3C4OAF25MQPRGpGHiyC4dhLk/0kmAYbN8FQTqNhAtvFz1kQYV10m/kjfdc09mf2v
VAA4a2m+cHrlJ3SHcKj9D281BhOYFtvla8HKYw1LJTLA/XdEVwgi7HefTFJPg7eLpOzpHpnvbt29
wWGRR0mxy9pIpxPpeE0X8jfZrdBpDNxMkpgcj4j5zQojNfIKCHdSOhCdqKkNk9swkkFt1DDlnGUm
amoaXcTzWQvGqsQjXdu9oc3Zkt1YZFp6TJmGvC8Q5uDMdmUBaE+3QOLVS+XK9V3hnk0rqy5w1nDl
0d6c0jAJvPY8XUyMiR9iCfhHM+w8uPeKwclX7s9I1iOXs4ZLJzoboet2LvuwRozXBQI0gWPANa/W
5MjrFxhqE0FWe73eQyoVpc1tuSTmN0seEo1L0wi9cqOfQDmwHK60aIkg00MY5atZzXGX0uWjg5mZ
PYnrxh7G5i1yrdJM/CwFMWpewH44Ah72cUBA1ewref4WAG5oMrPCKDUYQwpjRqppt66mioT9dgTT
bqX4lk7KuTFDr4KfwPLVFsz50dN44drFtSOJxidq/mGRwrvDeJg1MtgisU52/9dOe3hGWAye5huH
g3dfBPuPlum0hA11VcGlNsMtZw7fGTIx2h4zecsBZVuMNCZYvnoKRLoWskJe1nxeQEXcd+HSRiJN
ORztURrxo5ryc7iBIsJPBF101pim6DS39oOO12qoJVRuLpR/aBiHTKJ8S5OxoDPZ4ivW85UOhwMT
hDmvR18W5Nz1wmUkIsc4ur3FPhiyt73HUuIQ/S7d+E2M0lMm08AlxsBm59ks4Lr5h6Se5oS2OIkI
IS5W2p1djJSWdeFv6cC3wL7scjWXaCFUTUm9ih2W00vUtSp7b91NgkRYy+JjIIeNcyt6j3SHjeed
HZYtKhRlJBif94Y8XX71c0kmtKdgPvloGUw8MPsOv/pKEdAu6IoaS/KvmR+iKk7aQ5NFbFg/TQNg
a2Z2hKR59BNbgdyKc9TdDU7A5myzdxj7lXLXUnWNSZMKHfArmM6CSEUf7IecnHXIAoGH7ZKw11LM
qSXkxMt28/r3Mr3zJFV2fIeSq7LH2z3T/zXY+k3cqj0dvAzpyrU79dy7ZB7Y6nyxedzvexorP9Vz
MGCMu9KmofQ0fdlA12j8ynaDC6U9CKRH8jXoEGDYXxpGTJIr0dT8yBuzy8S97z7Dz8Z5pBvSRHnj
OE4MdV6pjnO60xcchDS8+lwIAl6izYlnZbdTSTZPMaGneLEz/T29URvK9VEsSF0e3A7inSZ8lha7
s9DBVhTQJsN4Djv2KkJr9QQres0OgIzf1Jc+TrHsLmN+BWOViBeFTG3Cz4/DCSaaeNUGR5pRaAbM
P+R2kXpvYwqnYIY0G127i2bHBzpLOiYNILqzt0NwC7fgw9aeOWXB0iA70LV8VJSyl2yXC/xaGAR9
H0FU9iANEDApJ3t/220/C6e8MVcIyBr+SvIfTTODoEHKug7f0iZlgY0PSJVEowAkC7qXsh7koWS4
gyyxt2B5+QE4yl+l5B8sQ3BYDXe8H0PqydvRLP1TxaY4ERecDBEwyxKHZtDeiGS3OVpBXzCx1llf
9UMVp5lcI3hRs/rjaHl/Hi1IPkBJgHln0lvi0duwT/wmhk+0k6G5A5JDgOFgXSLiTzrsSYao/UqU
lKVwxAyKfQ8aJo7p8luomrUYkxTHWz9aS0OwwXNOPapJzpoKAhFkOkagBkmZc1UIShgZ7cm2PHbk
tzfoPDRXBoYFBUv9CtYxDKNaycBJHW5qyzGSY8U5VxTsm5hih8kUUtqzkrrxlQiu4hVBMajCOGTb
Xz48cVB5/a+Ilpiqj+vmBVch99ndXccvYztFfp+6AqYeSEryyRAmXcB96ns6BLIHddKDfbGnhxBR
wcY86ESPxj742V3xWcjBd6mQL66sPNVN6PquR5PmqN1F87UTLpEfLwTKflETpkgW1BqpSIMXxVVR
pRtW41/hPpXsM9zEnuJGW/9LfCAB9jv8oH3GezdVtsJvhAD2F2JSUHyggAwv6zMbrIt6Ll6BrN4M
IRq2Z1YiAsDmpjpcZ8a27lFGSsvvUaHsISDg9emaEDvMAtlzLvglTKWvQGDP1CM2CpnLWUstrDPh
OhSDCuG7YNqhXcelkBBd8gjzKqLDnNTISq/qLP3WEas/Hkox5j7RVnU28w+VFb5Q1NQYl7DUn7DJ
g0VtEBbNhRqqFWe7SKD2WIwasdXIAVpIprdaNNehuO1r6FSFyNI2Q9QvO28H1yYkyw+GoeyrDUiD
YZTw+xaX7mzkIgAOHrZUtNgtVIKHq694VSDd4AtUvoTtC0KWtFlxG8tJDRAEWZBKPu2PKh2mn7g1
nz2Ni+ddSKl2PvXvMob1aegMLKq+B4GbBJIWbD06mLvvMiRzoIf4ZLAm274kXlwHeU5h+ktHKlO3
4qqerXOy2OvTszQUFzFD+Wesm0sWt47nt9rFj/fbwi2TEOJhwrrAs6coHLQTTvfE2iYycrxprHrj
YIdliW60XfUgFP3B5t+GdPmL2bl6IC7Ug5a1aJCoWQTM4s/fL3QDTbtEDLNdWiAjORqFsB80C7C6
Hm0xKEMsRVs9CmTw2VaayRdemOXZse71BxITMybzGYyG94Yd62KWpgtBKdQ0caYqiUrqUzVGdn6k
Ns7R0l4afwhBvClumHLB33+CpnGMKDILkSglTAoFaCGFWR1FzruMihTMTjRniSEMKnI/Yx/ewES7
2ijCOM7NzZES5WUwHOJc/+TBjuZWI2FQ+MO8HJohQ1KTxWm7q620K0iiTzygiDUER2Pf40RgVaMv
ig4sAKvfjYIh3uOS2j06rcBbgPjKVxd/+lZsgTw8Z7Izv+vGALzFXtb70P8WSQP4NMJ4CAIIAms/
Ysv9c9GCEhbtLR9hp+8ab3M+0msBAdZ+R0b281RxDOTSOzShkxVDF9W2/QHGZX+QtmQb6gmVSFKf
vcgfXAoL4Dt2rNBtr/BVTMKTx5j0sKJXPFCNY8B8oo1Ryq2ksIGucwXG0iFnMWpno/3Qf+Wkd/5L
0qfH+3MtWme5bdRWjQmaTxrVl+NvVmXhie4L9xtKYPz67JDERrM4Jkz35HAiMeC/lwKMqy91jmZi
mQckCJ6Uv+pkwldyCglswi3vBrSh+nl2jVxrgQ7iSz3cfCqyFk2AhkpejxdkfTm7tZACeY5/KzW5
ap3BsOcMqS+9PRSLx0AE8fVtc55SnbQa1Euh3TT6DqkFzIC8Gla5Y/C3AlfS9Fzcm3juURjP3cum
uojF7sn+WeTQeLwOEHViJVAWjbO561O9KOQPWwxd/pbLUih8a75+7nr6zns/9csrULYz1YxlToLJ
3QIK9FYbGKmYm+9fTaOwRxgKcSr6G91sRf2ZdOBnweweXgQ2NKGRc8rtu8EO6fIdpyLjIGmk48DQ
cGVW/EF8Ez5DbNnXV0d7twUN5cMzpJyk0X9Q5eJhV3g7mfIjc/Lhw4jfSVkIr9cMOv55ZNFhVfTJ
FteaOurMME5UGagqAB3a+YkbZCw2MNfd5Gew5/Rn2piFIgAXArIUZeAe2MTtYU5KAfDITVaFbU/N
wBCQge28ytRppeDFPLvTrtgF7uyfxZUhPyinPpxRPTV0NHoyueW1JuWJPuhrcONCBdVrM+Aw5Gpq
rn4fgfi3oZ+9yqSIYvMnkbWjxAkM4oOeKqgZCsqpUeAM+tlO9Y0qg6j415c+AoNwMnk2pdLiALTS
KmFguBQKoOOKprJT6mps5rQjfZ6J7Cy1LSZeXUn8daz6SgdvMGgSHYMMehGDNL3pg8C8mblyDRDK
MQZ8IaE4eapuO43YHN7yydeVHmCaag8oehggS2Gg1GXJvSuqkS+gWqxqEPZC/o94rbDZEKqHNh5J
+P4mopvuc8AAKQT655NWZZ31WCJ+fgA/YDMwrZkrK7tADsI70dyBo/+BVWrcmHd2UmX0A2lRNOAV
7HLeABz21vi6pBZMJDjCAo3TA+DjIG+uCVnunD3t+9uY97U5jp3WGzj7W9qsl6bytT7325eIXmO1
799g7jCK+k4uNskByHC4fvwwiNtit/DfeTx+BZitEecT0zdbNUkI8k+U2KZdVO4cbcPsaEdFNcC2
ScDDtWv0afjcsVnpokCtkVdfWdZrQArB/FF+zNmA80xXlV1CYKjozvpLGRIZhaBcFGQVP8GOuMRX
Ato3U+vmqC0g8+0YleHg8wy4fzDXdX4EWtM0ILk4DJnOklu3UbCpLH50rDXZZwOAa502/+P2c2sB
/QYa1uaMerLFLD3jW9BGMwUAEDPSJsgUXdYXkq86Hm1oNe1DG6me3jg4vXZCYGl+HDOU8qN1/sGm
et5xcPAxhSiT6ld460wMzpfsb40jt2BDs+aZOueOsRyNIjALjzP5RJ2uXudPKcCZ+OBWb7xj1PM0
zAGk1EUCod2O2o9N0d653DdnG1vBlxsjbbSVcwfmlEPKq3M1bNxr5XPWEUn4gklHkOtdrcwtjKS+
8dzPrjKPUmwNqgqBAfoZwx9FvwEvQMR3RZQ1d50Yvj4LUIdQcRnoLYzuD7anc4heERfiOM7gX5cB
t8oS2n5snejfF/NZcnMESSi1KuajJ1ou0uNmVCYtto/MOiQF8uY7+zwUGIo/41bz565ikRjHmnN+
P0sOifp8cR0bSSAhtD1BSextdJekFKl/nsrA9IflIJZXsMDbftxAGQsYuOHqvyRR5RdZ8ChxLqm3
atpiiNUz1/MP8smWZ4mNoDqq9yGc85k38QMZ013odqYkuvZGzK7hE+86+KeZBVX5/0qQQH+SQxgp
A1Qo/U3Spg/ONrT1ibG37qWiymJ6R5C2Je7qPOYK+22vrZed9fvxGK5yCaoM00+bkIKoQQo0PUPd
sQnd6XQCnlL9/G1W4I/cW4TV0ouJbZBDoW83SGoi6N2e5NdwHRZBPdhwobYFTiB6WB4sI250T7lL
qhwTFaDKDvwcI+ZZmQhqLG0VRFVa5agsyYfgz2erVhhJ59BZZT9rmtx/TllszEyfQVV+FkJA5Lay
pDFBKhKDnuX5Ox/A29ku3FD5Gn8iJLX6L+L40wuHdw/BAWP27RBBcnUunYtUEObbetHV8HMNN+xY
4I4aCuDwPuppwS2pbCqrv3Vkx+/MC9/xl2IsYFD0IjnhT3OeVzLYbHqhejJQ41yspEWbp1HWA4zO
unPCEhSr27oB8MJFRKFkyLQ5SyY09TuONZvQE+abPSOgC3UiskRbUioNJNqMiJ8ndmSE5I8ffStd
YNFhY3x1Q8bMW3kJ7Myuw4MVjp8SpkNLlsTZ7oVY7RkLp5k/1N9NPgSXhCouOF0UNGWQ44tIql//
p1TFj/hl6dCWAUzOz6l+1unbtn4rKPGmlgq6k5FGAF9pr1y2A3/pQlA2ql/buxrVzMMRbiKCpqgg
AO2gNhI75fOvUNBNWZdZTuUULda9vd4KmVQoY2Q0dWB/xhDcSJGAFRGh4TyVASnk/FpOrXraL6h6
AWrQISexn0nwgT/a/4Sm3a0TeOyK8pL8VmWSjsGOyFXPeJgB2haQLJ6BeyI9czywiIuuZsd98y6F
3JWdJqcoOCB9uTGj9JZ5/j++juwM+oQK3v6JRWISUFlgtmtmDd54jHuviaafCBtlswttzr3YQJeU
lA8rdnGYbbaPULMpeVeMgzQE4+H+HQGcGN8K3DgWkVKit+dwhRG2K6IK/AMIPm3bzgVkiokyzRbY
iILJIWS8okihW8B+BfJM3XgSghcWHUmBeETvY5Z9sLvxlzpwFUiwdQGjubU8EpHsdl+T5fB2omk2
fVqLFPJ4S9vb2xYbzHToBsjJVmk8iOW+S+AzoMmYivW9o+7Z5OhTZgoXNaH/dOgB8lIFf4rq3pUU
vOUqnrPoDwVGZchlE2njTQ59o0tDLLIUPniZLrR68IC6wbPLIyErSJvK7ip70Z4NY+W7V5YUoGya
FL8PIjah+ZVGcszDcL7pm6cN5VBzeEE6s3qB4otpUc3TjS1/M5bRO8w1enJZlfViKVRQLISqowY8
idgNwWSE/Fn9+tRVxOVeGu7bgGqejWa5rhcsf0HrWqE2IlLgBwa4/tIEHb/GJAr5wVsZtbF+M5CI
pkL8uwn4Pqy9PKT31vHaAcVFwxZxKSOJLt3OSJe3iWWZwrkirM/J+PbIQdESXEWk7pA92ODCeCNP
DxVMB6qt7KEWQ5Pp59daMlMuUUT8n+jW8JrrsYhBTVjf01ncUf1bzhdb/HhyC6R/W1a6cQL2+vKC
x2rn6T70vZAMNjthLktNUlZGmCmDU8uu5HznHjI2uSw3R2sCOwdnWpLSl3GZeQEFMdSm08e48G1p
IA5njKuw9q9qev2OlakaGznFq/46V+78prwuT/cq3xHsewv+P+XmVbSM5ksaetxDRs6XUMecoxY9
tDJVVq/eE1R96ddEgFIYGluadZxBsy38bPzB8NQFeOKMQ5q/p63yFRU5gNc0erM3wh414bAe/S+C
n6hw+wt+OHUSd4RDoJvFOC7ul8AhYBZ9B4ADgEOUachPsW6+IicPqX8y1L7AeRA/V2rN6vQY5Dvw
XtlJLV9/qOMdp/DAG85W/c6xZ/3pPByVaon4GdPl2UOCz72BJYb/52G2GtxO6Bz8Lw34G/FevWEE
SJO+MOr6pIwadzDSGRSI+aNFOlJEcSRKL4KzM57rXSS8/bgZEKxutNpIDyPWS4+ZBK12srN/7wFS
4Xg9nMoBhq1bQ9QSuOaSl9nKrtYT4ntmHoNSZP/w2oEUn91ApEBvoaPY16CWA2yteCpSk/JYG6aT
HzcWrJuUUHfr2v6kpma/91p62UbFbtVrVCdIxuldny+HjXms3zROO2y3o5YFAey4oMxBX7hoMtS/
dZaSddZAbBiHgy5aY9WP9yAfnLXRODdPQfkVLwNTQncH93a5C3o4df7CmVJO1BgFD/AIAIH880oo
U7JFzFkkvfGIMYrDQm4+rtvRFH/BR5kH5q6gft5dD0FxZ38OhaM1+LgQK7shuXmr0pwdryTjKjc7
afZt1IcUNzoerNQFR58SNnZiDjxcJlueAZcmFafvorJCBsbHZAUaPsvQ9DExZZZ2BWhnZuKGMGTp
Vq9AtLtlZ6MERfgx+4G3AYJw/xzfrM72PplselbzKrP3br8Uu33T2XC1355Nx9y9qZaZEzGL6awt
wuj86FAmLm4O8gHlBCOLv3YN3o9SB8znUdcK0y9OdA3Ph2UczIdyJzOABn8EHQkQc9/N42kDOKBG
QGv2wX5JCkcgMxybboyLowaJX6uQmae0OAx5GMe5OZ4tzmcFaRGTOOwGkeW83JsIydhphJGZXgZz
PNWflHOePQNRydjvoPCcAN+Sy95QE1jUxP1eZfHgktP9FDKZY2hid9WlW4VjR2+jrIVAb1TWo16Z
mVyDSArK3QnoV7iQ+jtU6t75b48Ij3vkFS4XtYm1Rd9EyV4kTaYIVogrX0Qcfnbjef/X521KAdSK
8uEblq6Iv8ukOEw2jUEWy2ia5Bz9z2dP9oDiO/qpchyF4nkzb/Ncopu6o+WBVjPKiv/NSwenkNbh
kyiMddL0iibQqPSOlQbpF7l7wkblY1IQTFJkvyF/W0C8+a8fUSjnIFY5qE3jvA0gwz+Pz9QvSeJ7
xFvVOToUTyq7NxvjEgry5vrciiYf5OBWvvUxlPA8d6SY7b3hPnP6dgYVbxLbFwN/NuMxWNz0mFrD
7bPhCLW5GVelqBJHM15h52ofr+acGGpVP/fO3AMB0d7/0b7r/man4CTG8D50evUQgVL2k1RLXm+F
QfP0FswAkWD6vP4udFHl5KiibazwBUclFAA+lehRCW6SPIKNjrpHWibwF4LSKdWxmaAQlhlIeGql
namVJvXg9CvAs3GSHCnDmzGRhl67viysQm2xZlPrgRclZTjVmEycqMBvZzapRj6vXta3BTu0b9Xj
Zs1yWfvWEd5bTfxXR0awfIoXJ5puQgfOI/vNQWrLU7UkjlXnWgacHl/6QhLaKfk7FTubkBW43RDp
8cO/LxkFmVSh0RwWUdVDG7g6Yk+fDDlfwThROjWixo/4CtBXnUP2mDZGHj3hbF6fpdhjMPwAWBdl
WOk5CDr9os1+tAQdFF45L92xch785eIL9LuY1NAr05q3oq6bbR9+g39v32ubiTHYgFeKjLxfVy+Y
1DHFVYFkFnevKrMUwVsXHM2CekMlYcbQgaWFBKCybv21oJhHmAaN4sozEqlJO+LTr5OUOyHjInsn
ErMd3iCbbqR2XfZpxTD5f6r6mHbCtdhtxrZZbnxKPl+ELwd3g9tpLFK+RyCAmxyNGYX+LOeXyiIW
JXAV/uVFjtpqx9z/pf0dxjQbyypNDHeIrT/4QXkvx7/qnN9TNdTDeiI99Dwi2oLFLE/2Zp/RE7AB
6ELQNfRh6p2eq0y0Xwkl3i1VE9bcWDQjq1cvZ7iYxK0eWt9DyKTkXqB/EkbkOzApy2V2Y7Mjas6b
pFnNDZySIDR27PShNf8OnoioohBVcng8h03UgAB4xeFV/kLxfEkLkFWzMRP9jM2AxtYLAWuIuuxw
sUjRDIPslfkeozra6gh1pfwXabbEVe/5Hediqj3wBIyXvBKthJxwynJzrEDxoQ0RSmEeXIZLLVMu
TUNRIY27jfgGz7buo6cJFfxxmnaWVynVKGRPzGQ5B+9YprXURtTEfJkaxBwTQYS1uGIKZsju1nRk
V3Eh8gFkcbXIrZ3nZEUyySoTTTxSg6e/TNxx8DlXX0WmHpoFh7FRHhAdfXycOTXOrzc8I0FQheRX
Ss/J/o59IdlW0X70Aur53r8M9gaKUDfGQnG3/JLXdWc0iyF3f/2dif5QWS7bS5QM8hpMILRYMGWu
dKXaX3NheVEuAFoYAYKaDpO2/+W9Q7/k2hsb5aZzBLUFA7MTNVO9rztevV78nyT45JwexveKs9Qe
Hm2DxNxoJRfkoB07OJMjW9lf0IAAeJ9o5UTsMLsAUxYGzhhnB1CNxq513xwcOC/Xof3rWtkqCuIv
ZAt88BIRelLJKSQpAlfBHXqixW4krSGtcxRqWcw5V4nOTB51cr5Yn5mznnfD0/g/etUa/c4roQQb
cwL06OAcKDfUBVOCfqrL5M4aoRZqwAnSrClPrK84JmsGON/cgnv6SHKV+Uz64U+4upe22T3VlAyw
Ftf0tRwliku+KGDBjGlv9A7rAHrlr3KgyKs8PP+CSFIOhNKfFNNMwj2c6mmb19eBqIhSVfp3J+3f
SUiYbxUuy+DRObLZVfYsIley3dbeICD+KQ+6fWDptexgh6Onk7kVSiabI+V/RvfVbKc73SHZmQlv
ajd5PjTkKI71jYotcq62C0bR6+g5QXy0pMetga+YUxSXrOlMZc4LEVgWE+SSo+te/wPhm2poCh9+
2182LItkgkw0J4kj6AO/r7TN1Q0/O9Ke0VL2ujWs6UjqVzYWsnZ0b74A95i6qNcqcCyQMKm7srcF
O6bFbYoPTUUr2Yxbt6uszHMqK20jYrH7rwYS7gxIvDD0JZmhWM70vqU8q9SR7XbLA55HvM95fOmW
4WJ2BBWojxL4UbSsogqApJMT/kaIw1W/+Q0PwBRhK8EmiTR8In5E5caJQ0LN/GwTzzTxWdRua2rf
FVcjEGXjniKLsCxQJ4Lpuv0JOMVp4bd59deGAzVq/fEDpgZGR5n19TlfI8cBUTaREVUVqggAaGt7
kWa2QwPfKsluDUiwqzuDsBmZTQjA5O9V5ITeYm9K3hIsKTNwoGGywHeI1hcik/wqDDUU3D/l64X0
vI1o455J4lLIT0uZR2bsZvzkkH7NYJZox/q8IYZE25CrdCrgztoUu+O1unHZ28y6cq2/LHSzRFQE
KlSywApzOxL/X5At3kGMAt5gsDgUncV4hPUm2io34Jng6EdVKVtBqKyEZqzgQCgy9fLUXcj7nL4Y
t/1+geV82anf5iNpoy0O5nW86qCwJLA/88Lw6uMCKCR4G15Jz/loD5MTDN5bsUqWMWNXxTmpXyKO
Kk62eq7MMA9P3WOc6bsVeUKwx9nslncNQz9tXvrbObd8WTwQjm40Bv2VvhuMbav9s9Wy3FzMfdNz
Nw0fA+lUCRk9JIzjE/Ka8ASfX6iQFoL+FTDN4jxwJe+VqOzXmuLNU6oS+jEfdcD+lQN+WvAPOnEB
K7WM8ACXiBM6J68vphYrmjvlU20+i41Y+7+Z1rC6SmdeMOkqaWvIqvJsfqJ5xLlwuO10GN0kXVgG
gnzC0OHgX2ASqTzQWkjkKN+e2ZkA90TTUP562evT8dv+kFVNSgMuU73LX1NTGqHHkG2AxCqv/Jmf
NW39hraCDH6jFJ7pKb1grAiHFKKeR7JCkFw5iY5Yjx0BQYnfg9YLWFJbfQcb9INcehMYnd38AEvT
5sh4+TvZTd1qFzKmSuzxrlpPmticlVjpv404+h629clKjVy0XaVeS6IlfsnQ/hfPQjL51Rvn+7cQ
jDt9ywZH6SKVhhwkgu3ODJbtvDbIfYPIaSSgCyMbovfQS4MRs+jkUs+r8Bo0f9SSIme5JRjlJrsc
vTUhj6YQmUrrBgoCYXXlnUTMwRjDt501jvyKFoxQYTFI1QNOWwOGpt/T3ZhG64rqi7Q94yv616mv
3JK56/j+chXXlgcgbA/llcrxkDTSsXamVc9jByvHVHAqCi4BjgJb16w29fbhrkPwZMifze2y8aIN
rFb1PxEDpVoHFUcnTFpm0G2CQq56EaJzSz0Apxni2d8uEe8TXcDM2coPpZ/GlYfHLCyzyfjeGXJ2
lCz1KL5tWu3TPVxNz+1ImqEQZThj+bC9RF2q8RHCl4Va9F3S+oTJc3t68dGHKa2KZEFqAbf9ThF8
+lGrdWP9eQRz4oHQaxIhQWGqbr6G+bNs3q4FRUCzKB58wsCDSEwGJiETRhqGeJCE3ZXR/dlqQH0A
eReIMcWm13qaQEPtvdV8aMkFlC3xFoC20bM4NyIQGYhC+8c8TqpIJJaq25FSPh3Ofi9j49IlBCrz
k/S4dZ76OkM1NDiJ/vI4k473jhHumD6qZVL65JTko4MiVmLRGLAIQTD4ccvulwopD0hGVlc4tQqg
u7metkoaGSF/t53k3OnF9PSSlSOAsmuAE6K9ikd7me+vBFr96GEP84JjJnmPn9oHG9/3rtP1S7z2
fdPsDzpXVTnXCWcqzdRB2ETR86osvbD/oRLl0MsV6yeZX2Lgl5BkyO4KLeQenqIdZJB1Lrbgs3OI
0A/gO5TOmDFkkmbX2+1qLSBFVzELUZNWVqaHk2NAPTX1E2CclNeydCkLa/SeKvPhYERPcGIYbNFr
gKj3N5eHNeWpBaFZKl63wVD+rzHYvZ2BvWvTKV4tRrDTXy3HQZgzuJPAGSasO1cFlGCKlQ2IiWhd
i6XaVs5isEo+JXR4v7SeyI2r0QkB9A3W7fz9kOOBTgVfqk2c8IOZbObUd7Hi0fDzuZTHGELgaMyK
gBGhwzcpj3a4CAWy1UcG9Jn5VE6dJLZggbkmsh+qGhTxRW9j8dBpSiamdL1KCi8LrEgS00NNdvSL
djMC6AiRfqzJX4qbczqXyrK3FrcMn09ugD+E1wqlUUcN180KC/kLalthio+8/Fsrp7vxnUmzGium
PnMM3DnUSPWWxQsWOh5Q1Bl0q5N4BB3OeWtInCEbvVml/nZwEZCwtVuicRaDEdYrNf4Qfx2lKbfx
w6hGR4HFPYDcQWkP2H3QDVLndh3d2h68paVvHhTM8ynVYv7Db4jpfICauk2OLaqDIOpQMpVGLj01
LSe7jIad6Q7vcXQaKKZBA8E4xkYx1RWYvi7c8u3kiJ9QdBSfvt2zjq8NkSsHINSH2Jnf9V6RnwEE
Uo15IAlsnPQtV23teODOgoV4yQ6Xj9nmKrvwVv1Q6eRYw+hG4QobCvUbGcZw1LF3gD4NaUrse1tF
ESLkPhNIdnf7B6F7gdVH99obO+DR/aaPnME+on4bWMUr8GGyC9YAlYDI2hB9h2gNXtoWCBvllZUd
4Oybk4xw6NIi+1h92lH64G4gMF23tZC9ArS5Boi81BOKIc9b6AaYPha0qbOVAiXguNWFfbv51bMz
eBny9DxZApxiUx6LJjuWfneBgfVjjkaD9x6crLAeu1+qQRTU0wQiLdxkUD3pA8djCCShpDBWNg4M
DwnXCiMFJ0doRmetVj4zcQgKge7DlgA5HN5hYRbFn6Wqx60pIHu8oRh7HZKxiy40IEpMnZyf3M0l
0/tIH2BseRdRZ4EN8dDmh8D90AbvM2/zSPvbD7iNMvcA+QZ2oemOYTW0KrDVGZ4pWgKXQRS5htLB
p3qdBaj18QACCZszHG5a2hFezVVhJgmUvxAeKlvtli26mDwGcOF7Y9ToRxORt3ZgM9hHeT+Ikel3
oxiKygILeT2SU5ISy4nY11t1hWVE9zN077vexAJ70+KIe4SrvMmNyAPMteKjKjjs0uq64wiQ03we
wBu413HqHdNbd8dwX3NEOwtTD2TEPEzxZdo+PPWec4FoDG1M5EeKDnh3iReZA0+i+XFMvYfeEpVB
iI3F3oloJAzbNEpQjk4tlMOxMtBRrrNhbLdHtU+J3QkRbfH0ZtaRgfKub4kVEyojEbaodE1Pom+u
HUG+SBRPjhsFMbUIwxuGfxr9i5HymnD1g7TEQHAfBl21ZKVD3sTLAj3xYixtNySdBqLTzt3DbKhz
yBuwVS1sWMaH4wJegTSaG9V8uZmveo95br8esCfHStz+FUYwuKLM1a1Zth7INR9rbC8b4gv7DklG
eUjsduuvBaRNGDuQ30kcr9/3rLLzDe5IfVEECaOx+RhWdNcf3EFCI+hyM+adScC53paILGBRQLMb
kJdkUm4XDSe+lRZiMhpdfyB5K5bo+hgruHAETDqrdVjl2Ib2eFL5y4MyVgne0Z0ca/vrTz/UqFy7
iZfx1+ioxKEqismGg/0EFaL1XBxhVgWeE6XCl51zs72Up0PJwc3RTOaB0+sS0MMp+dm+B5ZWR2F/
NObHO8Tr4hp+5lMkJ/AwxdqPWuVIBTQ3MQvhbykGtj7NolAUQrz+3SIAeOPpclhy0YzMkQ5GxiDn
bVMGDN7trOmy3PY+J/sMgsIB7D6z91ue/3wswCcuLyAuOSAS8dumF6+z3nlLUQRpGiMJ3vDelaWX
FtacHFndSSAqZAeRsDGz+bcLYciDJ7k60++Dt0ita3PRrxi4yLDs7FBL/qdo8yWzpTukFoY7wC6A
3MQIOqMIRmN/HM4PeTOi8orISRejd7oLyVp9DoKRcK0z/BnppHcdxVIEs3IStaCHtgSvN8awDAJn
FR/K+IOnqnsAYbWo1C+SohSOFiTaKwIaEKn4Y4b9RudRZmGPuWzy0gz57nU6wjOwTkPjHbi6NhTb
A+em+wpGxUvTuxscIrLFBLdLHSjW12GWfki6XCk1Y+wxUjnJ8j/asradq/YRCLRBv7xL8GZQztzK
EY/JjiicsCnyamg5rGEqUk0pTPQVaz8MTZS+WT1ngHTsCprMHOmYAZdUlXEpEPRNqgJlaubuDpKD
b3RPOH+zzd6ElL/g+Y7Pb+C0PFKlpOjhgX+lr7t9k/n2ZybmN07hwWlD4gV9V3joizGt0BWKcIJV
WKNwZJyBE+AJciSZfO6o9aqnc/bw/PEp41G7AUv8OHJzmxDt14nLyLCGVPoE6MnUYlWse8UIde0J
znxl8TvJqyNCvO6vjl6fjMH/OW9XH5hrWIBkBr08XFts3e0NEurr4WZ3Tcmh7j1NyhjyAkIjix1+
rTC7VMBxEBkpwlLk99Aqp5imhkuGmhxRgKc9+fd1xYmFCYKCeL5BxxY8Md/thl7KsNsbjJ7ImBqG
x/0e0Up+alvYhOJSLqQLw9W+qeHWtlURpymtpLN197J3nTc1PSGcLhBYZouMnIBq+ITZZx64di8D
/rlI74b04lgWn1Zzw1uix+PR2U2nBS//rQbFpA4ieBGbGH7sbwFimKNEKgXkRqndA40vVnNTJJ8a
2hxsHBqfhsUHdm5FPCQsVKU5CqQQr+VLVoroCYwJxqhmug6Ej5vl4u0Z55VV0p09xJDd/Ic5XD06
v5eS1/zy0KU/6sv8qM0SX1HVHvXN5oYMoWcvC2cnxxyvQL9hcvWyx464IRAdzZ5Qr6hjKchNCCzZ
YQLc98aXm2jtFBEZxsPsd5KOWUcsiOyAIfFpE2Uh7/sxdwXswrXAxccA2N1CAzHKnCfP7GBJSnp6
FNgxP5KQMfOQRzLC61iS2DLdREW6CoSZ2r6Az9Tam0HwFM+ShCIrHwkonMxVoa7dXlHHbOSJd1bB
AOb9FDwpxxZQTS7vi3hCcJBfBWkWoGr4cLGFLqpROcGrUOB56bNURcVDv4C+UlUzz/vrAVgIrMbB
1BV6TmecjddJ9+3/BYPv96RGbr/sGBigc1xh3V6jIPM0YfXJWo1440fZ0QeUZSJApQkGtnBMoLBy
L4B6k2oVn7IDWWXUlnbV4jdb2CSz0/4NHTFe3I0u3u/1TI1nWy/WDECExXt+18Ti2OuLIN4fyc50
fY2NwU0aLxkGB2Psbq+LU/yfTyQXKSmWGtIXPZugi4k9E1GOm1FiiyMf9hUqGGHzaEQ8GUjZhQRy
k0+KtNC1B6tk4fmAeXpLf6Bqa+VXCSGd6lyGwCszfSIpxM3ct+3iswJyk1pOl5GIamajrgvg/NRi
ervdYpiinwd03Wmj/CQOzJubsv7O2dqm0p8hyi+nVoJq1OY0AVvrdcHDqgj5bum4E0ulm0PGDErH
5A2/YTMZs0JlZeTa8MksIYw0KQb7ivbfM++khWBZKoLMT3SNlHZkcDcB+c7oYBtStkGcPBGydlS4
KkfcY2n4/JgCoy9oJ9K5p+gkMSoKLsmNm9iLxILNkdlP2Jy83VI+iZFtKdV5ld1eNyUxF897kqjN
1XJJV5Ai43RBZTcyVRA+L79NS3fzPEQWcks/xQ6SYqMakAXskgNld4kBi3u1ijYEQ2thxOAuQm9J
ZPTx+R6xGRB88uHNFeJGuvCxwoMcpx6EtSUmy3a3+gop8nl8FAFu4WLdclSLtYa/GbCxlsKQnkfL
XRPYysOg2vp/Yr0P6wMFcNRAMnDY+WhiwDBhDl19QxR6BiHfyJQPW6OnKpfvKRMcEf0wURAqPykc
fA85QmNS88AD+GxgxsEHQ6n9Uvs2/ibe3WzOL9b3rxI39sh3qoyM4wmRj2eSVufM/NuyAlp7/WOw
HS/iBhwRLiYzaJAIkJHlJrANJEAmot4WXtSdBW3zZmP0t/jP4wUBZdS0n7iM1CPVNP/K5k2V+CmX
WGjPyXKJHGKT9TSzWQOll1E4EcqoV/e17yvIFXU4VXJEKw28Rmrx/s6vyTRB6+5NGnkDoPWu6ejf
JhWKx0sbFthGbie46FyZ3ZXmd4U0HwOkaK/+o6QGgGW2oy/irb76sliHEOWkT0VvQ+s2fZtwkXK3
y2eUFVWXNdkwEJJ3jMMk9D82FrFJ8rO30lrNSzqIc+8fYFIqeMeTVKuZQXBkEnBkOdaOf7Gg2CG6
ubJ/Ko+3jIEJlDzoK874pXlvuz1N5D+xJ+uJuU143gXIXu491nKUpuK2YFZ7YphNe6C6guFZObg4
KD3aX2A65wOe1nYWSzyI7OonRNWUVp3baOFOiEv74IUVKIesdn2XzYWMHGwThSaNsT8b2LsWm/2+
ssoCIt9NZf1VeM2uFj9xZy8nDTNa4wB+0RLeOztbWWASoFL20a/j/3Bi3FabSW2k6v3Mwu7xaLrz
VDi+2qHdQoFnUtxHGUNuVFOc7nWjhkR0cD6c3K5OJkxdC6Xjw+WZ5gVJo3fUf0lmcP7tne/MJLSv
9wO3LpfCx+CS4qsgoK/LzCSCmnO5eON0L2CN8DUWp36DXy5ESB6OVyKNe3rS145fWQZ0Qcgl5e0U
XxdP+tWnZ+tdLCGllLQIxgT0Rv/gbd1NIzA3v0TT4BTGvqUzGq9qt4p8fA2cdGYP1hvcLNS+8vqD
qilRa782YCTeO6ZUtoxxJ2FUmMJlaC/ohTNLXD3+URn9MBuqbSns4MFGtcNChXh2yo8zJXPxuqZ5
HHC08d81VsQ2/5Jn/6p4oDXpzJ3tex19K2Bc228iwP1h34EAi8sm8OZVdw/gGlgzA6+u0K05rAwd
f3bI3DmJsIog1QC/9kRnvoEHMrCj8zAGIGaAYYAgEmAY5BZ+Hdd8qgufk84jaS2z7AUALiut2xNN
n90UyffbP/N9dy4tX17WHK9/kyc5yffuZ873wNIK1U2fawCiVTIv9eX5g4yJNkWZgt3Rt4W1GkQ0
DTHcnLDJp/50rFgxHt6LZofG1Ue8z3T4LvvPEql7hWu7waqMQ+wl0LQhptxQp/nEWk/DHQTUqnyk
l2HX+905DUWHF/PAO2qFmitdZDzWMVJXHf0Kw/I9x3h7C4+vImCF7ky8WillcYQsEW6DNIInlZqA
EmXtz18i+5JG+TTDNR/B1s3NsBcGvKVsqT80u9cwGk/GFWKZebYgG7u9p0HP9q66/QZ59CWyOzYq
YUJN81ZHpsGWBl7rl9+xMjV5z8GeyslvPeQ+zFNy7Wrh0YtyvSEj4scsP1f3ptoTls6wAXcuARgY
JetEcVDFf0MKcu2o13wOKo5zEie1B5CjzvcbNjJASAOXimz46q3P9XTEiTF9xZ4osBcM+24IPzlG
B4vhR0guYFpcDEyXwDGBMJ3USbl+OFDFJrSJT6FXnDpUYPCM+0QECa8HWFAxyXMq0+FX7Xm4CQmq
1A5OawcZOwiweyFqepCDcL07xxV0rmf66CjQhgfYk34Ia4rPtcM+iDMP0lX4y7A47UzoLjNHWE22
xHc9SyRcl4r1T3GSuVCb8JHa2PHU4/Nf7dspnp/hbvZ05qPaQHmO2nT0dKSrLw8iBLHnWCRFCSJJ
TVk66/8sEh5V2vtb2cx5GAjHVH5D+JoNe8dcJVnvwCstblNIFvCmEurq+VebIebjrdjNCGotyn6f
UnmTCdD6HOcNmPTVMvmu/5EG4nuxDmfunq6djjVac/0hnJIq8BgrJMZf8m8YKCP5yXn+DB7g75pA
S5R5dfbYSqVv6OGzBPzo8U+ZjvvAzjRDxY5RsZX+Le2++RAb1IKfRgRFA4fTvcCii9fE7C21g2U7
fC0hE6tbrpRTUokuLRexW7wfCwgdtNnAjJjJ7X/JH28bS59AH5HGLgWIlR5b4m1LPNS8Gcm+tWHL
8AMICoorb2QkcMYBvZJ2aU+4A84ZsP4Bcmajsq7FVCnhR/XRAVHHQ3Eh6NqtN/AXM3dZrfD3ESaM
X7au77RI5lPW1Qp/daByaRuM0DvEXBlvdCY2xe9oO/Le9pD68OdFNTCp3E48UTsPqemnKxeODWKp
TmXput0PAjDOeVoC956lJ3TDMDs58lC+kEJk4yXdRUnHegJzS98NIX9SFmB5bw+fIYyxUthwi/pF
Nb4b1aws2PEUl+2Xpo5hibIZVrOpozoT1cLepiIv86NmGZnzxNMlAtRdXq6ftkQxVjMN9QC6dxr6
gbTjoS9t/O8NGOnbWrohUTugfe69HsygmJ9UIUFRGAx4YuvgRWRCw6Zov0yvJ21W0sAM8ptNVTAs
0wXJqSKQmPYn8iKswKbhnIyqnUaPVNuZHi0W0OXFEIhiC+egnYBRua+LbXxKgO3PI4tcT8xhFhNZ
cmtM8V3xxM9sMMbo76tLstl1Sg00uKLH3Quje22r4ZZE8LI30q6BPhma0XqRZVSB3VgnRWiI1FXT
WrbGCoKMJM7fNxS+Wj+kDgr9pYf8TNpVI3VmdJfXJG00D19xMxvdxzkjE345iT7SsRr6tTP/YEww
cb/UgGuDqn8Ea1Vn+dTgF8UbWGw/MXxDWVK4ZTecYBLHvRA28/K1k6jNbaELH+ZdAMnhN6j+5tZl
2dLhYdQIpWIox0z+Zuy3nAmSM4+lPate2V18+8TCzQdsQnn/x0h75cCxq5GDn7nhtsHIMM2wroqa
rFRS4+oaqSA8tgoHm8TeHGCfRCalrlFP9gkZFuuWzh0wxSeeUlEPUefpVowN3EGro+qYljytxLkk
+aVnT5tZrTZGjrSWScZrr9Gnc5JOGXv416f2GlDldZqz2QLrJF611i0BHdKPc/TmfbnImlgflouJ
UWPMTZLuKia3QP1I/0+stLWl8qNki9saO4PUv4gfVhlvj4aS8tx/UmL/bWz256rq4Np2z/o5MxKm
gxRLbIm3fsRVO/V/c2M6zimMyxBoZduL8cye9vlK77j1vKyG6tH3rqW5vSmKD7622IjnAhOcTh9U
v1ThUm7Fo+PGZQeOrjmv7SDWy3hGPSS1PwFGqiXvJrAi+py0dVU26aVj79Q9LBeiudMBSt1ek5sv
LsLpkXcxfIcL1kiREvrkerN+iEzYNe1GhxQNiYbqJaVtbaG7tmEznds9meb43qv8u0Oj2j7fvyD/
fLxHMexI5sGng5hVFo/cAGt9uv4W1ZhFroB0Vks3YPCi6lsr+w6BaDqeza0Xyft+8/iQjHJrRCQH
BvMtp1HmQrIeS8xi9BqWCywT9OAqxBzO6MEEIstxPNA36vRN2yxMCjuWSIlPKEJ1awX/BsfXMifr
u0B+5y10BDzAFQK0xgq1+hsRD1Yo2ANkhvkmWS60WZgK/ZjOkipZ8Hhc71TdqWwSJww32bGmfsLz
hXS9Jh+p0cYT+CtyUurN/j6bBrVGtidO3Yonr6MjkA3pCAL3qwTGcGhRPHTVbled5XkIqnz/wtRA
rQoyt8EcC8BINyR1jCIvqcbLUC1tJNUsBnnVHjXuvzUDLFb9GmumBnLW7K2WafrTA0OdQgEA3At8
/m6CuLXTKfqgx92MQfcyrfbJX/HxmdYeDkUu+7gtg8Z68QixlFk3adp0O/ZjAxJCznocD094waGA
zZ9I4JqEF6/FDFjtNmls0aupF+WZbGRd3j5Lhi7rNApEI4+QKMZF02A/TR1uiQEDB3/8BOmP9X3u
1meLEwcXWeZK0WNRikaWjP/ChdP+9864NQFfUlElGCXQ8EDKQ3GH35S6zHKf/zubNqnTrWaoNccq
JBXRwkZm5lWM6DJ85a4dnlFox+o3qF43PpXE/gMSkhn9f4cqGFxB773SnHbGto/Jv6Klzb3lxKnI
2r1Zen5NM0CSDfqWmqunPPbEU7EGkMQSIp6x9pVdQuHypeW28SaWnQ7a8YfZPwT/G3xij9oKXbqh
4H9hLtWkg2m6nYDkoKvojUQptb8bnVAw1LMKKjHzJP7d00vn8cSw6SqvON8B3OXuDQb2Kavhchc9
KIdos8Nb2VawN6z0HxqQA2hyK4gcLnafBB+f2emnJxiL9dGe0MyWZBTERlYYO2hfecaMPIFhQs3M
6xnepzsjqg9CpQhZUpg7RGHy/6n6jAozIfwG+A8iXLYE9HMGf0hmGnSbuGIuuBkS/rHAhfLvt5eD
5bRyJV6+vtDA9+vMm55Fi1CZwvuIfsQGjy1bBThfO2L8kSCSkGYHhDWCN8xpjSp2z7dEAENR1dv4
jyvzN1SjgmZ2Dj96LxaWxQwEbW8RekS6rm9eIlf2df2zjl9Z7b/vu3YMhHVQsiu7oZWZ4m8zgmk5
qptVm13DxQ59zOv++KwzWn4xg1yj46IPk+cfwpR/AgzXEZdxa3DwQO6O6DqquBoOEnTrHSv///6n
6kEX7YOnm9gkgpdKUeYv6QgSNNc95k/54Bin3P/UVj4a5HWhB6NOB9T0SkKXGyC675uRc+yWJL5K
WGXlaJlOL3pfhJgFn5fzVBpGpe0yO/ZDMEvuhMZl7ylbQFuZRsLsUcYOvvjy1nIsFe926fC2fNcw
TwlEa6Hvd613k3z64yfDQtXbzbJiBVNTMNUZ7SVu1tyP9L6HxHpO20o2j69TRk9Jso6ET8ojjBfS
C8qFRwM5LoPDKPLRrplYO02B6ULIL+B+9MNRwxlJjsvwQtkhNJmIQ05e7/9R4gBKNdPjd+I1kagm
183uXuh0Lmdo9FUVHUuFCtZKAmk4onbP9OIchBgWeEvz/uJv63x5Evlpcj+iOpf7VAq88J+uQTG5
OXgVGWJpd2oNy5TI22pQ7Gc1X/inNVYlCoAZoG16LdhUwaqF5c00sZWq/B05Kxkoeo5B2qnA0mEI
4RAp/XAv39Ppd15ynfjkEfcKA5A9l0/1qxNJ5BvMbgAukf6wgLJ0G25t0e5GEzJnjqSibf9suzUZ
piwDgcA+E19ggE2Vf0+yMatNXPakXCT+r4mSGbtTt9Euu8rf03dioEtQOYpjng9rZ3sngKaUWW2G
FIjIBS/ohaHpu8vFWNIJZg/ivM10ndSIr1tkq4OTzU7IXHMimRYLe5NNaYuxr/Rz/ejDODrPy73i
DwYX5MwX2ycgPnad8Tt19uP7pgnKsUxevj0c9iLEr1Bk2G+c2EC+ogfyDcarEEz2+1ROSsB9ydw7
V0HNaJmdzR/OT+TWf+OVqpO6WwZuhRl3Exemm4tb11Sd3dvjTJyF4lWG9cg0o0uVsHHDzSuIdzOY
r229+EdbPMdQbwbiEsSPUKG/wIgHu+CM/aY88JyNI+Q+xHqzQhvSeuxRkYDDsdC2o0id14PqG7mh
2T+vXWD9TNIiYv4LMs/I0cyWcISYyTRQRbpl9pwWANfkFNXgqZwgppBfIINGERuG4bU09nwpUt4G
RWDJoYm8by1qFVCmvr/LFgJHawXkA6Vxkn2n6aVh5kZ7XRBaujvFpEDah7P/brQuUjPUXNi8lvl8
Hj/Yqx3fxoVo1oon/P+Rl733mJ65Ky670pMpdWLaR2ajXrmmlv9ndUT7+t0lp9qHso/CdQJeoTU9
ocG/uswEQ5eHGmkeCGJZxAR4YPcZni19GXweG21YlzUdPL+JLLkm16DkqybCc9GeFiTisJzJ/E7O
9Pt7sQQAj9GolPgJ5P3Yz9NfAmv5kz2z3qSzcRCtieNHDSiJWIJeuX3mXare00oMaoQnDgUGRCp9
JSHDX5EG687UK3vf5dj6TuBANShGFR8zMSRfQCVSqFD2omi5QW6V7w/bUadnGSmWwx0HYsUr898N
lGfNu4uDSNB86BqgF8h6fgCBym21KzAIzIPuigP/cm1y1Sz7mmAu9UGtXXr52bti+R1QLDfuxLY0
9VB+WKU92isQ2mR+HFhVIr+trus2dtNffc2FRTnemvIo185mYlRWO35WuOj9xX9pIFk/bKjugHqa
AqoaZe4HFMDFmSULmKkFRq3APe1ejCvSw+Di7qiuSANElFWhbGAcLcw0UC/oTOW7Gyl8emtgUwje
ziA4UxwxB4mpqakwQhBMFVPVJAZFcIv6mV4CknUgD99w8Fj4jgFCyod1sMvbJga8Rnglr1HORYug
YXlqjdYKtEpGhLU7Gxq89E3Wna5mjh5OtjHTWpLtMWq9oi2F46PeOvUmRNaP/Dt/VCRE5Gcko9Ly
3MsWX6tZDG9CNhNDxCfuRBo6PQJOUdUDVnEN7FNijlG1tHU5VXM3D5LAWiyV/r1MnYqhwnTNg9fH
eMksJ8lIvm6xyZvW5LwdxR8axJSrUJ5Xc0Z9f/FvgNtg3UBLabKS3O7nbMAUfP1YTi5tRsSCT/1O
wZAKfT1gcb55nhJM5IJ6kwuy7jPhE3nmuTbmTH7jIosJJmRzQBkgCD2s7Jj/dv5cwLo9IyiVklqK
oCt3tSAVBh6Si2CmhgofrNW0dbY4nQXrlYL3zIL0Sz3gs/p2Rc1byImujGpet545+2KysZWij/1c
2pzKwHf1Skr01UPI7zu/gza9bpIHWnvz+Ehg1BRhNqv20PVKbzDcf12nWa+HDDKMEyYxdEmofweo
uR2xcnDBAnMjpC11q9xnTd7LA99+aMRCzt1/Vh70q03j/V82rOQjIlSRmOtGv9u/ijv2yF+K+kTU
rRjnF2dwIYCX8Ja7L7dMaanwiGDVvCbdi/kxC/F0i3+ulLRW5YRbP77NEP1AP6zuZfL8aCwkEAaQ
CSnKdfqQFskO06kHRoLeyh+b0R1N2oOCVTEMCZdtnlQ3bc5ih/2y4lI+jpGGMHiioX5YGj/2Y7oX
3bu4kGufT6MBJ4SGb2V5cZ0OaKs3FA5M02xt5abIqknRY/EQ3AhGcihnqhkD0HPtZyknCMRDTx9r
kwCQ69FnpJr90xSzHMjOp2OOoO7i6Ryj9j1e9OmhwswG+1l79hk7468o3YJLY17Is3DEKg/w0J70
lhxuvUsL1mdqsUcGum7fcUdBKJc3S/r8j2qRneFBk/p4foNk7N8tgzlmf0S6ZyRsGdAQNDyNVgkG
qsHbGALzEk2AK1G+J6M8wHdgNG/vHzYAGVrTIWyPwmBwB7M6ZpxXD5vjop8kAGG40a49rlnjmUDo
Ks5u6gGYlSRAVCcRE9eWICGM7jxUMLPl6fKSdBozGgFmhS/Ct6FW/6ee8toEC1crBePywIeNk0zI
OeFzBwvcCQm9OyMTqIhN+VGuXeFy9TorY9/Q+Z06o4wKOdKMdUIoguIJxTawPSQstfngAJIpkt4t
Tj82lwn/T0z9wjK3HuXbkwGiKrmYOU3OCuqXLR0i8aWAcIuzBhzQ1J/jYmXk43A+J5wkx0f+rGj2
WWcFGt+R/XB9g8WwdTbsEarYrjiw9DkLFAXp8dopieeW5wqaBhiZjRpETFed6j+c+OA/T1AHOul5
AzqHTrTVCxip8YjItSn+yri139cLF0fY1p5LnxzFpw0IUe0nne5Qo5YFf5y+T81yq5ysbbe17t5f
/meKxLNQCRqWIto/F8yjCUs7WHDs/S5R3MUIBMnsJJapwWl6tS3+ymFDAAWXBXWZJ3JwQ0wM3Jzc
LBoh38drvvH7MLvcuV2jgY+ikijbvzHBq6eJThsguXEjH4CJ4OBaRyCZpl5cvOg2wk85p9qxKPiy
4r0fwfkBwxVhrnOupkKti3a8OKVilMUuH2h8OE6T7CG2X3XrTVtsiSQurf6DbxQXir0voTc/HxE5
d/A1kHjG2OAnzgGg2GO+N8DdhmdF3v/xY4r1thkPaiP/n0u/wQKkn3qKhnYA+eP5Ssxw/PsL9u0D
GgitbcOlJ79BKVfdbhLy1yIXv7jnptjSYU59IQ/jRdLXuTzJlMp2piLFjxIglX43IbYYgTyZoICT
rjyZDQavVxQymJJE7EjIi7BGnRvqLECOrb6scpYQIB8jW+hfUObXrsW+OmtOlWuR14QT8WkN7/bF
K+HoRZDGJgDZ1YtED7i1fNE9nJewXk/wv3T+PtjqQB/55FEKDNXGOPkR9/B+k4BO6aFhGFrrkXjL
1kcu35730HvRaxqRrL4FwCEw+dwH+OftzddgTZinwqxRiE0x7XQgnCxTtlUsoJ5UqsXwx47Xvqa9
d7kDuDV5izgBZg3UsEbAY6IFS4w/newH9tHqZIeCOf7YCiFqWjg1SNGtM2uETMWDkSCT+dNpzbfH
4xUnj59GrtC+OQbGc7a9BG4cK9S9lyEg4j//cuOy1z2z1/fFHYSFNab3E40s9O+vk62QnS//vUNa
5kM4ms+tUMdmkkFptmVVijBUuzuIKIegoojEL60C1vFyWwgjOtBpNSNVw33MPPWQWpPEsSdRWFwE
T7I2yDt0Wj217uIUoXME4QzpdNUYQuCZ3WkBpbS0yjaquSBVZggL1qtCAtTi6CeYZiTgOElbEAV5
x1lbKSgWhTqkUasWJ7sihXqFjTLlnQnYfB34Jp00WrdlxnmkSFrt46vcTQYejM0p4e6wzARGrgC+
562i6bE+ppodywwBBBjKMp9TLdBeSUcv1x8bNvd+DPW0DUay+TKrx/rSfTgRRfQMX2EJcxSle0+y
Evhqw/MlzFYmkruvB/2J8fffFMT5ciX9dSKHB3b5y88wHT2z7Hkeb7trlNzX4tQRnG1PeQjW08HF
84RDojWxDLcnXdE3AySR/RPSYNPPHNl6EE9G86Vt/st81hG1AlFKhHcVhCk+bPhCliBze/w+3Zx+
WCRZsgLf1xGzIA+m8bVHanDCnFvhGqSxS7XrB3m1P+BTKl52VudpZN0LfYcKPL63dWAZThjC8DZl
Fgzr4OfZF5TlMOgpKY0XntNGaIBpHaij9yoaE9sC6w4nD2GQ8kKBa2dVwdJSHtF6MGRbAxCnrZBx
Azfd0sCxCwqVZ3Kiz/dJf2Qt6/KYBQXYjBCLbLnHX3fYnsjkZLbj47GzZIzNTyBkd/T9hk34vvwb
Tlg9XvXHsOYAygpx4WO1MBYFhw+lbScmw8jk2GmmG/Q4AoUNHaEahPmUabk9yqKbV5wH0xPL1F2M
ZrK3yB+W7ZKV9IxHWQn+vTXu+5uMqS41+d3q9F46vxck1llTI96Gf+rewtcEihFzsZEiF+AbSRGM
QERFyQglVgssn4DP3lmraWmEDvMrG3sgFY4+MDsRcPYz/dZszKDYu3/KLPvTZGV/KtuXbrh5eaXT
Mnw5V6yOzOIB3o35nH+u2ZJ4pCdOteJlI5B/UAqF7y8mNzi3HFKCk19GjLDAn3PI6EX+CpE4Xg6r
OYCh9b2lgY1K+55kD+O+G+q+37BIBPbOIjJX+U41c7p5Z1UnBjSDB891zp3+gFNn2kUlqBenNDnn
cAbBFiELl63niJ/U5r7ZpfDocLWBdeXuRJthH4QTF2todxnK8sSSLWd1QAPJkwAGoaO9YDYRiZXI
s5yqBOL951KVQqutu+TMgdKmHsAiDpzGFDaHVCIzRKz0P/2zxinmB21zHPpTeNlCk/0m7rZgQlGz
9vBqInUD8gz0hE4ph+zIGktmjuACe0FgrrpB8EgUvVKjwZlPVlZT9cZQwtJ2C/G/YfAAXf5ZirSJ
NmqAVsvlmXD/Xosk1UeJm9MaCvez9DjsTmAjM1BbSvlyq1JlLFyvLVGQBWymyKFOt7pxkCAyOsso
04ijlaVaU48bD6Gsh4a4hdT4FW6x6Kz46omBOOprkpvVun2JEhYEhg6Nk3O2IEF6JcZLFkRuV9RW
0fR/S2+q/+N19VbSyCy8KVJF3XQxsgG4YxUZfGPtImWvtD7Xo/+cMLfjZEVfqIwTTXiLz4zQ9w2i
sAK6tuMJUPHaLUxoCfpHVXwOEF0fjWPqOCVHzBEcru/RWKhrnFRn2f3Vp8qkdQk4fm7hruzSLgYq
kZPnVlb67X1V68LMNXGKejlXCR57OQPEbxRRdkw4nB2q1uZpUNf1q91dAYm4IxX7RD4Is4UPEWx9
e+ehMJvZEMl5yxIPNEqrMO2gdTODmh2IZWvWTLylmXpRTQ9LGblfRoP9Rnd8bqJOUJV3Az5e5gOa
4Oo6SOrBvRK6tvnHioHR7tu59I2SNnoYSnFs1Kf1dMYhxPFi2Z07OPoXozU8a18wVPtXE1yyHHzt
qP6BOnM1vUctREBMWgWKeuhrwxsfEzMAigwZ4N/blVTgfIzMDKPJffrI4v/abwabhcaZ2JlGMNU+
ErAFUzk5K+ZuGug0gRTubp1ed6jJFc975IHym3v/LteAneS625/B0XVeDWWHg61/XHd4WdNcO8bU
4vLi+Dy8Aq4Y4Pm1OwTod7blpc3XzxJDbhDjqrBBK16J+vh08p7JoM1GS9tFYmsyuheU5cnhBR4P
nHscJTvuRtliOTg3ZuqSAZGTgyrRuBNXkSQJZXUPDKw99Ew+AP9CaeTu5N8VMYPYUJEuy1RHAjmw
0YmChwxVa7S802cd2Tq5xZeOKohDhX9x741j2PT+l9BeQMYtrUw/9Jk1dqZ74jHcId5Edl8qDunh
0OeIb2pPjH+QLqfzsiGX+iWL6qRRJjfqgnPCMeqsFffQCU0zw4WmO2sQC9ypFzwy/XdQiTlhyWgS
VifSxWrA4biN6+JctoJgOpA3D/NQRWVsglJy7FEQG7AAKmYYLtEluVSL12sWuQYrZs297WDpTzO2
iTwH0TyR820AuOuW3qcxVW8KnkshXzT3JjpOprha5IrPIhdv2P/iIf7tfozOkZk4lsWV21E49OKC
AZu8VmCqRGYqiPXIkEM71mu73VP9kqUASM1zxE31oGs/xygMKAYf3Heg/mVgMPewraac3YpDyvJK
ooDoSVZDlK9ms12t0pqAmDyCH4sAzwuDr1rK7Sl9g56fSeODbfAl35Tf2OGMYCYsF27Wd1lBwdp4
Ke7SA82vYXoozxDoF/vMDttse92vhaxIWwLEq2TBX190jiT2JHQyDRrVvO187tXB8EVR9sLRwlXj
jAjn/MOqENj71fn/nwdJgnwPxnDDVHHbiJw5hr2l47Q5e/zrB6iE5QVJwud4FNN89CMS4vGJbJ5l
1vCGrEq6sYXWngzGPPXxzRPXCjS3dU/pfk+qQmqIps4+LPrCm/2ffTdSRf7DiPXHoBLE5QZA55Hi
cpyw9u20NBoH1GD2+QO98j7CDCHCQXDdFz+Gnrt8+q6jAtXZS/iYkehjrJyxD7USvPmfe6K8gJVX
XXLA1fzVSGm+4ILOzo5nYoNW86lxwxwPHdF1bYk867DRfUTwnBCqp6mB2dk2rof80STDAJbR8tN/
U/SJgtiH3pFY1M8INbkK8CkA7DyVVzEKqA/t5vcFuGGxzwJMOhybII0uj9XjiLl6bz8nATiaCCUG
rDGmijKPmc95UJ9lqabEO6o2FwDJC1+sCllumGkmsAqS8+GW0AVyLbyHpZZb6Wa7jdbIPckZJZpt
U6sLabdniAG0MBhyKey0osBGAVesjxeM9g08BGrluFQhUx1Kr+Th3yjdpgm8pvj+PvDnR0DLiaQN
wtOBt1jiAzdjjM8rOVc0IZ+0/Mj+emkqAXuOgT+xafLpv0/j5hYtwZCYOTqsG5SHruFo7GgizEqj
ZQBlr9DVpR2XWLL3E4vQdaCyIUvKoQ14jPCKUzEn497XpHtHVbZfyqQJsbk9ftllWiEKT5NkZXVe
S7i7yL/8wL3zPtUDHtIeGuJ8+GyqkbL/GL7BAbfiZYMWnyhWp3Hw04JsTxdVDq18bv4c+QhU5gey
6SQgtY/3jBAJPa1lPGOKfKhYape2rLjNBI3pheqIDGiSb3EbA7iR4YNiyWKwLTxJHflkwMog0nXZ
6AX7sCZTdlb9QdWyBnEinBx3WuFYXH35MKcYHgZoVG2iwwalrV2CwJxDkUqa0qLHpVHbl/l8Bj88
/4A2K17Fc5tvi2Nfy3rO5HLshZxsZcFaEMH6pW0C1sneorJtIQ1xxiveLKwCh5DrrWLv0oi0Fk22
xIEWEk1+v8QhBbIO1DfNyy1XFMWzWmC4ejZ1xCayqV8fJnCZdzm8TjY6QLGxHSLaAzQ+he2fS6Yr
gGoudspwAZz1T0JTaAQqp1mAbK9KE74EFNJuP8HWUqJNnCk4rG97acqf4y4tGr1VHNYlw1UZnE9F
YWROIVelXJhJhteWwCv51+QCtzESm3OKdIplpTZF3O6lByUGGi1TTXA/0ljjW33zE3NuDcWhS34e
ciursl5VsSYSRehAY8Jp2yCPndFcc5cgYt8PXrarS08GUKq3O+TnqmKkEX5zBqsTfsvhbAGXZ6Oz
3ARkqAhBUb5vAFpESQpGcm1J9NtECbPhg2caYU7fUkvRvYMxxyAynL54JLAt+5179V60OLPr7Sct
D275jK+lwrbVOF5NToJHeNl/fF5zsYKrxpY1rEoz9GrPYIvRE1S6knjwx8zYpxBsKITLG31IdY/H
2qaHEishyTe0eTT56ydxO8dd43pj3E0R3LFa7S8+cU7H+7dqZxuAt2TXLMurBl+8g6gyA/Oed1nA
sbWnyUZNtn4m6U1hPUeRWyxw9J2jR8SfxaVtUZorN3XXNiPTwpmDW+FWS/4LWuI1ewSgoZL9DyRa
+UB9vWX83kfH0Mr/6qSBKPQR7fynfl41aR3atOQrIx2qY5udTFsF5NQ7fil4gZw2Xz2oBwPp3MRL
Wt019n7yPrlQh7gwcxnlW7fjAlOadl6XvC9e6ugSxutF4kH0dH/7IlLO/GvpXxI68t4fOu+Y4UPe
R0dZCyZ2hBmCTjWPsEv1QGU5+OujoAMo0bu40orlC+jiT7YiFlhfz9jhESKFSSoeSY8SlcBYHglb
hVjx/8Qzgsuww1D1ExWaXZXsalMp1o9Wr7rciRWeTphiv3zaELBrBJ3MH+rOAiHcLYPXWyWHIN1H
uE6FMLb+RPhJ9BC4ikkK29uf7X3XNYuzyASKwpoYI5nUwAIZSdkCZVLk1qO+OSAuw1wO8bhMfjOQ
UjHvxz8UYn2e/lzreIQo1gyaxqYPqAER+B/EKXzmM1U/yGYNmOHW9+NSeV3nBrJhdDxbkk/XIeUF
bSyo/2B26e9Eg3mbzypwEkb+AcE7QrCZnzaOnojA0TrN3qTqe7C+PoRCJFuOXxfIYjxES96YwipW
6VBiS7NCNCHbBMx00q+qWHp5Qq047PYpTjdnYIdXD7lB6VVe+BMzxCGTHHXtsA4HCDaJAx+ZZfuW
GN158mkfLye2ACqFKS7evTAMhne+UlTm5OpE6H1fPwCamm2wsfxt74FDZY9HS09KaOemlSby2YLn
+bq8gmU3CEP4+VU6X8c9lIPgLL4nWEkyvXSe94vI0AxHAiTRTXrz3Vl3NL+evisq2olDloaG3cE6
1/VycNuXNTFhtI46BvwRTGhl4uFmPirTbWV5jiim5JeXz6mKwGw/yso/DPwETEZUbq4ugKHDnrpD
wbW50n4YgJo5oTNLl4I5XR6Sydxb8T9ZknsHMFUTRdkLgQJ54PphZx5if013s5SEAiGjMCXic9H+
lSC4ZT/iAtxYBGLICt7K41N+cEz901yLZhQu9uv8KfO1ZSSypIYwBzVJw55gpEPsH2lmVlj6y+nq
aWtYdUCmMP4ndUgxhrb1rrUG87rzDF8hm3zr5WyQK4OesVnjmvIvStc4aZaBPIR+k+sdCuOXHEBA
Da+mxy0u5y84eHJKBiPmBx8L+pJvhhbLz0t8ygyGqSzOl0bDSlWbPY2w+4RzRssAYheUErBdjkM4
Va8RFUEoyg+fTrjQKbvWMps9tpORZ+yjUn30FUe0gf6u/r5RaT3FV2YAIVeGf9a+31EAbk6xPGYw
EsuxL2jb5BaF62I1PxA7Z3RHjdv8eeliVVdiZh5/RXzYs/RYH89YjDhRH9nZeb9IIPlwOjEdKo43
qQa1Y8HmJnytWNmbDrVw+mZJ8LDNzhGMVcAMuGU3WYPif9iy0OtMRMofYfWoAKqCRgAFbzOgMz5Z
GGbTF8DiixlHmmt5x1h10kXBO/h4bLWJbxnG+kL1CF7yAH39wFq1PYYhpWhlfGwnyzIMmEuqlkkA
RZkZQBbYzGYIDuv8SO+6QFA3OMSxrXhBcoF6S6Fi/ZcoOYZFV08hnBe+2oRhhiG8i197y1KPdaWi
Mz/yw7sO71FRTS8h8mKd4wfrXDKM2vei0x7J745FxqGmrRi6lcPX26gAhDM7EB6PAhk04oPHQFGy
4rAU3YV9eD0C7bKA2kNxrlueSg+ESzJXlhY3CyO0o8ocf6YAHBqi1b9jC4F56SfrDxFdKNcmShc+
8B/NthEDRggBdi0/5dSuVhja15qWvAB79/6HhT3R8khit+Jutlrp/FVXxUbBugPp+oAW1ZB7hywt
xJUdcInydIRLmFzgsNZU08ayTqR6hiyPb4QfBQuBj3zzpuIsTefRG2CA0JjWX2Oal1/pjWitnxcR
1QZEeGdvpQwT0M6PTsFFPdF50+EDG05GnGaSoMzx8tbtbhtn9E95P+PsCt/vZCtuonvrvs518equ
3UD6xuhmMkWEyiDx/OAgS3bxsyQdrrLElANktYSzDHSAmOi8DrVeL3AnnoSNjfjxVKuieHoSBqB5
p35jiIG24Kj6ufyw8BkTUSseD0g7PHZmpUf8ID1yrlhT8JaPvMLm1y7DMPlzwGB88HHkmckbd+UV
fHheaoDzcvmN/ggfnOb8DmCzosfx/aVSMrHglgFZ9oBJTN34wCSja0Y0VZLfQGNoI+RCadRLf7i0
tdaSgpM+kuBLkP5j1niV4a1irdGUHJ///1zCER9efa2bPPm2TOTIo53+cmAjG7MTFYFy90DB3vjW
n3AoHonv3Gx30szM83/jqbNuq2wKKcXFFhzp3Ejl6OnIvlkoJ6iRv8ru0KiA89H/00G0KMU7dMF4
y/t5+Wit/3fTKb2bBgjpqKLD0TsX+aHEoZFWlYOLS4KHsjU3l13+GO7WVIIheUnA+K4uUhuGnHOp
ItC9XxHa/wsrgnMiRLquMCYZZTm+DCFINMiC8kOxL6rDLI0EDKplOSo+23w5OehdIO+fwSKjJx33
VjIGLTaLHnotnEZx844R1+VblzGsQ8MMF3tgox25IdZKZdpxt4qoYyM+dsL+ejyPASETRBpSA2rv
7jzG5SNoa38N2slBysrTywPXQx7r7afaOBESGAt+JNio6qacfbpG4sD77sNHpek9bt7BLfHchXfp
RgmxTzaXVCs0Xk6EUPFJMHHC1CMhMBeNGWFOMbKTDgP65KXnbJKNnDKFDIduVsjKbA/IxtJu096G
hwV0OKqp0RcIZe+liE9SMU4JupnQxJdQtC3ycVswBdP6Rbeozy3bpCF7YrGmQjKXQQ3tiLp7lI3k
NU0N5NjD08hz0ijlM6nvVHnL9xJSA5hqrwPWwNrk5jCk7a5+KOO3G7J3GfjjT3LbwQ4CQGf0QbLs
ZYiXqTSB5kB7q1/UjnhGv60GRP9waQukJ/FvijZpKlL/D2BGSGs4klBY3FuUEaeXMfXSf0NwPb4q
Zf7VwYXeSuFFj02EZDctvxZi2I3PXY2Li2VUrG6Jr34A/heiNH1fE2Z2jlZdd0BdsnYGLzDgK91q
V6uPf11xt/PVe95oQ7PCAjqdgU6syNllCKPnIFBuS6iNr8sKarPhL/kIFituCXs/Qaa6S1rMcWjU
Fc/bMpt0J1rsmHcLKgL7DE1N9sxkPQthHy0+WPk99j+h4WUDo9zo1Y/jkm7feog/7MeNJ1NKvvVi
4nPDnY4268mZMFaoa7I71wPNLmUiExDurXhRp+s8lVTECtpknoSd17tcRpkXeL32t5oVGCs2rJ6O
VCSYbUgaQ/Ch5HQV6/XIGmKJX5H+xnit33zPAf7Tx6O9Dt60tnimIBR1ghNSE6RUyr2F3At99DKM
87UqoEazCA9lq3hNovHKEhZj9u1h0HpZUeDZN4rDDEXszc4wbiXst7Zha0BzQLIqYKfDu37+PRlS
foGwyruKhgQIavUuR7mIYb082sSRkFyVxwcM+mlyacbr5kiSKTXsoLOmWFvDVcyaDT6ZhvaTeRQB
sZLlCPNL++k3Clk/BN/OMQSdoZWJVK3SFAyrBExtzZLBeENgFvXdOmSwvu9+ohS2AsglalwvVzGk
QI1qtmPVz39Hfj/ZUNbDNhwtedj6s1xJuPa0ufQ9H4mHgdZVzrKCP3q9d2yEMmSza6trM/HVPVy1
wWQ9l39J1S8tgk/31noF1M1MdjR6YQAW2KWNWIeqv6dQ5o6AyziF//1NjP+QtRovxXFZjVGH9aih
kpoRaLIirab9diuUP0vBd9BzYdtgH1bEnAQM+Nso+4mRpOj0xqV9xogJqX2T1utigXJ9UQ58TilN
///8R5+eCkMGsKp2QEVHgjFD/Hn9XevfjfMWWaFpbM4n+HsXWTguHCEuLpclV5xPWo/rUR3AiKUs
Y1VvKah05PgwFhMmuk3rlKzaJCKOggW9v3Uz6BcitqZR9seAMu/6mp6mg4ZhNc5PM1NxxKyygF60
gb5gw9nCeg981jJmnugNp1kyh3JmwgAuDB7T3TAVh7xF4Iks9/le1qxLuFpgD6KU9ZKqJ4XIA233
XPRpnfoYLMhSRnQRSJKn5cbA4pcDNQGKSyfKCKmyUyWRxOA8CVPZXOfh6hACWzufDJcIME8+7s+U
77WCGEJD0s5PyoWJug0ZzUxVutEGMouOFluHg0vtKxEfiGYdXSkkyE/NHv0J/PhKiBwK47fC9HH+
llS191GPQ+uEU/MWfeHUxbfoRs4P7nsQTo/JV46/IskZv21vK10I15ewBAzZvK+l4JUHFGxWFSLJ
lya8aowJUwRUOVXc8JXRvcp9oHu+bza74+rEqJbgVKbKBnvoB3pzNCbuq9W1ZA1zliI7pda2mm2L
WkQTZo3Ye3P+pzbfBNQyAwEboqh4WRZzoNFUK40Qxc3eExZE30YK2aqAneb/vigVUy2SiWONtwM6
pimArc56YX0eKWOd+k/WYEWBdiOxg9SvMJkh6Od19EfIIFhEbjzT5n5beC379pfRMkxpfZkkmq4p
4MD4MW1xYzpUpR4CQHS/UVXQDUwQYZJxCGTKFIGDAb4+ghk5LkD/5/ieK1rm0Yp+IDCLFN/QuWji
8nAc3icKJoX7A95oDAzn+gciC35JcA1qt5XPd7/dszk3SR7slXEjs3wccDPcg6dDlLaze8yBvqjt
EyGI06WZrgE0F9xX/RJyc3fAlzWUr2OJh9O2xsDeLqnpaeIJEDLU6jHsMrMQ+TOOgVgAx+kLQC/0
qJvXxtZFTZ6ALx0ZHvqxA+CmD8fdWNHqJcvk3OGSgkk7ftBO6YmaHyJ5Pr2dhL3jE+owJexGUIDn
5A5vjVOD0/6MRcEhbj5TKmEj/Zx1voQqn5fN4TtXDVIxufUZryWt+8o51xxYWnEU5s/c+Gj3gLXb
g8uKJY6iMDxL6d4hnD5TjK23xZyWQMDtp14N7Qn8FaT1hBbINkA1WIAlcPQ/hgFu+MTamjEYh9Nz
zMJb80bv44CPWm6pDQ08J7fotD8jx6Fvu6qZXXfzRwLVGSK9HSGnTbr8nGI5oQgq5PijmpNMTytP
LvQ8b7YHeUS7/snFqps3OnTS6JczqwCNotZBAF6Az47ERACoV13GNx2qlvnxWlI9jCVP3quXJHtb
IhCBapHLi/0H8cNrSyn1yYTFdtNa1HCddjwlwC5RfXCp/s1pN0hQU0SBXXKm7BYSqi7Ar0qoHBjo
ljFzNWlWtYJWS+wARNwk71cB+7h387b0kv8Drs5voYIBNYd9LuOIun73lwYeK71+ev3CzRxAKy1f
qMdbeubN4a04gBLbNsyT8uDapOxyTpzUed96RZm3khXUbCXRzsfL2/YA8Q4TULH15RzcWoH1u0wE
kRjaBDuxYXuN+5h1OG1HJVutd/waj97H5AZXWmgQopheJykZQmeUt/CKnnMDnkpf8oeRopf3wPnj
F4u7jWZhrG817ZjJa+SMrmceJMLQY9qYoCGS0o9EQjA0FyF4+rK7Z6fnVNRvERQ6aKTKIGj3pf6I
MflbM1xBZPhHN9SzJEl2YYmEBSFSPikbKMvo9Z3g7ea1FfwbMNGlRZ7l0bKiLA2U9bo92DrS6Rxs
aR569Ltm0pju9rm0bPmYFVaPkC5hksnvenPKXJiRWiMZLVXI1Zns60vwEW1WJkv2JypwprmN+2Kg
mm7hIdb0khdVLsqbRb/PgwF8s0PuNbdYpJ5PkMRdHb7rnplOvxdc7DRJGsinwkbckYAHBicHzxxA
Fnoei+FXk+hgNWvlnhnhx2uFHc3pyTH9n0tAzggbxH2cYad9Ak4BHEcsgiHkj/LvVMT4eS2wfgaA
DkDhCAzua7Dsvil026YefRidKgsk2D48HSyl/ALiO9ssUjOKJgd2MUOPBa64jyxWAbZDyKIFIPUa
qWHG8LIXIcQGeiTxtvhWa+1AJ9ZTf3uIGVQgS5ExjXzzpaO3DIzzyv0bVDCAVmEXH76cjtIzLG3j
g1R8PRppEOYQI/gXb21G5QL0z7gRgPyR8C/WvjzWEP5gKDtn1Qlv1aQY2axMtUdAjlvg3NuwCWiK
vR5dJdSJ0x39wKv0H+M4yoUxQl4GO9aMMjGIy80RKEQ43nXBZmO/L3H/3Rlt+/RnPkucyP5znIoO
zG9b8IPS3HxCzHShwAYOM6UIfitbZTQzVvMaPmfc+FPbnU4WiR7kPFK0mdY2/5pEB8BzRH9IbitE
78gCJsTQKHzoobQnVY9HA/UxF/6wFKSBsjnOVQuJnwkUCQyyII58g1o8Psv5dmjUqR/hvC569XCM
1zvaFQE8qM8Lx4fHVCyOAMYjBDYWZv3qVRzGtAbfWngYV6f41V92p5mitskg+IlQvalK7Am5Flxb
Efow0zfyevuMyxxW+4tKvqaffRmYyrB9bP3rs3wXjbxtXkrqkk96LvhxCjpw0djN42bHYq1IuFf8
r1qW/aluJaa8fQdVgccnuZlpdsXLIsta9KR2X7zDFc9yX6PWhN643umNeD1hs1XtpsHbWRvHebqV
7w4NS6Av1taur5CzNFr2hr21hz5ErPfZNYJfY+oG+rXm6oDu6ufpckPJn6J/by6NH9EOiqEizipc
wWvoEVejC9P+q31kUPFJj5B0kGZ7EBGtl0KMmVqHVWEMxyhjFt23n7eC6qc8BBPaKsfHfhGehPX+
0TcVY/IL655KFguVD4r81QoidVO9v/GQAyXKVRnS4hIqettnnuirhJHTpKbzUqrtMYKBfuJRyDuC
746Hd2qvbsFdyU6MNlOBN8CUTqU8fopTa3IqnX55TgV22pg3QZpNrewQK3gpXOk+2rQDSKqQl3p5
GNz3fYrB7k4oOLVlH9CBO05R7rzns1BDd8AMz1D18AS1IggsA0TEE/H8lJz0r9AtHYWalkZXZJMS
5DfBL5hQOHQuHhBNsjyPb+Jdi/jffhKXCNVV93CtDfmy5Bwe7QRHr5jbKOUaRI3JKbfZ8c+5KhI5
WHRmrla1A4p24j0V4oGSkMxmlFXN4BR1vpvmbsMi6Hnd0qTDobHT8zjm6bxnyxvWV75sB60DEeOO
4e4el9lXyQn78DGQM1P4xapg43tCNEK/sLJ8scBL6P7anrx6Vi4OfjLXngMPNadYxk9XWgnxgSXn
9gJPaX/MQbIBwVLuR2luoUFWE1tdg+NR0dreXzdH8KnCpJ1NqCzxD+/kcHcYpyyYhtA5wjPh6fR6
ANtYHNoVwsvpHeiQuMzgzdjLo8dahyIiGOvrcNul4jGxKxNFqggMqmjviyaSqnABCYt0Irg8Xd6H
cI2rjpK+vYD63dppUy4TN01JFULpVnHt0DC2OBQQkujYsZabCw2eNvXNMbG1qZjjsjr2rXZQRDBJ
DKf++/dDl2MfQyAnzrlpTEWTl+4hLahAm0WAZY6LpdlMwDQc4RIlGL7+Dv3AfOUScwEHtHlXHa7t
mLMshsbM9DSSHjSPwB079Zv65/zbuqPcfRNgzZTMAsufiWDh1XO37KVkWYys1OAHQ5fXI1mt7Kpd
/rt7SUjryGoG83lsmZB6ruJOI13XLqw7rW9kwHhvwpCweHCtGCEwjxKl1I2eDr4eyy+DjLgYbARL
bQIi1OP1dHEvJBTsx3OAHXEO6iBovcbxi34XRSAyWWIhQRdJIdZkCCWWeyzytOn7K3Rbxp67xE3v
/2HeJ5y5LI41upNmt+OqKff6RZKpw+lzWvL9KxkVwNEkIoROIODVnm9xkQpUP8N80/ZhgvGW+C1P
h73yK5/wPOcdFMTKGKwpx2qMaWsI49i2QemcNkLKzclQbAk4Lczaxs9Q64GEw4GRSqsItZBDMZ6O
b0MaH1ftFEjOvEi3lIh8Hnny6bIMyHQ0vyKKvZakMInfyDf+MkeYoXYGpb+f/PQyDVDmIElEARCC
aFieQ0v14lVUHtfpup34oKjBZ3sh5r1sRp/7I9AARcsRkOymzlehLLw60WqEO7wOO42br0BMl3uj
3oJXiQxn3PWJ+eO7yU4XobyJrhtJi+gnxwBCdFKBONVzSSHPIRUxXbeLhEZHFxAMWQ2oWnX1pQK4
lSrM6APgkL/mWReIregQAAU5L4iaAF+09qa+WF1GgdiokgWfyTOTHNQWuHTWETHr0S/4yKoZr9BJ
eRer9+SfT68zyf6exnIEaw19GQ/DjGZ1TAZCXH/ldNZZPC/3X+yaQ+TrfR7UR4L+AVjFgnC93VZZ
cjyF22NpY2V4QEP4/2ZPGNQozGwd/1w2IlpWSYCuXvddv1lYnkHmY5PDo7LK7FjWt4kILrPYXJmL
vITHMTapIyK8NzbACGKwk/cVYBBj7Fbvwm9yPdTCqEgoQ0UxgyUUxgpteuB+rERb+9IDPDD/qy5+
sqvDQOAoDbJDr8ZmosXkN/8QKzVcKlctCgV2oaENLVoQEromiM8ldRL8sJM1Oi/Fj7/rIDe748bm
CMzaUt2D+PqXMViozRdJsqekGezZ+Vrwpc1ULj/47J8d7BFWdqQtp1CiJmxF3aQx57dBj8zgIbOa
kvGZDHLTObOkXuDL4RvzBUmjucU7PGMKnEs3jWdBlUjsWDd8oUJ8Y/l3cd5wRoDykA9EUgBCbauN
TOQoP5GXfFJpUZhP76uqZmKksYdNPlTwGDvcFH5siJBU7jV01tR3T2nBCZtW4PJCO7UjegbTNa/Q
WKjRReE2LtCystnG/LoIasbUp402s7t9OqsnHoA4/gXUnHKOayJrjAC3A0Ppp+xbnMHbMtb3VWiA
N/+xlUoVVUN1+4Z1MKYwzuIFHJt00nNmteezSdUrjubPn6OtP/GRAQ9Kdm4lLprWtaPeaWsWi3lB
typVUTrF51YoejaSX6Gu7ta2B+kCWAy40Z2uqNRtISgDZIYE9wiKI2xg/fOGRNmnS5xGrjoMRmJr
YCbLxohrl9eicLMuv2aN7AISeeKi4G9DomuBcD8wBZAABPmgCImdm5CzdKhQudYfWAykpwGy4jTp
xpEWtfGS1nppz8tWA6eCuL98Nm7LPdhCbJw4phAc/qhnkcj0Acky5a6fMxmw3VHgDjoo/sUHGjC9
uhHlRVkENO20s2GaZpYj2bwJSGnvV6DRStsXnexu7bmG8bEMk67wbx9JsgOaWMe/WDMooqBicSQQ
mx5pfIdTRoj+FBIN8qXtlHoYfvEe0HXQjpzYGWJDMCeW6w6IDFB2LJc0ZrOa0dYKJ/kCxojckFGn
BEH3hrITW044lNAkFxsUSw/6w41U3f++pe8CX9Q0z21UAGsGwR0dQnKcSTp8ycVpJ8e1By6XYQwv
0pZYZrN6Gt6hpmlvSaLHS/2Vs5D130d+Cr4qbdjqopId3K1WiSRyjHLSilCf343TjObSHnDgufWW
hLez7xg+BbHz0fGKR1VUQl0Gkx4Q/dP/gNdyhDY8nXd7zrxY8X8YL5YfesRZP2qmASjaLRdhz+xm
YV+JHGdDquwYueZ8l/hFtI9vZzNlPw8FO9FVKJE8uAgbh6V/mKGQ/yqhwOgKlZ9mS1MrQbCTg9ll
GNU0fsdq/PUm2fgxHEcJ4H80Turu16eZtJxKtD7stQzwfQK0qjIcuBFznaMKDnU/XKShq2/QyLBK
h6alIIHmAraBVhmRD2mtdxnD4NtcwxB+s7qbncsP5qtb9AfoWgSKSzz4D3Hs33Ata/976t11f/Xc
TLJljpcUWAYmALBNiVcUEoHS0XnXd66bKT71QONOrCsiK+WpfTH57DZBrl5Xc6QsFnf6qVVvi34z
TeWPUnLHmFAe4P12oEtD7XRPpN03qIwy7EDKHjJ2NVZ+KhplsViGttcKflukYXDsHlIlNVasDMUs
6yXHV5ezNX+G+EvMSNQmU4ki2uFkAKYLWWt2uizaor0RsCSaJsIcWWmZQKJc8OZ8bzywANZYE6kO
H0sMhhvjZle/Pc2qnRGClJDLLKq5ZtOLTZdrFA/dWmH3xxUJ/Au51M6peByeYloVhxRiQQ2ZeNsF
eT81TLWLgLsk1KPJ0JaJlrAg1uK5PTtPs6sybJe6Oi0O6RKRxvkZmafQfzk5dBuMCcgUL21dmi8a
TI7OWGWRpvf1nv7xUAC05gUTodqmq5X5ywQTmSN9MuJMoWcxKei2kfq373NqhpKAaUffsJFDwr3r
7xXGmozZR/5AFi8OWEQA57AGH00D83jQwKTC1tfGqMtwQKMKMWq4AtLr4F3dOik8tRca+4kIwxAs
3OcxJGCn4l48gXWTtXEeBFuaZOkd9hTmN1JQX6zIS9yZKxegrJ3TxonSNO5eiB94tNvPCOfS6IFc
9w8LEK42dmCT5nkH/K+l1SqQQCrdGBDoB9HekasKPTlAjQ10oFg05kWUn1xl7aOELOVltSoYHzNa
sF4VzfmdX5nxmvv7cJXxYG7AgFcBrBJFLtUbP5E5qgMG3beMi/ZaqpQcpIFRMwgWScy4UwXTrcXW
8xRv/5tYniWKXKeSxG/fMGh1kom8wxmo801d+Yumw6+EBQIcNyCsvm8ACQZDXURMuDeeaFNA0Omr
wOftJliCLpoT09c7dqwF5lWhVCD/qEY5B70LJhxTNHBdEy/xDiyYdd7zW9WwTqQdUoyntN7ycYOo
lidDZNLk5m+Nuy6KJIG3bCd5WCvPTJh501UFveFq8E+ZSVNSUHqKYPMH8KgV68MeoPmCqIGQrzwX
nES8q6eOZ90zxefIawcfFy+5hqSjkYucqD57oTqmC99fMU9ADWo8TmN8Cg3kdIkP7aq40MrzChIs
sUZOta1vG1APc4yM9Bsr5pLo6Ou4FrzcuyAu29vjHPV/MIN1pNMsqf0TL09MNc/CkjFFHjcaaXyU
DVdtyyBvTt/bAbi5BY1oRMZ85iFEJCH4VgTyIrHo7HeOhAGmaU2wdWnH71ZXDAlpl3paurFnE8Je
b7M6vZ6ycMJqg68Gtm7+lo2NIK2z3bs3YkSEgKv5fOcTKh901AC/VSslJhpCYuFi/7Zr5SCo9c8K
UUY8IlnxOjUKeN15J+8LZAPDsJSFXeImmo+nuK+YZZIx7cEHTtWSkTVLbNYUsHEkJMQQD0l1DonV
ylVlvUFFQIwKf2SCX4uX13oyNcDLmoXOV4IB9k11SuEC7kASof60cB6qGkOXdzzdKwq2cK31zM9g
RoqZt2mRHdnmSzcHd4Sy4YymRxEHYeDe0VF0Sh0LeLL8cJHW2MI2MdUyKL1OS2q8HGDTvnkNsl6q
ntiJef2mxAjGVv714XXmHNjQwlJIue8b1/xchTj8JOE58jx+6wI+LcpMy9eEr8engjm8GFTBAphj
FdfJLKV388OHfXTPQRWVxU+bXaCmq+OrNQ9uczn8/cXq3r7fr2E896dSJTWpwBTkErjS3Qmrw5vi
k3YFoc0Wm2VHoFlJG3iOTIjeIuP/OhCmBtiI9+X3z32fu1ojgN86rt5G5iTueaJOX2CplLSvzkd1
G9y2efpVPheOnJryPbKopcZTKz/o7WaZSoCmeiX6/R+lX4Q9/kHx3pSZra5QNeLIGQoZUDjvc7Of
cObw7MFvTsN9NTJd0058VrDYpd8jTg6bCapvLrIr/oBiD4nM665VQw+GE5H1ypiXWIN1cUeTyA3I
ar3jn9Txzne26+IuebfpXPlIdFWrrDuHTKMxw+jOs9Wsb4KT29FsuIodF0O89KTCroQlFavgoBJd
NydohZCQvW784tt29dNW4yPcDKnvjuOGT/Xf60jAKEvBIG8QhRF9FOQq1Kvc5zevRW0NUBysCkiL
T0MaV4NmwvSB4WPkCzbYXcTh5m7LRF83cjPaP66qM53FxlnmG/6kmE0rP3ScnJ6EGdIajWque1oe
+VL34cMb2hkNpg/8tEjAII/wUOvoeszgGf4O8TZ+a6WKbvKYIMtZF7WERh79qS8UL0PwwktscVxb
PdR/7i9CoiBB/KEN2sPGxNxGITd8jRmDIPOS0oHOZoTrW8vFY27g+tdUR1lWUBvi6qgVJaYo3E5v
XZtGJcGjvNRkOer3/SwYZrsQs5VhDNED7T3+GZ8rVJIT1DwOkqFtqxM06PbHEdXbUJJgADaN3tch
Rfgk+xiBJfHcUqfJ/YH/CxzzBBOr40mUJvXNDtOB3GGAChq21VE/RzQQzeMPEndbEwq94vK/uYwK
hRL3IjSg/0gsxYGUYKhsPNvrCZcHk3AKJEUkC3cxpkAUELdFS3ydis8AaA8Npw+dzncwOagSTZR5
MNoVZxyjrgKhLd1R89ITow7jN1ZXZaxvOR8DU72exVBD/SuwnmJnlU+lo86aiIRCRPhxGjhmRny4
yLIDUbnVM3SDGqB5NN1XIKQ3nT6IKWHON5WYqOwKZl7pRwhnRLPabvia5lVHQnMiy+8naS2cIOC/
zesSKwO58M7w+OTwKQyWR/dLD6AkfifJGw41ghbrQfZlumd5jU+0Upwx/T5V09wiysmB0AS6p4xJ
6yuOW8jGqs1OQHmXP9x2SKfanFuCvCGavZdvga3EHgFMG/rx7E+nPZI79Jtev+vZlPgEV4vs3L39
F1HFUy43F63glyNf4uEbn+CiXSrb3KLsYSMyF5r4THk3fDLyVFCe7swiczpPrjAeKuq5zM7ywgfv
l8QrnAgQBT3K+zaoailHy8UDKM8Cs9WNnNNSg741Qbgqy9MVpUNZghYEMCq6SkIt+f/nu0qoUiej
c2EI2D1rFJeeymXKSPD1ThYtwA+ZJ6ZD1/1Sunl3fAHd1AmXhGCVugUv2HBgdbtnFLavCFibDIR0
J8Ug2/lecvLnyWsdmgDaEuoYkwIA4anpm3uSsf6tAw4FmnIiBj+1OXKQaINVSRE7swveQzxSB1cj
0yYpmoSdDERHZkSD8NySY9GjwivgovV8WDOSi/Fbm565FBz7a4knAd9kGKtwUTVbrQSG++vWxzGa
36kbS+p3WIJFOsn7kXb8VZOfgMbPqLze8+1uQmlKGWjz1weSymPvu4fwp/nit5jCwWrUQy9SIuxm
HGdJy9BbNDRkTrGgojI66/2h985JsK15HrSvX4UHRb3ogJL0X8LRWj7L84IyOrVTuG+gLFvQlBOB
nN8ejjJXnZvJkh4JMVhRQ3yaV/+PmHB9yHcL4oxt3Cyjd7lFOFy+LVnoGi6FjFYnV8YWWr0UuW7I
AB2xwDF8J7F2cC8VzQSkJd1rXbUt2xQmXy3BqiNVF+CdNzEffKTFNz1Fky7Yh/v5mf1C7fCr6UAA
GrRyItEBqsssvJyrvRM1Uemzfcc4XsE8LcZuLaopp8EbGxbgnltEd8t8kDrwbP5lcBvI+f3NjHPZ
6oJUySdQH828v4bB3YLibZy4OjgZRTjI68RHNdflHHOntvo50+4AWaWt1UZslhH8AKnc1zuyGYN+
V1gMTKyIxcdsmEU+e2tefJjM2BY50fegfpyzliIR3i0Y15p9zoCM/QEFNPqRb+NTxQIgui7SyDZ1
AWGB0XWkstuY5vyzA4PMaU9eACwcIAoKz1MRuEIk45K7ch0B+jsL1OzusqVxo6noyA8wyB3pnLFP
kS06K+rTzEgj+Oz67SMUG30h+6asNK023sr4y4E1qbsC+Bqixo5MjHkcV0M+o8IRXZqWbm9O0M3m
nQy7iVRtN4qtbvc8XG4tdGU8RDLhP617KEFut6YuHtdWfNAXNpKDOT+Ht0QEyiruwOFOoQEMFUNI
PqIeixpNZkvamjVyyqAQuLIh/Cpe00bS9rQWLQPQnMzW5iUXcGyOGobqSkS/WQteqBC7RDsRp1Ao
i5nniRzFEX1QXYrrBKe8JuaMi+xvC+ZUIZO/nzLaR1NLpQ8OoERrG4lKdCsbC1CWdrBD1JYWCfKS
diLUHSF8rNg2aQT3RRcc5jDdryQ/mq15SyxRFWJpkIjVzdfAiI98Wo080KfTnXAR4i0gz1jU8YXW
NYK45TlIhnsUd+lAsSxGfkwYby+oD0ZZGXAihBCTnvp7bJBDlIcYsU62ruoRen9SOh/zmZbuDEqv
l681jtfmg1v1KYEo0ls1Q0rKqbg2rFHIujb6itDnolRRv4re2sqxMw9E1cdQu6++wMkxSBenGWY1
x11oIn8larx2jgSuEjXY9tmd2DqxugNs2AJRNpKICUr7DkfXrxEknw7gXjAUNMjW6ODNegXGRulM
DKHYc/pZjA53DU+5n10DYXr80oafJxbu7RUng+399KDopMtd42lQ+l3zTMxOm++lG3EiFu3iRwyR
cZrU7YH619CYzmvu6vJfTrVThn2cdZknRitP/fRETQgLTU0w06diy6VdrEMfVExJ5I2lm+KSVRCV
2tIrATP9krr/nYyS7ukVO8fd5Maqce/on4hilrf8sVdI8QkoknxNO6XCikiizV22lorYOigrEwhV
XJww6hULTR/wpuouU3HMTsBYto7+9ifG5vL5TBRswf6/rVt63C50BRXN3rO5j0zPck3X0Rg/fblg
OMe9BqMe2BidJvp3AyQ0jVZch9d8RyY8s76YkjW+yR/Qs3sF/1NBQqX5rWSNLnPpXRf0xYqKdVao
5qYxZ/LOg9Up2/jkH0DDsUIwTIJnXM6yZ8Hwai3YRV7mgipFzodoxV64Ztd/cmBj16C3CTvelfoG
pSvukTUO6pRTSGvL/XUti7PIz5o92P/HhoajH3TYKvtqwF3RzXxLzi0Osv6etNYyVnFc4MHZaL+h
/8tL6UKnQkK6NXpUSQSdmzOBRcKUVKH7UwUiDFYcXZyh0oU7wv3hEbXqNF6i2d8zRk6xSTciLIA8
AWEil3CLto+81Vw7OdxAoEYLu9q8X50L3vY+f49bM9EB1t65dpLf3A8Om+BOnYgZPqiq8iaBwaf6
hy3E2LllR5K6q+UVQYawWZwwUYtlmRLRpEqUe5Tko6uG6B4qogq9d5CMhqbvTMzJG+6/xVdCfBFW
6r5zFT+HqNHErZL3A7pPL70Tkgr4yEtytC1TboLh8fvkeh5NnZBQA+L2go4bz75NaORVX7/WE/cM
AmnUxmoulo4ltulcVERSdgOzdzbETJQuxjLGPzqDfFybU1jtybPSTuc3M+Z93Zee8pSQx0PCdUdW
aLim78tmg0c6GMcoWZvVTFk4FLGCMEOXrH3J7uuOZEyDWRanmyy00D8/Dz8fXNGtIBAYRGAfSwql
xsGwhL0QLK8xayQO5/HjU3TjObG2A+EzcyIrqdDCiPtUNACDIGoSU+SJ5ruH+BDw3bu/UlXtnSTb
dRoM3Z3lvo6/XIlgcls0bqfwqvkmiu23c2DEA6+4x7xcIXZG/8gteUqhxu4vHhSAs7p//rpXffAj
bczR3duPRKJ8A0gstrlstOxBn+Ns3hH2neeI7ZojLftNKkzaH2hUtQ9Yn2RM8td8CPlSuOXCgftn
9cMnulFcz6jQMvbuepPrnrGv8VTk4xiq6saF6swDDj/dRw4y3aahO2wNW5/3qZ/oef93TRRgRlwM
Je/GzFolyd8S04Eq0RKMMy2xFYQyDY9xXwr7riYn5CcwJDCe2FhvUAgVjCpAaSsC5tLeBT2YkvK9
UCtgpuZ0QtWZgR2SiATkhmaFN644xVjYtqrrl9mwi8jEeziXPX+tw2APp0ShOhyd1oBB+L9p0AGe
nchXsVGFHcEU+5H9JnuSfua2d6ODeyYxrKLksIazpMkb1Y/LMghcYy9M4j0do5okMaeyNPkhbVRw
KFj7K3S91O0CDmf1ZoBXNPpuANu+jgOW/gbYsYP3p4MAQ3lAjXTwVZdlq11ii+RNaB1LWY4QBhD8
No1r6Hgc+AhMNJHDVYWMjKpYaN042ydO56snZkGSM5EUjlAjPHRxVX98Z8bU2dzEFDeJ5EYmzWTh
xuNESQsb4MuZa9crINb84Ep6fr1rhhz6EzswJ1UJgiTHe9dm4sQ6O+5m0fJu+awmjoet/hL8YsXq
vI7Kbd9F5HAJoKKqF7o7qYoGpd4+VEaJDFgrQf+hxl2fNLpMLrafkeV/ilNhjE1+oDUtVqxJyJaD
IGI3KCwZhQqjybNa9t6Ki7EpqzB2+JWXnhZnhc0Wd7RiAWDEyuyieppS12ysc3eRVZ2JzLr3u4sV
bd9alGqRmWPCJgxzunTEU+VXUZOtPqCPhzyZmLzwPGL3kA5ttpCB7cr0KOb7HotVisquOIHLwoco
5bXGpmXMRmlh70VwwlE213n8pKG+7ROIIA32sa16+979NXHvIc6AVBTWkF1MYLiYckWwBgDONYMN
Lgzyg5aoKnTnkt+dokMQNVdehFvw+W6MJRzt97kDY03CnZxdLN8GcIV6WAqnAZVqbaHEOSyuM/T3
lOkyYvM2tomsJize8I0dn70/XOhBrleMRbMgckCNTxeQrXabI+2kB6cpgg0DdcdkUZk4Vtf+Rqc/
zKTrVUc+2jEZztq0RbzQ8uz4F+LPNpLm3NPGXfxoT/0gqMabvsUlcOjL0e32g4HgjFlK6MCRuZjU
tTbRgOYUbpAorzygJZff2ZwSQ3L36O3OlfdSlKaJYIz3xuSjv3gumJ36uZ+Sni5yNRTimiP0ZIvz
P7v9aosxGdkG6BJcG74MMSLSwI1T6HrXvOuTa+K7FJjcDpzzZnr15y/g3QqDW0C+//9sigRcbP4b
5qrPKc+owLEiY5HTOyVhzUfOoHL6hIuEpJmS8UidHO6e9fGmJ53cdwywlcLw+vInnRxvrPhwxv3w
e+eUyLA9zzsfrk8jUOTuj6eVrs+rvB1BOzsZXuFnshWl12hD4KWbzODqk+nT8qBiFHAiBjIEvDv8
MZqSxxNtTHIohKx0UEAHm36JYaAKyxupEaMCmGvxlpW2u89tn6nFRTnzsezbROsCiTkyDRc907Ii
9EqnojxgEiiO2GoGPRrT7+jmqLPx0zedajR26jJywSK7yPFe9i584hnsS4AjZOKZimGj+h4v9RPg
I0PO6WGBnFP6xC+TWY0xQpTj56ATifJzCIIvyPUrHKzUZd8CiI3LlxHGXdNQwnsH1F2xZgpgwXfh
R1MnC1Iq7g9OUSfKHsrBVUGdUEdtgrRoPlUfdD5NAZfFm5pITsfuqGt12vMAox12+0vmJtUsMN2O
2HHYrfMEz392qexWl6OY4y9/8SPPiRSKGpHTjNkdkfJW55hxjG2rBA+GvAXuezvCQLXtqVJgekK5
TelfdECrbdNpKtomCBWe26MoojhIdB1cHdYyL156JgzESDyclw9/3H6jEjrp5/zSVr+2iJM5jRxX
LGAmae1WXOr2AvneoyZa0wBTU1N7yzPPW3TgL1Xr6BEOTZIGqkPI81f46kE+dYEDeTXz7Af4GaFl
4AwdinZI+3LpGH4353HsTqPRiI+71LFMk51EMlNGZYMnuSTm2t7r5C2tUWsuEte/+G3g9zrpyQa3
VUa7vAqSao4QCW4wRgEe6CamJ2JhZCjR5FEGvLz9RbXNXUoW2SRe9rsaBdE900QOy317dckJXuDy
H4V7LXSTRlXOuS7OWMjash6y6JJkiBviP5HmF5bvSABiRM1UyXB9Qs6a53hkaHJVGV9L1xFpPSzB
grcijAcHh5hW73tJVhWaQiyzgrSuZo1+v8hMeTR2ZkAhQO+bDB95utbdsestVzTIGN0klV5SJc64
e2bErYyHCAsrt9eqlfUnmjvoYWPinZ0EVB+ll1Ytz+ZqQdOtpWOG0kKjfObbbNzDAeoG6BY9WmLc
AFTZCp8uWPJPb9082jGu7UCLkiJOBmymdk6neRx7Xr7nDcRvLRPxR8Z9cNGPffJUtc/xXQdLi2vb
pL88KZgSnYk5Z7Nf45geldYY94a8PazG549rOJ5/pO2r1LocI8g1NXvKXAOwJWHqlfGtLOTvypW4
Q67xtFpo9H8eORGe9gTIbsWSt+LhBm9LXyTi0XqgioqF9UcSuJTPOHqelSrAQFwnsuCrLbiS/8Nc
dym/9z1bU2IC1o926yhNKwJNBift7buHgFb08xN7Z5QEksSh2lThZ0U2uKGs8Sh1aWMDGVgAdav3
UCIB5Hpbc+kh2ImOjnbYVkuMbnmA8inqwNDastUsH2QS0GNj5vz0RY+ML/q3edrLrl2azNGQMB6l
d5eq/1WqHM/DQcP636dqlMkkpep7F0zY03B8ur3AmvcuNqnRTSBSe2oTw2AptG9Ch/sXbcUxM2qi
Ef+aYp78WAu414sgT8aTWpGVtTXEvWu2uHRYz+DW/4Pn7ThHIBdJ+q28SlLTUc/QT4BlfJlpe9n1
MmoHgS62Yf2UaqUK0epC/bOk1DRs4jfbK3GZG11OKov2sOWbcx/VeHW9F2yUOl9srRbxAlcsHPbA
jFS6s3uGdnvhahfD6BGu6l4hdbnWvwh0QjIQjSCI+KjwHmvuoBz7JH7zOYJZwzH915ELgXwkSDzg
TR3QCVibQHHmOEsuawsKJWH0FlW/5rXLDrAY1A1KETUHHhszLtmAsKcRrUadt2ercIiDwjwaBB4R
l3GeycD9v4ewOkQ3+EowoJoa7Xb6YwPpnjcNbme1tid++bnCHQeHesI1tVcUXEmT3fVL0AvqWHeW
rOQpnZoSxtoSa9OLqNn9KAkbkPOGZ0jc32GshRkI02h3Y3YvlyLpZV45G/CCQJEHVQ16it+sWnuE
4T0t64Rmz7TV6TNdXlMPwRk5O9eF6F1qHrApPvvYJOXjGdKOyAxq6NPg2GjGqV3Uu+WGDahwSk/Q
9RG3fVQDNkWL1I7w8ueqcj3MyeTeWiDjfYqdhtIQXoqOMZUW/pt0GM27o/dXs2utxwN+dvderLc+
SMZ+qoTZhgL3asD/i6d383YfFEKHYti1TCJFsdYgU06NYmqNAxf4wo6YldqvDotd7UOq/zR0gVT4
7CRPCqW6fQN7BFpd4K4gby3oEk/Hbv20BlBZXsYkHm32bRBupdkJLp8caPMYv4LCZU/KDxmSr9Ip
FXAqx7Zi4yABNR0KFXsjgi7XjnsMT/baX7FwDdq3DrxCgZFYXR0Y7teyDdeagKCDGDElH0rLp7Ma
ueeHvn4GysH3Ge1wADoUK4s2qr8oZZf6M2TfJxtfxhGy7y+PD/r1zf9xd+lapZ1rxlta5vEwNqig
hnXJ+my9RmRL3WgZWYc1eFq4PvME25/YuJRwBeZlvMo9VO2qA7O2iT2Tr1mJ0gdg7wbblT2qbwRX
7magfS8i9G2a752a4YMJdHSluaB9pJkBqRNaZ+lXiWo0SjmEafl5L9DeOHYNvDju49a52a65w3AY
BJ41Z4ifV3dHudVqk7oimPNZWW8VaNhlvCu1Ht3pdBkUXG0qJT0ItRNateqbaZqs5YCgwCvMR2Es
ciZqXmI2dnYimITlZXAhfs5uoaiNSS5vMMjmq51DfuMQ735rlxWadQEdeq2VDC4JtMZBp/ktU3fU
7X+JFBpAx9xeuQa5CXSRFZJt8LzjxRZQeEGe7F+CDTMFqMSzR6e5l7oHhRephGqOQMEaXWJ254Tx
sooYYtfMaPCnEDfdaCSwy4q8EtDZrTDuHmFlqLpon3MEZVPwZ7J0vDDICsj8wo/xVNXE+zALNtFZ
f6xpdvwSIjt1IpcUEtUvPn3LBJEOH0ZlIl3kWODxbPfxBuAhy+MkC4AgVG151h5587dJaLAmACPy
u20gmlk2l1jzt4bEyiv0dBrhHZ858cGNiJ73N+T9QNMu0x/v6cInuTKmMiv6vYxP44cwyWI4fTG0
cfYWNw38S02uvIJ91K/woyPkHKCn/dEymYhdYgcV0fJGxOiOQgY9c9ihJRD6hLY3b9P3nO+KE8tt
6VJqZMGLU4bnD4qlzlSTWAk81xopESKa+daBk5BKfXkkmrd6taXglz8a5OY4cb7O24Lx0lfZGMHI
Hjbqp/rF0MmkIvgAX53EfbdrZ9URQDXcE6T+i8CaasFaRNTzS52EfxfyfXPjKtnC9kSRX9gVwuG4
6jHvWFZ81fl//l5pyUwrjUK86YsCfVa4XTmxY67NXxYA8QxYcP/EOybU2QdjrCawP4ZPeBYsMJat
IKVSLL19ccqPWuAbMX8dxLD43KiYd7+sUFuyFvJJlMSwqRQRqKF4QgdJRpC7lAkCzMqfcjP0L8Kr
IhDWwZUjtVqgqrsvMXX1JCWnnZ2/tEqUNEMbAI9jFxvoqatgPSKnB8y2hUZr17AEiZFmZMCGwoio
unlq5fiFE8LpdUT2SZHyrXS0L1NuPxMw8NN28QQo3QOLm1XMn347fYS1VBrA8JezpkZtLbYUWrbS
H+Vtln0EV9dKfPA43JiqlTLkAweR2Ud5ubNVu1Xy3oowVI3yLasseHDftEbw61bWqQv7mh9jJYc1
Jm6C6w7mikRb83pAnmCLVC2VunaTWfivuxQ6Kzb9c41ao8dpgc8rWs2oeGKLQvtF1+ekQypeK34m
AQQRpA/ctsmZRO7MR+90EAtZ+tCa1tX/ZLsLnzy0yL0KxqRY0H+wasylLFZQbtc7W0Z+ZJI2ccHH
qD/FePrDeCbe5iAb/F0zJHkn2QKagoBcTI7qUEFc2fZ75CGH/1NkgW+dPQ721kUgA/C4fuvch74v
XyI4aD9FlY0OOnntFn0ZIkPPz41k5jzAzpWfBEkT6nuWHBjava5Fi+v622xml3grvKcoclPfO7lG
S25UTkNlpbPANZP8Xkl+0YfZVsajMDHxNiFJgzX4Crkhxy2YlD6/i41Ozyg8wHC0SjluTnPOnyP7
E59rDF3iv0oACtcmUsCz8spDTVTQH+WO5plLnOAri7V+TsBatTN0mUMS8+sio4+ecca3HWjFWW/m
sKWl2DQ9qSAemf7ifrjLC2ZXPyJaRhLqL5NuF0K+/Ve9rQqroDyB1PpCQFHPP1VY73k6N7Q3bjHi
uHLLsoRthbrNpK54i18+wubWyhltMuCgSSYlWAms+HIlRVl12AU/NUClxby1SFoeKeD50/BKsaQb
TLk3KyyYB85rXa1TTVJh63QOoY1zowiwB0rl4+8OB+xA2VOzQRqE63SSGL7VdQyYMdF3bRt7XuhE
VYKBwcwXmL11q/mOaB7hWH+O2rq2H1dBBz7dB+Gc3ZELeIb1rKmtH9Wgq4NvuGNNZ5cPZ6HjAu5M
HTM0s/qjOF2fopc21ZaWOQcNXoACIKJwk1QteKw7NxfFBiX5c7tmEsxJ66ZKVCvTsoBdI0WFNpEG
LH2s3L4rYQ89eXh6AGvdzhQAHFDmee6OKWKyiJkLCiHIdM+CuhFiB98D4a1a1TcZrsjfEKwRseSw
Rcg4JymX50qZZwHrj81XVQWEHu4fV2852wMiaFdMJEZ6zvsVAl31pa2F/8wAWgFMLRk7uqMyB/6m
7HJ4Q1yZduwbGgg+XMvPyvC4dSL/GK+hhNMWQE05moBrzDx4Aoxjf++P2iE6qsCVImA1YUh9AQgt
9RrZn8guHy5d7K3Ztpn7Kkta3SDi0rFJenCy2ONqDZ/1DXyh2f6PJlHT/PaLMeioUGoJtwUNTpMx
cOgGOKsfjUATZ+Nc72wv4dCRewztgd4612nOh6nDGdQB8BXeuPGnbAtoZg3GSZsgQ/qvEtZbZvw4
pYAGaD9VAq2tlPA5Cz2rvf2i6zJVHvoNyIaTRjM7P/onE6fD7/qZNK/Ie3HyRLs8uVpR9yJFj2V+
cvzNNScvVeZ6zMzPMD6P0Ta+x151kT3aTrytm1Wt8E/SX/ONi4A37l+HgMzdosoM1dH9Mdq0PcWr
Jnj3+TCl5wkSZ1u7jDhZ02vf/sc7zCQQEu04BYNHlkj1KibW2ahZPz5nN/i9NzlGX4DZagd0YW3U
f62YC7dZjjFzCsWcCHafqge6kct486UDmnBIggB1MZDWHGIsXVvu8VQZvgzBD+3KXIV1EnXlT2GG
xFuy6CcMK4jNQAhydE54kw5GS0MIXjq/WQlkVDVtaZbg8DPeCpJx5mJCCmZ0iQklNm+nNsZHQPss
LTHHL3xpBDUrvn+Z4GboCq1kXP9X45nVnamWMIaGLatidp4bUUSzrxgXtA1xHl6+eQDhmSrUGthv
yJ5rMQTX7p+HEEQBAd7Q1B2JGq6HopNvOs8lBek79VHIEaUhzdnk82ykRfyXEniwJGKS2cnwBMml
q8OWzuf5KEl/vbTKGJSQm7PDLVLE1TJXGPi4jucTaozGc7uFbw92RbAUt1UM6g3+z8VWJIBZ3b5I
vkJxgXG+5X8pfDTLD5jSoOKj7stckACjhEJe1fVR3ECDhZGRPsbZnJSnBxfq7wpsZXjNbH6wBT3X
dU3fWNUFXET28zIzmuRikjP81D1L+WouudLODIex/IrePV9ypggaD5t79/Ech3ywYa8e2/q/k8+b
vQ30NSbkeXCaWxBRSBKRh2q3ynyBE9fqSkQ2bTJMtCzGbYfB+sQe1GHCL2Dz6xjBrzjD1dtmF7H+
74GbJgwp7aGDGPCSJ96osGncpQ+5lE/r2sIIFKTpyvtgOK7nFdp4i5D8ML1dfX3Rk2zWG7f9YEuk
J2KSvHjBd2SrTn2rELtjk7o77cZtUWW4+0DI2Rcw0WScR0G4jQqNtqzMrGVdjUbuVisVGsTkF2iY
rqj/lccsPiY2ej8fziMOf5rB1bYHhVVEreb7CK5LkFM6aVZGA+qpmlLBA7wT5mxvbdn+LvwhqJaA
0Wou9zBpsrXOMIJR/JcUq8QKBl8FhrWkpQaw0ecmElyqNl7gbIued5+sFb9kWQ1iZVhLrXPXcCYf
OXCSrlErrUvi7uaZK2lue1Gn6jxi1ZLKp6rP41vpSOTKadt/sOc+QomWNLxgrxFH6zL2VrltkwgY
el9MjGYOb9ovtgIrBsPoVEwXyzjJLHdG6NrYPobflYYA5qlPa2QYDK9Qn55eGPqrnLTIbiVxjYyJ
uqPNbE+CenoDOcY14BF2WKp5ih6mYIjBAHR9nGP9fzvthQ2WPQ2z7/Vp17K+k7bXBqAnS/Rpfxp6
RUzagDR4PF5LQcaBgFpisPOavgTcrx+pANxhB8VUQnlGH1qC/YRSCXKzPCjdhMKSr4QYalxw4Ksx
LSTu8Nqd/6AITzIXosW9vldwkN8iHgFkCpTGd3lBHUNeO9m/7k5zNZFD+CMiI1m5VfgHqcFRzeW0
Hm84H9mMGcRn/YpVzGIoqSSsYtf0CMOHxNEI3ww25Pg0xcBjARVFUheTOYJfouh9UqxlLpLAgguz
c9U0oZY/pr36Rdmwmel8hCG8GAK3RGwPK3IgbWeiiixbbR2OGnKeIF3GSx6A1k0Zy4P1IRohA94y
V1r2xVT/+3eTRMZky1+t8++RGSxXvuI8TLSS5UC+nkvkh0NTBDe3EnyX0TtSKPXxGL1Wa0xPpvM+
QvMGe2CVY+d4GWmza+qIB3tYIetsAHWG9t6Ifeu3EErbYtjVaHEKbHM/VP//ieoiZLgzMyAS56gM
gS1MUGKenaz//sPHoQhSEENyhr2JVjMaIqOtXggpNtCRAp0Qo8fteamNoNxPxvXGHlAPIntRvyM8
Jmyoo4EAE017sJ1gePZXg9HMUNsHZglA1m3bmO64EK2bCuuhPza7w+/D/vu3VozOCVlrDSv5R9oj
MR+ObWMupneX5CUKIlnN0PeOGv9V7xAxvwnFXi4gPqX3IQj3s6C/yVO/Z9rrzBTcX63JNRivBhAi
azhCTbb3iYINIErIaF1O28gBUAm5ZtROBxEGI7JXKzmdb+bV8JmOwa+M5w76ReYaJuE6HU/U5aem
iPJu9XQr/OzWOiJs5avdsky8uJcsNRq/6eOubjEfEsfpdbkyOMSY2zTKe7TddKlyALd1RqPSmcn8
ccDtJg/QkP0e5rNlOVowHhizK/bAFaQl3yyuJm8BR71N98Qk6ENREpfCJTXHzcDok0p5i9fXh/ik
9NuyqdrcrE/n4d2GOhfq8p0pHKq+LJHNMVSn6spQtigJhpT+skBOFQyseqaI5tswpEtwDPWm9CQl
3mpq3ENKTF7sFgyQ3lu7DD2y+FSfyeQm6yu3XjaCuacWpBN0GM68L1I6JM4eVZxSPIU1IO5q1CzH
FXmjqrEDUvKoynfzkqG69TbouiK7WAEttej0DLRy1hsM80Z+Rmd3SE5T6PSQVaD+jFlp1iNyPK+p
riisHm+etcIiI+rWTnJx5RTn6QIyjbx/CSRef3vpiOj4bVYx9abWJbmrIP9GQzELPQe5xOrjeSVu
dEGwuptM3CdcarrzfIYrBwp5EJXSW5MgtrOK74UirwSpCLLoGJGxyVEFAuiRaELauDu6AMITJmqs
X6eQPrk8afbPx0q/DM/J2AYDsCYFWpKyenGUuURFnpfd7gzYvvHUU9kohmqAp8zrcUcdpJ2QHOz6
N4ZqnIgsO/WjawxS8yrogBh1p4T23Mu8Kh3VB0zxnxmHyBZRdoumT9w9LUe5aPUKu0VTCJb9WhV8
p2pDYXfe2iDGL+8lA5CTqhZpvI3ippzlXSrtWMRDIBZm5xitMbZjVrNvfxsdphmLNJ57dRsJfHGS
5bdhy02OLuc+pbqSVQaCQfQzPr8PY2p2yU+KUlkypmio3pUpNCimYqZPyEPBUfAmJyrYugN54g8L
5qPBlODqZgUby4Z2JD0pm7GvFtf4Kqq3hTdaEKNwQWrf44q5f5iUp0PAuTmq90N1FoxnYfQ9XgGj
Gj+xyjgfinviIdn8/5QIhQVBi5OvUVBKhc67A1o20xm0TFWDeERmVNyPM2mg89wXxbb/yHaXRvBc
py6ZkvWw5TjoZvNneLA4hHQgs1aF66R2EcddoC7tkkV3MdL1pwO2f7bqQ4TlC5Yvsvkn+GdMPqeU
c9BbdF8cT1WF7cjUnCbztcKOnlri0/cUaO8GkEBpbwBpPUdnSGn6Y2UxPkOHpln2WbnXDcIHO+B4
dYA4mLVbFAaBd9GCBA4J/MRsqh+vF2dgyKxoezaKHj4AWQYOKtU+7+E7HMspH6zArzrp4JYZRXG6
bSaYbX/OlJg+xJRTlTyeXBZYNiWYgdCp2l/HkSfFo0QTjXcdEls4EfD/10Pwio44Oei9zcYCVtC6
IY+ngF4/8ySNpgXvZ+RAq0rH+aXYPXtkxkYfLu+pOgW8Tu0606qvjB0KkBgTVAIukv/MRwcWF0Gz
iLu/6iTmh0jmkxvIXDiQEG6QPVLRybsRsxns681vFyUbcLNLHzI7z6Y8llUlNxwaDDdDN+hu4qEt
eixdaCgTuwWsJoXCML1F8RTJ79sVwy5o7ISayoDs86jRHeP0Dei2ndgVXjn8CxzcKr0bwPJf6Wzf
P6AKcFCfWHDVoTepon1u9GcD84c+NPtUzsxIp7xfg+ry/TXvEPrP73uZdzmLUx9xrObr5jITdeCC
uvclADQskVOFwdf78se5yL7shLp8Io/LUtEyRJtOxyiAri8+zbhr3aBgQWWy3QpVGf9T2geHwLrl
7kGJWtHs8jCYTB2Vn5j923/auR1VvoJvDjTwtyTh9LonFZXxY1pHaiGTaGfqGUVDzH2RQDYY9e4l
rnFB135P+RDr/0dcyhl2uZPQM6M5hR5cwZRCohnyr2kJGPBXCMnLUQbWlOg3PoMxQInGE2v6BC9w
CNxAsfsLRRdoNfkgzTsQTPYgiUz+XZH/v88nmibB+4GeX9Pwn8yioGx+Cxi4ui12Wr018pBNaRyt
twPTcWGJwloKtw6z/8dpRhMEI7q0I1SydPtGb82jO9SHRw6MkCpTmoGql+3kGbaWKxnX2o4uynxn
eGNyxQ0GRuFYN3T9dnnpCLcf6fZ9v9ikBF9YbB3yQebMENNvjxBBxULwpJqGZIPyDco9IF48Uz50
iuf5IlQKe5Lr22WP3pYq93rT4eIJ6C6Iaw/qYcshz3JA2OIeowbDFTWEHOHSXlss52VNTs4emmpa
4NpIokSjCm/qV1WnWzcrXz0DAsXw/LSsRCq5h1WiwCMbH9Ysr0xbhWvqvHKDFCCGxhA6+AoBmRBQ
hzGlqut+XbYU59uvWPU/d2lttZcuCu5mS4y/9+AP2NtnGO1RGqRy9ByMaN+0Q1eCSYUTXoWI3Mmc
hM++H/8MxzxnuvAHhoAYuu85/Toln0nWCLF18IDovN05TzCCC9Vi+W5enBBMhsJ5ku1CTk9SUog9
NCU70JcUwN5BMWFqY4L0fYQx2g5XJMKCaqLpcSXDGFgFQtUXo1GuldukIKXddeN1I0fwq/pE4+5W
Wr2g7+oyvz0go2QR/+S/tc6qz8hV/lhbLvNQGtOxP8dBWZ0quSh9vopa9rSVGbjTmQoGxzymnM4D
NMuWryzTARBBjyNL+mW1ptu5p0+EQdzH4yE9YWevmN/4UMGGTGtwo4zFR/JVLm4aN0RQdDq13vZ0
3+VJncN1R/k9qquWeQrxRBG+2KvQMc8hGRiTPJI/UX+jcb82GLqcwefFxGQ84rSgh7HnuwN/Ts/Q
niNrytWtC9bOId6UvWhqjDW9Wnm9ixToRxv54OyjxXXSxqHIEiHkGneWp7qZL8daxbnxRWkblcOo
IGvZRP0Q8V9FUlXKgVHQvBEc9qXF4xI2PYfO74DYYQqoXZay92sJhG5buUFKy/rqO/+jZjeFgxOF
SYVykXMLStGVZCqKP4/UWkkqov57QnyHi3IoETe9cx//oDnh/CRmGkYDSKjWUAguUL/4CoCQYxtQ
Of31CnGfUwAMc1lHiqDtF88Aa9HmRn++5yiJoQeKzojMsZ6noT/xjTU7SNvytnqIcW8sL0VvM9Lp
+rqGM9loEWJuXAaKOQKo4FPNc8zMIANxltL1iSgutwD/kk5IL+C2kphunwtQ5rZThG0S4H9uBKwL
lfLYPgBtGY5Kfy+BAi+Mg4afIb0HFDp3bV6L5wYsmPo+AqU7+nD7IzmJiQP+8+iLNLulMaG5Aq0Z
VMlraJ6JV2xnNsvcUOMF18mHF/QJnT8p+SLkhoQFKzyCC6FCGpdp4DIz/csVOIUscWi8nHV27+TT
YiUTNaYBztZPmpEkbGx5l7/GMQQ1b9cMzwVbULTvDn8YXPX1BkpNsVz6YFjiiLuUlf+RIC1bCbpg
dRLb4qAW0uLYDM3mpdrz3VotlYTVPb81Z3nLymfEr0K6hJenZL8CYpzWrAiQj8OArIgtQUhvEVP0
XYcZXQFMLGXyViL5nu5h4f3gV2IOYTHed12513eevPT641lpg7KdrG+Aa8jXtXTrJVABqteQZ3c0
obaht7fQen2Ec5MogXGAnOfje4aDnYbClWnZtiBZqDnfxvPgdxHB06HPh5KBa3xKO8KOp1wGzLzM
5TkaA7SjyUXhKaehHIHEujrf3SxPwVpxcgreOnOHYqj/72KKgs04GLxSn0bmuWyh/NkAbzz3YWRT
9+yDqYWuKdUa+eJ+6jxhemCpHa4LoivNkHcfTOcNrwFJqSt6kj4F34PVam1pL6EAny7p/YsjrmBS
NQy2yoApIVVo6aZy0l1ZCYtR08lj6/+6EazCa8y3uVePRIXLggsfrsZdZ4nEQtxooV79E9ULM/k4
cGD9JUQK/p/GL2lgRxaz6XoDkJbT9e+4D5Camilrc09Q8PnLOyBjHSkgv8+9qZOPoNoyPW7JeXGO
mnte2p1oagM6oFwC4WAFO45sDklTQroj05epjG+bjWj7xHjccUsHacy1pWET2pSkBbP4x+HGCAfd
hP2ksPryfExyzYjozo7o1QfT5sgMSGrH6t4aidmcI1RLna9Ibw1wwP8GbbBUJ5P6QjEwljNHDcnv
IIilxAD9IGEUtm01dPrUPtdLwe790RnHOnqVbrzagxzqe4jgxusBwfYb8dkPRmTeD1xGpKF6up4X
X2h0V+8+aSZTnB2ibBmNTbis60mTAK5DjYs9D5cneEPBCC8t9ZK2x77Q5LMHHrbFAPGlCyFEWpKP
xzJrFrJSmSXrn72VJhrjzo5Wkjl7cO4vfd2SP/gQKXQ1SrldzlwoxByj9Wh2cfVZr4vUj/qkCE3o
jSV+xTVJ5ZtHQFYncwDdpAooZwN+GuUROrgqD+8ViBSSDYH4Y3NBF0rYK5Jr6lGL10K+nG+OiFLq
3xArXj7tokX5tF1I32BG2hHCPLj7wemY/hvJju3EjYvl4LUNVflVm/gDqoHGimFvG87PPHdldQhu
JABAzhlCLQKwfHmEd6SScpRG4Pgyj02y0VmVGYLFCYJFeVK1RkHEuwOzviS7Cme+L5cYW3dyblZ0
Lf+UeR6EIDcYWPE4WwhX6nDEDNvaMn5aYgQ4bj8v+/oUWxzH+SjMYAetCyLEgu+9GPqt/rZLtETO
YN9dBMvnN9UzhOppRNpewXgvcOE4zE5TTwdYameCwQlKSjjzPlfeX34afKx9sQJumTEZJws89wIB
FJkpfV0+t46J1BTtN/6Z3SFrX8S9pMa2N+LgO+raeGKEAwmSi9+A+FgMQ25Ri+MO5x3Ci1SpyyQJ
wFm64WWFsNPVxLTUy8MPaf0ZnOv4wmI8dhsfFICqBnswbZnSwHItW9duYeD9+lds/7xFoOlad3zB
5QKtwOHIHU6svOoya63/LTfcSmRbLo3XKrYAqogWMRf+WyBPyO2g6aZShgQ2z80d4RLddNJ1H+b7
iDEjFJMcemXcNTgaiaDtm8frt8BBaLdppuVCAidXQLiWOVFaMYUWArw0j57OZihfxmW9NAeduAHX
280m1U+q7EJI8J4qqQZN3oOG00R5151jp9/uBUajWaLe5xHRuGWefxitNA2eVZJv34VYEDjjDwJT
zrDdQc1bkrBl0Z0oIFsjrM5b8/hjKv2mBCFuPM2VhSwAv+5VEPAB3xm7h2/air+oTTkUvH3FlHxr
CKkULpge0/5KmjMpPNT1EHfjXw7czPzaKYLmKxqsK3995ESuIMnVpAernImxKLmltA+n0Bc6lIRW
m5VyjhQEUcvboma4dABN5zTWG4QLYMnNWdh3cmi+vqxqWP43m1oFepSA0NT1hJHX/lnRgW1bLhst
slqlAZV+GVL1l7JcVpOV12r1itHkaJh2UJ5e4szbevePSRQ0h6Y3FUN71FJfstYvpbJjx4ZMAsvC
sggB/4C+my5LREb3r1sSMXvxMVrZ3GTV4qTr43QqnaczmzhDRf5uhD3wg07TKjCJPYOb7lyxU+JQ
YoJYN3+wSlAMAA2Y6cOvMDXRbIKDZzMQVAR9mcsW6IG/6YZD0dK98y4Hi/mdh/MUhMcfg0i/Lkhu
i/CBU9R5o9z29RJrWS25l7AxHQGLYesPEVy9GE72C9HQujSmtqTsmSWRv98fzi/sWUhSpK007XDP
cZunVeb08sqfaHCd14mUFRQNptPdC8KImlhBh5RcvAI/4o2H4Loo0qNzII1RN6jNjoQhZzZ3dmnU
66GdXBnB4cau4sMi2i9Iy6zfGQo8cNFQvtrmUx1gyPLkh34VXAMmUO6wQyw6exoDmViMYdsN2JFi
Qe5KC8wYYAcctMYabZErmfYv0P7HZeaNZCI1kPBrB8I3hYjz8KHpmRPodR8gKInqVAghBT89dQ+Y
Za6QzewFAUXIzOUtPjIcNzdq1HoFMY1DiLLZCEGOv2kcyZIYiDZYqGE3Kb3/LdJwFw2IAwf/cDwp
AqJdv7/cyA+W6EtUtpXtQrQtmItuW2LrNxTvm/+Yw1pwsQHLuxUpkpID3OI7/WGw5aRbp27SL8Mk
nNyMx0AXSAbLF8+kKth3wHXddnDU2h+P6oup39lQAPHxJSuITCkyd9+SSUKCNVpmIaJrEbRctXqi
XOoCPPE9r7QrMSAbeRf3y+PnFrHl4t3Jm1xrqtUbcDiFVx++mj16EYhYyEOIeNSIxFXZH1Co4PNN
3rO0lAicgqOYzKnOn7pInLHiu33Vd2w+HZ5DSKcICysP47SUOwMLWc2/+jXHfPNJx60tfVOT1CFC
IPfjy7Y/EyE6FvcgYz+9Mzb+f2Y8Q2MdYY2K2qea5VHM7GmZQIwRMipkuVt7Gf0foIHGCHtnQ1TV
ioaHYx/t1VSl7jXsymyBm6KGUiplkW0rCxVMTLnGyhfmOuJBkYFSlVzgAGnKiHx32lBN+OPUMzCc
J7qns4cfpJpnB0JlQWh7+AkyoA/flM2Riie90tXxGz6/doazQWEKWy5vMXyxHVbW7KmeCvHwYJsm
zAuzMzCHRvblPYBEikYvc1EwwXKfWFbvws2HTk4U45evEnfAEFMzlB6o1mGZEzJOnS0BHgzPBjl8
PkbWTrWH0rkkY0CB3BKyIU0J9pL/lBszC2Ky5fSMKrAoVfAPalfhQzkgYODUeJ/xSD7rdaLOMpIl
XQgXM6PhzHdfU9302nImsjmgkiWoxN0cMHtKCjfcmM76SrjORZ3Ps6DkrNHbpPyf8CzsGSSVHFR0
k2o2GWt/4JCHwuK6CYmSdpsdW/EmDhRXR9rbEsu208Cuekyj1LB1xLkZtM9fwQDC4SZ6hNLHzmOC
S7c7qKQcY96AWeb0ueaL49DIOodQRYvE0Re4kjgv87Xc1xrDFVRpxY53MJ4hbUdrQrxHmnMACGoL
q6GDlwq8F8rX5G72Yq5ge+7/7iRTBI+GlsOe9+4c1Xa95QH9HkluKH1CEES534OGFdOz/YhkAM0H
vRiHNA9R2v15W/JHHOJ1Dye6AMQXTQ1ripXCUs40lDx8KqWoXUusrNu0bcg0CDckfDFP+fiXB7kn
Va6uMncReUGr5B+C9cl/RDGVynZxAsjFMOzz7DvKUqDwzM8VtVKtOQvD8qf3O3HnyyyjfWdk/DB/
1SHyJnd8N3ClS+nmrwS1mFp8Y+PuWa4fXhvs1f+JeMVV9rJpz2iXvDuR7Wgxwmh94qKMuzKyYXsF
OccSJZc6uodsB59kCnC4RZ9fx+TF6oOmBG1+X5kUfgkhkNG22l+iyTm/IzZTQvM2cR9c6RP7RMFd
y31HDrk4l5DjctUnO1JtlaFyW27qOnn2VCHETGJ6FYqXaAjfR5RNYEmm/cBfv9b3VDO3DS7duqtO
/h65i2CU0OUqk4ekMv6IXCcfZCUyjGPehVIezp+p97NO5OlrjX/Dpb62WjIFcwEePJx35K/uBUjQ
4GIZkN7oqCXJU6CRNtXhDWwWjk90yFfnd+atdnf/DDaXaQ2eVLrxjW6eXE/pYkUJryWLKwBjrOQ5
vK/7O/O8RiLIV4dzq4gK00FH1x0y6dmNdfbtkNEPXRwIbfY/ftjg5OvGICY+/Jv9XeqyWrPFQbJj
ZP1i+VEfLfdGGjUjAbuo9IcUbPmtk7EQP/9rMN/3laWI7Yq2oVL26um8gu5cOoowbHYMmLxJNHgM
OxEMPiyYJC1mT+vEhkaCZWpGOmgxPtzIlcksGW444nFFlRCdYPt89IZ3HYkvhUWoMMYCEfJWf6ls
Ky523bdaR62G9iNH3W6q28OWe6qdNiarTTqoiUIIEIYouBiszKnaf071fwhnhrmVvb5vteq4SDaG
UO+pl3wIsbQH/0da3931GSHWTTGApkOAvjRxNgrEeqso6gn1H2J5ePyVRkNzGklCa7SKsk1G+Ovm
WKuDH9Kirk3ZMrZD/jt6P+woUkQkEaSrMnzNvqFzMPHXCuGcPx/uBT7BTB4+vK7n1yWTPK8gNZRN
qOKx9tsW0tFPk6fB4rMWw0gYAJ8Ukj2Cu1vJrCDMJUfjvkOiGMIYY99zvxS+85W9t5kqC7dbF8Dz
FplwG31DJYaxYKilgRhnvScWIUoUS3YSxLuN+mF08mLZVYDYwcNFeqzKuZGOATuwOeyH5DI+LP0k
AQiBiZXMAfs+xC7OpjY0fM7M9cat4Rv6FA9LYDEaPV0rGQXNCI+HDo4iCnkMmNQBwp8aY/MOviLq
sWVxMyobYnEB8F49W8hexASH9tniUnUPH3iM1jFDdv+gaKwgbucuzVMlocC4ZTlROhVqMEYK152/
nT9TToZY5AiMMAItzLwreUBx/55kYlzTB7fUzuP29QeUvphfahM2BVF4fKskhQP4Z0+2ljhI/BE9
YmzSpPHnx6hS8/VVOMFB2ClwgP8v0eA2CXqKDsrR/yHnOWFusCJFFEzf6zayXgNSvnFIZeXGd1a6
HJvfXFH3w09YIHwRugh56N1l9ymK+iFUyAchJwMEUkgBnLN5cJTaFURdz43JiKvTHn+cWKoJZfba
Qq9SCYkXoMzFLTNmmN/GTdcn03sRKe68NGq2qADIDOkX/cckWPV0RTA06jveRGciYXDLH52QfH5k
quZ/R45815XIjl3J93GKhjQZqdg9vvKQoSwidxjqUlzWaCfWv7u+TwEicfgCt8RM6UVwobdvOcVB
zDmreDRSSGWvsvq3i4fzI7UQmcqyQ7iYXgP5SQZSbq74vAXXwEwaLCqJODZinFVETFutudcZLjXl
NDp0aoAoeFiK9l5xFssy0uZG25MpJQPyA/F3kOao+wSngAXMhiqvAhs+/I0kCyoNNPP91PmacqwL
9EwgkPnnHJbE33fadlV2Hk5k7QqZNBHSPRaGVJyS+NBhCjCOza3OAbZJSXa6bZBorSieMoH1Er5E
MpfzEc/o4GPjK4a5Ml9GKp32rSb//KmjjViyNB9bBm8Gny2O6rLT6OLiwjo7c1lAXhPvTGcPvCXu
aw3qhOTklUS6n2LfbohCA7BbbM5CYMHitbkGC+yp09pNtabQDQBiJFMxeRl5OAY/eEyWq3k2oONR
BS9AIveJXiA+W7/RBjvx0wFhgDBKGSbeNNCiv+W4aMjEHkQmkprJOn9hlbUPPJHdyjyejotuKAVb
g78XiDbHSnbdzDC8ucaMEnby8RAtDSsyhqrQ2rtl/efUASi0KaZOB5HUeve388zVECSLCvWN3zZv
68fM7JdfQZqoi4TU6jc25+YxO5WQyfsRbq8Z+nwuL3XrIVIaZM1upP6sOVqQKp3bSTYEap587cwM
TvQ4RBYr9cDlkMN+ZIKcYi2A3rsLEw/V7MO5U0F1tUARSv/u0d/E4EEgDu2+sT5KCNjTD22ByvDC
7lgOkTcd0hLOiDyCTkzKbLFnrBo7h1XRQHuvl9UTuaumEdDI0fdWeVwSFE/Z2WVRM9p4SYMciL9O
swP+zlFB3FzJRr4vbMM4XjYpkMRUIFLKavu0waeO17zf+IrzypAtZaRUC4DhVZceFXgGdkqMhPr8
ztPuINguIubd6dGzjBrHdw9nH9aoJlw4zdkB14luVNgA2hcPCfKn+lzywE04B/qzqvF6PXnGF/XF
iE/qYzYNxe6MDOyGyg/DJbxamdbnmrcD9aJ+SdIuxMYtjE/dGfq4kQmiz5TyE6nTg/L6cwLKx33O
ULJcKVEbQohQo/a7Oj9RoU0ATG2rdCW9w7eCCvkfczrjZqM/HQxMw/P/8PEk9nlpaUIVrMQEKurr
YAtM1wGMA5B83GOvTdUaYW26OS6OwB1IK8luGGmt/tPbU4qTINaCiDBdIiZchxsOnTJ/DRshKE1K
RpEET1EpmtuX6qBsOs76i7B8xaeaGeuCqtGTIECi7dBii5QwMHVIQl9FHI34RzL/m+hMzXdebIXi
Fixy8uHt4vHmN5M8Jod6diFFclfvaM/RbjuV/Ru8S50UiNsVto3P8nLWAdCS9mWu85385fAe9Qij
AYtYVIE4vtOZUBT3roASZv/En9DfqdgwbX/xOFS8CNBEj6qm3O/qMOzA6/KYKxR+x1VRZswn21Eo
GIH0jrhZkiV5i47LlvjV4NfcnsNqQilSMsg+/F2wThzASvbaoyoV8RmZYbQZ4wkRab211tXqjMlI
06clDQ5LeH4h8Vxw0TSkF9F8tufY22+7X6XoW80L6hmqaWpAGR4JJ842vrMiBGdt/shwAHob6a9x
W2ekx1rwrnCSH6Abe5aWL/yQwVG7tT6Hx9U0eHnJH4OREixTYravZ0AehPG3JEpTaI8A74SOz+Fw
q/nKGOPLpvEp9+8AGa/w1UBNyZzIilT2bGzPvRnVoPXW0T0z3tB3pUmL+NzdyzLUNuj5boFVkg3Q
gyP8By25af5DkJ0f5CCt9uw/cZrvfRh8Kvafx66SU3enNCem9kaA24jvovz/RxeENqvpDLJR5bCw
pZJoyhgp2gWTiEzjEH1rZ7dCwdfWWKcJIPMKYB4KzmgvirPA1FrKI8sdbVI65/1lsJy+p4xz/hay
Bca7eKKHvx809p2On9GdsCJaElzxLIFZCJxpaaCNb19/dUG0VzcdUaYO4sZ8V9LiwVZHY2RwuPg1
JRiyXU01n+OQwmNo3pMjSZtEPe6aBnp6aplwqzLPU6u4Pi8QX+MBx0nuCw2YH85gRqPJoOFyk5il
Ehp3PJEOF9qv96rgUuA1d4j8Q56OmU/j/Y7Jt33lIC1TYmuSsUJrW3CMeyJzfNLvM1sKhdruxlv/
ihwhxEQEjD1B7ovpeI/Sk1mNlSIWElFEPcPaDTmsdPGQdzbkP9s06+oS24ZWlu9EfPIznVyAiv06
4dvvStDh90wDea6SUQadwDcKfZByvoSv9OpN3r26bMV+Sp4Th7er6tToDCSRIobwMO6+RC+Myr2b
uys1MneOjvHL75yD3BxJAyhxLMObJnttmLyJcP1ujX7dP6OOLx2QJhgCBAGzTQ2+BQOfHdWDwXib
2Jwhmfxuk5KGzIs8tBXaSXJ+5Lwlx88WDlW0j5ipx8A85QjrnfV5TiHlgt9vf2+dqEdXIVRnJBRo
lu6hg8ktOECA9IL88r7d6ywi4tr2bwA61SOnybaOQmTYSw8oGvhlxYUpakxPhFft8ZfFA/iMcVpP
k+mmfngKMx2G33BAi+pRGmuim+paMi5Jkw0z7bczmDwU15rrxBs45TduhQYClHnZldfiNWrd0hNN
YjcFGM0tbWWbSn/2R2cNNO79LULr9IrZ5OjC5UgvyV6Db52mERVWg+WPwq73WGcAeTOlgwkMO7xo
AKKFhbSj4wFJW9J984v8HfJeIBvq55YSpr4iWZz4LDeY2kfbQ2UDweGk2VotjcK7QLXBTsVMFkzj
OpbSGQvCokoBbZVgdNK/b1zkXJ7gOtyH4zWdfKAyRybtgjAj9NLNgmju9+0bP4X+iUVDrZx65wxk
H8oQJimiLInr87oPZG6LdnhnYphy4Hmt0aeXGQGO8gU2VoEzbEyfwkJsVXSDDUNJp35BemfvHq3E
lIO46iqTUOGIewwS9UjyVc2LBweO0U/YPInFUvb/oL0yieIvGWd3ERNmK3Ai/Ckav2tKx3921mRG
YhdslyzSVQyCVqf8OnvuZmGPcQiPKqPMuYYsr0S+5bU5455dPQiEU6ZM5YDJjYk8B3r1w7jG0L2I
PLPUi+LsufbS/OUBLKhhjIyevpeBwLlh0R3fosy1b55jrQs+L/0bu0vP9TteDovS9C6Dq5xD7nN+
0mtLGe9PkH1/JI10yzrZ9aWnLR8qYHs92bHUWFr6sTJu66tc3kFMQffMRx1G3NVx1N8WGRGE62qr
1oBosOTdZ5FdLnSRj4DkRmrZx4y8LhjM4jMCU2r/OjVS4xeVQJgxCC7HuCHNVoapxReKoQCsVJP5
ooZG8JKdxNLe5xNgeflbLkLJxOYlY+Lz2ePjwPO5bcjWzLrS7ZXFSxpIX9/q/fw2YOcJYl5IEzPU
/rAXlVmxNuDIJkxYD0lmmwsYK8C2dSkzWpfI3htxeYhczvycd+3mtVkLIdceoorX4syuGT0barY+
Gs+deV/hQskBRodcMvcofxwwxRjhTeGww06g8QLElphBKyQ0Wh554AJF7QU1NguhZ9OroN/+CdK/
9mdrreNRfeEeDK07OfqlBVE0wKcsq4pqlFgDDd4oQqGIrkvnTfj7cN26fqsqbTu6tYDSjlVw9aaB
DvldTdDztQEIqXzmq8vyjmdRiG1x7b05c9rBzEUvAiQghYQA/NSiobypOuNSOTyVl3xPyl+K3PRb
1wZF7W7P1c4nZm7xwxd2/8sq1NlLSHa8CU/g0BLB6G3J0BvUYJ8me+CfoqbeVBDjr8Gy4ZITaJOP
8jMsnSzM0tn+qaPJWuMrgVmI9NGit4hBVQV4/hZC8WHKuEWSFCXzEv1NQBUwMJhDDiWRxdKaI8Kx
wJjEeItuMHFUO9gLWskfKVip4Ttih9ei1GIOJv+3GeNYXKi3ihnA0B728ybw+KcxRwC2dMM2A/Cs
0Rm7wBizAuXMKxZO5pTrf+XmnLweOmRuXtqardUSB0j+beK7HmosQ0dj0AG243BddXBiZOZXQ7wX
Mqb/OCU/zZyPvh/MOwQwAn0FLQ4glat7LhPKGImUf+0C+Rep/qBftB9EploDD4GtnzSToQFkrcIn
SGVFBiaXohg97kIWlRotnFxqGHXbwnw6e8QYDKdKSeU3rRNDnQj08x7+QGReKrAis54seLM37avK
Sj+dN5ozIBSdGbkv+XYEEGzn2agxAHoEsHg7FRFAWXOFaG0Who3cTKX13Krf1a0fgEYmp5YkO19O
Yqoy63YsVsxN24OHM1eELKws/EVlIs18ZKqa+m7duYbHUnS7CRrO0xSNeDRqNSximFI7z6jDP3O+
UNgbTU7NfP68uVqPk/xKdFiVw3gzvmqGyjW3P3vUuAtGJ9iq9sjmnYv9fzKfq5J49qkFvdGE3OOz
ISjymnHmtN0r4fb+tLfg/s5o291xhId1yskikQ8/dz0ucUX+jXqCnkkaVk2qmX/unhOPt3w52IHQ
AuHV9ETt9FUXhHkq8+eOkMFFZXpjHKpho/D2BDgYfgsmvT8c4n2apMDbvMbUJNCQbZ9ghJKeHio1
WKOhHiakLLxhN/BrSkTrkr6PgnyUpjQgc6/0GTIYqXsTV9n5AapjOIxG1srO84SvJLoBNoYxg0Am
dL7cVDSbRPYZOsELs93GqlHCoH1H8crMCWVRPNY10ywGtvEZQUFXYjmr7PP4CaVBBbulYQ19pA9G
MM5fuGCdboTs255QR5IRUXmyqCA7/jItlv3szyPEIb0TrXyvnp/ha8ev53AEB4El+HPiHeYv/20r
adkTxvwxQqfeQIL4+frjwhnUCwVLltGrmDGZMpePAEYSJC8jz7/KbSV2IrRT8oEcY28TR9vTvyk7
zKZAKZ98HckgkRn4CwkBGSvH5yayBXHZiIq2A9LT/iPaVl97UYuuzIIxsFrdBXr2uzHoSjuN2b6c
JH9HZB4U9oRBN+XfLxI0IvJmvsOciudjSYkFNjZcjwQfT+JShdcxCr1v27E/gHLeEYy54qVBvyYb
BYlR5PbEylf+u4r8w5NqV78B1CFFUE6Bhoy9btYTSEGIhbflaxiS9NB1iCVgqMuRZCnz5D3oKZ1Y
2/kSwpWJCd7eETM9jpHK27Qag3cRxp1nQeLK8gc9BkZ4TkcG0ICyg7b9bwXSemyG4VUfuStgzONI
izEs3Ez5ywVEnByBgU5IYx8lYfO9giDGznUSsiEthe3MCYjfm0Yf42kchvJrcSHGzvP8WR+tbhhO
5G3z7Zxk0KCIVO3CW6z0yKsJ6daXUm7dlak/loxF+Ix/OM1Rv+sZKegA6BGGdIBJu65/C8rjYJTs
kNnvu3XnST6MK+2VTCF5aMQLN05Sw9j7bzBEDgZmiQuJUR0v+3AbFrZccqza7tPOTKKi1wiG8Plg
bofPzpBrKeIM7mAK7NcTwYN5HJ1PUjhw8NTKxLGWe9u33dkm+GlIt8KVdSxZclQ/j5Z4f9yUPP0w
4vaiQ09eiGwNZ/4AoqOCeb6DKkWI++kHBRLTlFaNiABcc+LNCQeOL4InION8Qya2pQI7W64DdNg3
/O+10qf64sFw4cLto/SfsEnXfbpDXRxcMPV8SoQzUde5z9yhVS0gi4E7IRr3WqzkRo1kQARoIA7p
mks4rEzMFrodvWGJj4N9FvVg2UoJa9MfewvHG0nZz0muvzvAzpfyJndZb4ObOk2A5rB+joMZqHUf
jJti6uU1ozTBuyI5pTJIAt59dqRDlypMxaInL1qFoMfcstkqGoEpPF+kHubkXsxCEB1jxMtnFx1O
MxNm+FPvXn5gP16SvZj/HbS0HpNf1qGGSEepIszL47buD/h5XGEXVA1Rng9Xs9bcKlxIhpKHiars
a+bKxoGoWHLSw1bNeXYR3JWo7eUiGcpY4g8LE7/r942TVgr0ZNBetkOypIN+4EIiLTIfS/xyIIU0
R0Th1ZWd2Y4R5k28aoA8s3c14kSLfYHEtQO/tnPqg7P4SyWHja72yw6Ab7NJU6cj/21DkxSYN3au
SIQoJjRSZpNHQS56l36IO/e6uK3ab7u280v2cYRZWVEYCucxMjDOTckL4O5p935lLR3Qh6mDgPPL
vk1+j5URh/j3OGp9cEUA4j1tuqqxrO8koL8OFtcOUebkhNCm+bx7crwfyUyZhBOdRB6OZygXBNVl
m7JJQCHC4LAY2T9MyYSA/Q9tmTOi7nvv+jxHG+CN3cQsPlVjxyzQdpGdlZECk83I3DQ1oEk3VlyY
ju/X/2npiOO9aOKCySUms3A5D/BWEqjYGqDc/J+b35B95WHqeLJHsDUyYSLT9t4AhgeyAISRkpyY
y4X5jnul0Gmx7CFWZkH7iMdKakCclfV7Nai5SmyQgdZ7JWEmmFk+AbMo6+Xtsiv6XOYzi/rYT8cC
JXeuMJc9Q/xIJAXdDJ/Bt8vLoy8csYo4VIbVwSmkPN/LzRffsMSfTSWNg9TRlAu4LA93+/hS9Rt8
fzlwAh0Rxja/b9ip0kc8BLWjj9dmhC2+hyOFMig6OvDftbcDL03+pSPC/M+drDjeIbuiAmnmHpaw
jvqXUbV1pP0fSZfGgrAc+yemgpXIp1Cfvos4eef5CgHNY4d4S3ceEpPvTVKdS1an4VtkV5cXb4Yh
MgE2Ah76qLuMA4btxTgqUn/rmQDzF16GBI+jT13MwqdV/XfILfjRN1TnMGSqBlChdcJkixiCPUvu
EcPsHOAef2ys79/9V+lKsQzH5Q1hUUurco4pUt4OTenP2WE8FLbG1EIIjHimUMdsXTFtcayZrb83
LJ+wGUGt75fqqGDEtb4tsqdMKmbpig3cPcQuiF5Dw21ZIIvc9Y3bxzk89c35QgQh5bXuHF7yYH8W
wTSqYWOp7WT8rkSuqvwwpVKxitvcks2AEDf109XCAeSQE/SKR/DNNe2YuxOoO9L76ZO/PBJbRFeo
v/ik2Oa4fS1SbKYA14uOLeKeQ+ReGrRYMOdbRNxI2207S9N3PAKqlKFR8fKEd7yMWhY6rIH9/fdn
67VmvmAHxG78YJem6cWVgCkfA7wVpes5YyqKV6/dcAPH+Ev+EqsJqRGRH5XMQFicD0H3ZvikjdkZ
NYftsfcNPbM1Ht3Z3z4oXVMN+FHzg3AN0QjU66hL/3jJ/Y/aHDGuB6Sbr2Q4zg8y8hYy4DnIg/ar
hT+ND2qF7CCi1kllWdJtye5wXH2Gfe+k1GSEnUgh08grtmMHyoKIVrizdbXRbN8ENLOCZ8TxRoRw
y4VX8ay73p/zgKQ8q2Mq87oztBnlOh7txmMLnYSDoRuf+ft6o4jJoWqlGMN3rDzWUAU+i1Z+o7s3
zQw+js/6yiPf6visNSNUb+1dlm9/iw77eNeyhQoP5WMWP2nwRnJBtdK/jYfrKNbxmVprGTghrjYh
bLkvNWF9uLxeIZ0FzTN75hm/znvRGP7USWAP77OaaDg2s3qqN/9KA2ZGIaAnmNoHEipSkoJ98AZk
CKhxfxkgqQayE9lxNE6eMsVpnL02rv+Rq5Bw4vM7fXsmBzZWWIHvLmLJ4mKI4GEafYLPeHTXghT0
i/032KzhBJVoodROgOC2Y5gAiGDeuSlDiDiMYtkR9c1FaVBy/TfvJopq952T4rsV59uP1HdzVpNB
GVwwuuB5nB46HygW5O/KylnK84ynFHEhrAonPZQ/4/VT2iaebNcRrSvUogbzULbHicYTAnTroppC
1DQARb+eaFJTdWTefV9ptUfB3efpeBNiw14eskLDKiOaigQoQ7e7n1W9FCesZU6sxm7VeCtXL/ml
8SVBbPDbaUD6JARythkIrDLH2qjrljywsKyQr5qdtW8KbEN5ZPMVwwvYATh855fvXqGUyswEwDDM
VTFjCxyhLnlQec/qaco8gQRF4hJ1D8OxFy467eOZTTbjm0Gfo2Q6ZnEjGtXv8WOzRoyib5/W2enF
aBP3q10ZrkCwy3y6BvAYn7BgwkOvNXxyymKtffLC7/WgRmWGOqEdRRdaajDbcT7x+9w5666rM6xS
AoPCMCG4Z53l5mYvbpCUQbRskvACX3qZ/kUZ35D61EkuAPkbw1kfcez9PWK1rrQAy4T3Be2Z6Djy
7Dqw2HTaBIbtivzHzUF0D/Jetw24O1Ix0JrdIdZubpOrbLJCLFDkvzQ0gXQOp7gd0fyVxc/bFZVR
kC+qDNNhZvHtubUrlp+SwttELbOsSBJ1UdiGzmMgAj+JHDwqDgUdIcvfpIP3ZFKM6xtzonsQQ1P3
YAw4daKlGyKYDyChJso9k76/7AN63mA5bQFZaSGrTsfwYn6LA28FaQlwCq5kpYLCPYWJFCYSbqJu
9/SYWnO0+ShZMVoykQto17+f8FBBMib+b2aFYiVaGe1Ar2KOBFghzo2QHG9Hke1+G/V/FFUPm1Xk
2ov+6oLn1icDOxZbLENW5fNd7qQFshflWBzNrPg4gjS7xkQnDikaLpCzhx6qi+XymKVS2DoHcTp3
IokGMBIlKSGLdJ4jMcy+iKaDE+TuBRjwgPDtYH05hzolp/FWRAnYZBLtcRSn4NBsAOJRGZUWQbk9
X9MpQgIdJziQQOJ1zRLByB02+yS8KnLn9zAHstWckVlSHU2/f2/El6xyn74evgw+rS3sB5S/eOB9
sNyfHYiIIkCKxFYN445xLHpqB9+xSNkA3Mi+Belko2YrtnUbu1dMSbY1wpSUhRzOGcve9r0NZxK6
iuZmNBYUihYFKGBH9KuZI05UdULJZiE3Q9S+ZzUovc8pIq4fvwaFDAwfnfzzl/J/w7G0kEzM//US
Duv+ei6nkfG8kmBm0ACrOodrw6KlMh/jZi7TyFyWXnvAfuITnYmKe65XMNDQJfQnYVxS630SGBHZ
r3OK1VLxyg/9wBR6FvQiOGOJX/ZDLLRaCwHYh8E5XrGC5RsomRWkS315qGV+VibgoBid6Q2RQdQy
Ba5yNc87JlLqIMR1xIGpCinS6YcNZGj1j3RClLMad2mgCnPpssSdWxkbZoW0uu0uDPRLh9+ldYJq
LlCLuT/LtMEV5AeJxbd8wNqw5AtrCkzE4Gzag99COAcM3XEaIteu3ZCYbTwwrZRXmO8F769CNhCO
e4zs7hYLoiBPUZs+VqyHwp9ncwHyau2tv2NYFObohZR8bKq+rpf002Rdonka4IC2sCZ3kL7g60UF
5XI+ioVkjf/rYRMn5oylCe5VmbToN4BMUUAlB4F+KnkVSPCN58efPC2I5cauzzNyDS66ONZm1QPg
avHTJ46E7/MUY/0fiAbpYH673ZxFjfEUYgJwKgyCKtbx6Yy+DTpYaz/ewDn2Tu0HGHBV24p6h5by
mIXDuPqysGAozSJOt/tFvJpPoIE0AHBJtvoat1IGDjRY+s7g3jZT9bPxoMWeaNseeptVbURHicSQ
VAQXFaP/MVBc1MI8GtA6qwcBAyFxgM4o96OvIkdA2F5B+9HW1dK/wVmpAEY7IWM7k3D7x6AnAhsI
K5IsJOWG0b2fM8p70gg5SODtBfZRlJFZg4kCBHLaHXTMipRmZ3EVzphFm3drglsDpBayvY8Gt+iR
HYG5BnP5h/myt+G2BVRDtfCTFx2+4KFtd598rdRrON7+GsUAmvSWGSFRK8prffuRZiXnBInJQoQ5
8/ugw1NRc4UuR55n38nRgkJanMLIp2QI5yD6hyUWg17g8S4LXS2YSST3PP7pqb7dKK3Zb8KncX2s
55YxBZTxKlTBJThIJuELX5g9gFdql6ISuoZVu8E/zOHdtTJCLXeG+boB3Ua4NNmD2b5xpH+KUcOn
c77ottCuQvXWanssM/tVtJYVW+sQ7qZh41GynNrJZ3FOcxde5QXPSuQLRdK8K97+3GOvRO06+6Br
28PnkvB+NCqfXYIJCZaldl0DOTTH9cz4YN66ECAnBbE2e6Sezubhe4AFpzxvou2E9iB0J47rZKMr
snvMxuLsD+62agO0px+IHvVFYoTpOg+ewIf9C+Yj4Fy0NjNg6dh9wY1hvFuUeTzmKegbrFsBjxHa
5oaiDkCmsBjyUu2RUxPLmjhajS85BgAxGP5Uxx6UTzKI/jJnk5jlKW9q/rNMmAt53g2IJ673fa3n
snYWhNrVwZ3IckE0utYiOv9xc8igvKP6UVPAX4ZY9GeRjZxrUTbJzhV9ENuBy/IEwGUWrjodwB0d
0VWteBOtImreKIxw3ixtnaBik6unvkuAB6ACfhNUUVXEkFwInA0GofcA69j87jtq4Gk79g9Tuzg1
SkhzM6FhVjgzcwJW0ITchP6/xRoHHSKpOnEHM593yEGajuPmQ+ErmuMxWN8NFXoYkWJeHdpb4UjF
RprrOUa4Xij5CTrUapq74hJjRZ9Wq+XcB8kz7C5w4h6s/pfzZxwjyZr/tbn2i+j3xHjYjb3sAszK
8gzUJN9qqicJlNgkfgRFblSbPcNS15A6dxGIz6pow0gPRjPTqklEYN1IUG3WTe5EZUd+ztUJ9hL0
frATrZMfUsF31uDJ3vSpuvwGnfuHSJD3BKZvhFAboDoh716+ij9ecJkmVj5qabM4p399mOfuFbOt
2dbvE1H89KK+BUTa0sbM8uxVZTAIAXoMlBl5PL34VGvKJ7SR6lm5M9jUmWMaibS7kXoWXzCXQmeK
PgL1NOh4TIJWYiQ8ZTk45YLLg7ZsEKypcA8295TDC5sfasD5AJwMGkOwza2KAh89921fh/f0L7qY
Rjl+gaAVyyOeC4/n26ZwimjR4c5r+fS3jjGp3eYtVhsvlg/dt8M/lPxCHPr57zLMb89R6M1OIe+m
jk62As8Kn15VGBeM5nXm5NYUz4wpX70Cs6A1U83lNRetoLH8+mbO5LcDz8SZAukpU/LPobPg+DYl
tqTKNzWHHKciswLi6UK49NlRNdrdPfbHyIFEtsrmDeN4lQej+Jp/mblGFaYmsLn8oxzMvM9P78gn
PFELLbQGA/ws7kTC+rK5hg2UykwLvj5qa5tvjfM+4Fhc9v92HjMewH6hN/UDVV8q+A4qhPyL7FHe
85DzYAF2pZ1bA9T61Uh8udkoFqjraJbrRhXwG34l/eTkJ1t6yCDyYGXDzY1n6lq/q1SkaMQNPATr
7qqRLxLRubURF6i8159/bPA61GQPAxUB1VcVq5vgE0gqEPsllD5NhKQjZUGYzJnKIHbnRNrS3TAU
H05FxZPD4UVyRkK/cFvBpRhjwTpoof22rUIwetmErEuyKTv3zWP+laHHVlNpfzADJRkL9mrpfKfQ
cTWWLeBsEZ6YN8hc0Fmp24kJTvcOJhM/nx4u+2BVQ37Mi48zhRQ2MY7ZHEZaYWQN7cCMsMrTH+Zy
DvUmFvf04QgNCeawhRiHN5x/yxEA8eU8VTFRBmJaizidKulpSknqXM4xTtoJWwksB6Z5EiPBdSq/
z3Mg70+jnCIPaf03xJJNGJB2t4/Mg0iU4/XwNBtIu/QHz4Xd39LgHAovw7kh3oMKaBs2aGYUJJyy
64tlnFLGFe+tmgOF6Z5eZT6CHiOSbxVxA4DIC6hd37UFDiE7mBLvSsdpav0sWZ694iME0GnVXPTh
ZKApRnYWVT2LlNP1y5Y+i3Z19i5NE4m2quVE5XJ87pPRNTNTxEzxdtU6iyoE6vivi6OIfqR8Owzg
XEvGY8Xu0/sHh/WBrg/rY+r6c9qeQNUiOgGFEAr3w1A3P/fCdei3CPVfNfNPTuhkrhNutzHbKnbo
XPdeVjnH8O5kZ8FbxWs0GSQJ1qoHf5q8CFHGHgX+V0X+jva7QCOYdehss9h2Kb9EWUPb6506EgFm
FRl6ZdbbXSoPQx+SXC0S27pPlTDmXIss4nFqGHLVSIL8GpWsqu7dY9u2Ms6nWb9Bs33Fcr/SbKSg
OtsycZrolHpm29N4NZD4LWjDwY/8oLfIUHoPzxGhBsdpNxbTtgBhPeVOR0lwHkjrWUUDHZpmcUnH
dq3duQgXP1bin0J7Oq5oJvaootTDKE2kiyw6dhc3cDi3RPA2A+kcaebmDHXdWLcJk0k8m1y/5XdB
J9BoVM916e7A7tPE7a1D486DhJMqROH0PRbwd1CwQdkyuLE9hGBcejf+Wstxx1Ca/iGqVfcSTqMG
h63/dqV+VWKj/rNQ4NQFVHCS/Q6CZMrdDgLdQWDcarLRTuNI+h2rExYtdNnaKFhEK7ROqR5evOJj
nrWAOToZrtMvLKCw/EvU5u/bt/1WwAKmVy5TG+GJ4lnqc2x8lTVkkt9CO6kkjM1/6Pyl15ZY622m
hseU4Dy2NdpatQKO2/Cj/9Uw/2lFMoyI1jhrCsp2N0rkEee7yWlAvJxzxLyAFypMR5Gim0l6uYpg
9czpJHvCvJSVtYB2zmgMQnmPqOx1tBbdsilo8DWWWivxW0QY2u87oVOyY8xbhYpXB7HjkbCKmMfP
u+KEswXCKxNtJu9kjgoSoJtyVRpFR2gkgenxlRY5Fatg6hW5cSj4I6UiXRov7njPtJQ3+Er7cmlo
PcflmWEzPrWQAzzpNkVI7zCtRQAw4Gw1EqOO+ZafS/n5e70ZkDH9/idSQe/XRbtGIO5YMWEkjs39
YB2mYudBN3XB7OO64c1JeJ+Qxwg6WTFHU0ZhVGaftnV94EREjAXgudnjtCqwhCgAU1hTRX995AP1
XDDS0trU3ay/XwHbu1G2znBOrXYAZt0yT7kieOkxSapPPamod+nKB6sye2Cc4YJq4cCwvk5jrFAQ
/3bYv58xW3U/NmMsaS1w5BYiXeOuCl4OEOv0oKMcXQiJY0J0dIoByJPRb/dFuJ7BjgyD7Bq9Y4go
8vYvbqPT1YE0sxiz+2dPKfFdrGUuFShxXQ9IApS0Cwxhx2OLF8kDRVMb+HNrP9FtBvZKFnionf8e
AzFqteyCQtyxNjc9jP5sNMAcnctjS6YZvCZDnlTUg7CuGcjIapWOXCfGyMgLMLKGenEajRMPT3OL
aO6vnX1CZF70uh1VsWG63Ocuu2SDUmQIgI6zNGHA/MbQKj8XUDgorS/KLy93ciV40HPlMs2khhUf
RHUQ4jibIcfFyYQO81Izc+wCuI9KjIkmGKI7iYKuu2ewSL3S94ST4rSa8BVt6tbrXOroeGPjVSSq
7QxFDUN97viV/8kT+h3nrOB5wcF+/yuJJN3jDKh9rU2dQDoZ/XzfMj8wrhveHPiyu3ZM9eW9xtVS
Ebp1+l/SLL6nbwbNPQu2tlDoQghTpni/em+92IWydX9QhbhhPwU0ApQ1Y/mIfhvmyAGU3Rz0j2+8
LhMnYjnOCqMhEfQP7y74kTil1t5fz8gvo3TKYOyI6d14lbDKHOA5kq9stSfNfJbkFK1I97w5JLNU
JYbxbBGfLdJY2ydhvyhRPVvc+BTPGy9n5FgHBKGEfZLpnpdsbHRXsvveYhSY3FAzAL86g+j+NckN
dX6OtBR6HFhqFLtA3bz42CCrgX9EFt+F1cdf5RLhlFkvYkKjDeXJq27BTj79j7Fzxc1K2oQkDK/h
7GjaSbKRRDw1zXbYv0HKTp9VJfeti0gKDMun3EE+2bEoXSZTUNmf8Qa8eHgVsa+HBgaaBElmivPf
Vla1+7su9bcV3NAGxCBUa/eY94mqky2QpfLzHbCqyz5j2+OygYMVgKOiKx+/XWzQdCOumRn9pnY9
KS9AjznfIaQiDdX3nF17q40oYWcUDLIqUQWXEbl8ITpmHaZPFqPH8xLPJgXibl6z+LlKYmEXS9pn
Cxtze4NyD1Dwwze8WaS1GhM2mmAXuy0XmN2keKMo0latxXmlBpsJu9V8YV5Ff9cHefspb2bl1J6a
HVhDgVnL7xMZBSXjmBho9mqwAH+i6NRp8+JkhwBbLHGSc35tl8zp3baoMVC3GxnSeFO4tZwagL7T
tRya4/Psdj0CY01CTGE3uVfIoNOzlbqAVKvcXsrG4mmcXOXi1k0HFEgsoEem1DO7qXNj6NsosHkz
SYivMZumQylGpR2AjXhLWrCk0vth1m2rr8DHc+gdWnv72/OzKbXyH4Gudwsl2jN55aCESKm9J/Ym
/6kHG0oQQREfyTRP92LAJFK5fkdkdOzCy3RkEDb+xb6XSZmpooQhaDva64LL8u7znmj6PaRdEZ9+
KucHXGNGizKYALMA4bqqtbFjMfL3l4ETd0L1WC/Cc9sU5g7fiAWFkiBPXXQF76I1YHBfQfHgFDcs
vNz7MJTDsTNtDirBE+vTeqypXW48VI8jUJTUVF/6owBt7ucQokbe1N9MBFfC3ZWylRMbUW6mKmFm
rKgyxqKqfjMJFsWI2in3Ag7E9IvtQh1ZHiReTBqksuM/Au/42Wv3D1nI4y886mLrFp33mvDmkJur
rH0E2/rPc3VDlhFe7npTTjBDi26DR4unn7jAq40C0L7ND0bp1atnxxyd+E6CbTGj0sbWRJjCA3TF
4N8Soz9Z2fl9yqzCehJTkhjjYXQaIZS+2gmJ30xoJJN6pNK+zTK9xn2xdwkWv4wFQpIS03u865Q8
MPzMHOaxk3dLIjQuUMvnHz0jP6+2EKghbCwHvVux82zBVAnfacXRSI8CaQs2WE+FLxAtitMikfXc
XESLNzjF6PJf2u/MVGKNakao4QMsN47+UYe2nwll97hvfgosm5dFGHhWIbK9Q5lD6xYoWGcU9d2f
cCC5pwQ9aGBZQYucPbC4raNhEoM/7GJFiMOOm/6seYtMoGLlqyFxlHyJZwflB2n+q1DEUMpHR90e
sY8u69QtfH9TD1uQj80esCD3QYZ2haBEwvBceSosHoOPy8oo+zFgZXOOZbJ00ovGlawLNSTPwn5z
zjp+3ZJKQ6yreeNO/RAc3ZkNK8Tp0i2Ahul4uKM0azOP0Tk5KJmuEkupFJgGwPHZ3WR+FjsoEb7q
ApqrcI85caSiHJMN0w6qXBJROCO5gFsO+k4f9XjozUhu+wLwkvwCOu9GLCoAZ3hyG0Uf3H3pdQXe
MdqcSOjyO7ZF2gnAQ3T8MdU1CpFkVfJRpcUT6M9+BYVpjzZtIYH0sR8B5k3gUjcoELyEOQT9vudT
ut9Ba5AzMHAcEuAiz6m3L9yRhg++m0aMhhh5r4q+de5/tHHAGa6XwOKwFVkvTr3U6UjIKUbST2TO
EofXz8Ywrt7uBqv7ucr1qtEPvWHv9qsRtriW/sEQSVf3aSltAuQ7MGwBNglwe+Q9rrB91NjsPCEv
v2qibSJ4cdR5ToobGhNld6plgfaxxeTir/bpSwZTDX8QUl4NNS1ZB3LnWf3vV/dTmr4t9f3pTDoJ
0AFUDOsHZLiG4rRgJlEeZU/WgWAqNufJZz+QZZ+M8jL5l4HCKtN971/T+4r4DXZfNggG8j+FgVlH
wjf9R8i39/1bGFay7HRKB5JoFF4YLNScJLM75mI04gpFAUnC6Bd1Kn0htFpLJyM/+5hJoL+NMNCv
LaE/T0d+/pusP2N4+Rjq9PJ2H56+KMK7sESwvfr3Uo/Xc0gAzl2MeJnIMP2p5BE2CFL5eNI7nR2g
W2wcoWbbcyH8podH7dvME5H9Kc/7Bt5pbunmzFjiNVYtDjIbksJ5+Kx0Sizj2YwlKF1q6OPJJVD4
4hUNIBoYgCjbJrodIPwfHSAJ4EfiysFCA6EFr+RjQHFI1vJvpFcSpH6wZVaPCheZjfu9lgIlmTPg
zqJnHUGhN3NDBrSQyj9lIVA+sp6DQtT+CBZGk0imDkeD28lNU2QRYEMoBw/2LUSPHGcg1Lt3FNOw
LNNgPlyR2bYZnoNU0/bMtWhxsrF4AW0cs4zks66Ikl9xa1skN2TCa2G5ARNY6s7vaFauIZvBC/Am
hnlAktX1/Wi5M8BE7x1cyp/x3OvMo9k/2lPiTGsn1DURBz3sAtbQzA0CYKHcNYMK6D9auWgfk2Yt
OzzvZYTlByOm37pfhj9nB1HXjFY2agJFSBQIY0zGWKvC7LCZQEZopYqVT7gpVcsrNw0lv9URIAnG
iOctREv213JdJc7FJ3WMZCyuqn+CdQhU1SwAhQZGIY2JOOqkevpVASqTeUfT+c2xI6NwvrfWtUOO
Us5wHd8pchNmg9NDIM6J8QCAOsti1jobZxm8kH/C9TLsZnSu+y+koV7LaRub/0JGERhLti45ZJtp
xlaBpRSVLtW+e0tFJ4QI9FTQnjyAwD5Ibc8i5/xZofsp3SHdjIGDigHR65fgpsUqhrMd3BOlWMlo
cI6Vs42l6xOVaPk/yyIItBLqsr3mAPrOlK94phW2LC3p900ewdHex22W3KEhEChDzcSQUCZ8YAS/
V/3ET88G5WhUEs1DJSs9W7W+QVxAx+AcTEy3mC6lj8nWyexaWwYv4S7aFqPIVNBHzbKHODU15OG+
nB27ngdZZPlRj2cOyBzjuqXu0/yWmgkedkYhUHwjdR0444AO8wTqF0vnKcCMSQDHIE7WJj//u/bW
zmmTbs4pU5hDC3wv1htP1aIIfXnFK8EkcbVhkq0f92vt3muGcHF0Xj+br0kVhdN+ZaHvLJAG6n5r
Vf0v/w/r5k7PZne03cuE3awU3YzbwiIOa3SPDlDWNVcP8c7QlIPCag/9tdttEg9D0ezhPg69uj//
PgxAL6sfr0e50z3bKFCOEQXAFM7pdMjfkjEn0JNVVhiM6We+eY7d542o5fR4qPZbqKQGpY9Sn73a
Ciwjl1TSOW+NraCsAdQZGmlKH29lgGb+5fJHx/vueBPKbWUKjmFmnKGFMlQJWa9Iq5p74eKSTdpR
SC2ftEF0JtzYNeo0qy+SZLrqVF22yGlRED/XouM/MWLhSDdm86uD5wEd+7v9m2KUI5cTb76HRjEM
2krkU4BTgP4LUPfQaqoAty2dHQCpx8fVWan+IUYqHAFGjAtubOttHgHWraYlfHrIMMN3Q1sR9Ozo
Vc1yNjEJF0uEn85DSBjC7hvRJjWn5lPfIdxREu46RgL7Dkm0ohlF7Gms+CibwsatUgPrx9ZURjQc
6E+Dt8vsT6GX2BZw8WOshtJxgTauYnB2dHHy5k6zGbh+FS6Cfn03IzOJBqzSifauFtftDGpusyR2
lnk4RQ3Q8VMLmrBZ3fAQ3I6ago0q8KZOn+Oko5XKPZlN2rfz/ianFqQX+wnR1NrnCI4W511R7xZR
GLVtYRn1TjnzVvTfVSFlXDFCAFAvOmpFCgntb4Quqpv5kIL8BD1/gky3ThBM28Ichmp1JRJcujH1
QHMF9k0rgrgmERfOpYIDeT4EmDEjOS0kUNYyWzm6syLv1/9EZI6s/zM6QlVmN6T7PqMSKaKaNGxz
KnCetbhW8sTsRGtUmhFbpQiUbAF3kDJRwyxx4dqgqBKdciGEr3ckDlquvoJK7B+L8ZulA1i6y+vH
D08/f3VVHzQ0qqFc3FGI1vj+1IKfOVEXMD4hMPtyHkIxFBSqOqEekzxvHizcaekmTkyGeX6zEReY
GyTJlTskGloq088abuGEPgfnwGAV1SoVPpxKQFCUNPk9xD1ZSXzYdzNWfZ2e2ln2boxhn0PpsJjU
zaAmHn+qjkmVpef1sg7BzE5blioe378N52z7a9MER651jy/fpT1YsAkI2usAhbzrl2PEiRfMXgEJ
yLmm9QZm+JrE97ZY5JC4KzB+/limlHiDQfb2CMQ+8fl81sDTaWGiN+fau+Ke5LR/Lj8ppL+pAG1W
bKtue8ifRY2rCTmSplXz6NlTibVSCJHsdjibEa+eCnGxe8TC2+a27zTxBf4q5OmxoWV19ySTLITg
0+/DJ2NNbiA6FjhHuWFGgjKxgR4LX1BYvOZgwulaIYhMJGBQx0npxjBoK+IBw65AFCiRo+s3ZGUz
3nFkVOXcq0Xe67RMSSp+rrh3vmNhQsxtf5XMHXrJTFCUCo/sFQ+paZNV8vop6UJqsDjCjNHGNlD1
eEY7zh6KKoVOBJXGPnlAFeN65SR+wMtVEPJaFBO2bbx4eFv7FfC7xxKacRUnuWPof9wER6HKmyxS
zoWoAAb/Ybyezko7Fb5wFcHnrK/gHdrGdpO6nRwrt63GUUdsINRCZSXYKKG2CNUMBlGC4sfDtfwG
P26rJ296f0ZGOv7UA+yz7Lf4v0avhHCe64fqNbdJk38KW+wrw/moZRFX9W06Is8bavlon2OAvq2F
F4NWp3ZGT6pLBpOT80KFYYFUhzrkCdn0hoyASRHUhFXixHEHZZrVQgSpEusYYxg21NR05+F9F0OG
XZywLpgbET75O8uJcHkT5G2zP50nW6ponHUVp3P8aYFUK9zg3blvsyWShO3sD1K1n6LS8ZtukNmh
U3mN59haQb3pFxSQauYyYKbDvQ3N5HoygUESKWYVaxWV+hiRG9RMRJdps/nW41wMzojq0np/DGwa
EgaOQak6PmW/G/8ukrfyKizGwe97TZ8df2wps23qS44gXDFAihHlTK1A8h+2vHUNLaR3hNv4GVNN
2IJ/ORQu0d/DVzTJxmFMV3YFy0sZveo/+7zn32I+i33zIM1CZlcCcIuLDzrdSOBj1QKtPXu09XFU
cXl4xFfJdUeRXKb/DChS6otazA1X4rO9aVI+Py/Ieh/cWi+C7t1YihPOSGt1Hj/pmaS24OOKwS9E
Fw0KEZBndBIjZBYU9HywWwgVaZ2LHY4we3HxjQoxapeWDPqtWoNXM+dfSrKGaNKb3qoR9PVNStZh
VQQ6p6EGz/LyrIgp+xU+v13BzoGR5kI4EXNOz1Su0AOW/MLnXRZp4eq1F98v19AyMnR/pcUByeEo
paqu0ZESzeIjd4BzkXYn0b/4XCQzGCMImGBbAG1cJzrW/4Bl8YUF2wSr6AgbWNGMBWc4pq+Bv0hW
6AmG0mh8ToQL2u5a43BrlIMDCsdXsFG0m99PaFZO5BlFUxx09bqW8dliyU+rZCrcv79cz92NhmUV
x2avKgDT6rtPkZNRSj84x4I4EBwOGs6k36JMymFO3DLPXG5QUPcNpBCKNQG6F9WmGRR5u9iBcb4Q
xxJuRa59MOaIJGdQ5FuI0yydBwMTYqxu/4rGiGKj+kQ3/H++C3KvRYCjnbzo+mFmXhplXdc44ak/
rU2g22NgeKieisx7mz7UT10cyieIXPOr+sp/mub6tKEEeJJwbjlK/zKE4CeegokcumZvGvYc7203
Op8pUAQm5/oa45c60J1UNg+n55CRl5pkbI27JzeHWFttqdX0bejjbtBmgzL1sP1JEj/wj5F+jXJm
dqBLq3S/63g1EuWhyYMvPYWI0zUs6MrToaaN96mRbrFfa+GmJCb2xeDCbwIs0sQMyGKjSE2di7aR
FIgBUCyy94S6ibEhskmfde8sLB9JSRbeqUDVtfsV0aaPDnSrxvfhSsivXgz4RyMKm4FAPGnaIj4F
T7QnENM+ceAffjvAkTG0uZabBKLBg7gtXUD+OzQ7vplIl7KiE9SiXQCD77tNOIrcL3x1n0WC+sTK
tDPbaGF+Ov1qB5Oezg69o1IfqNwpEuKIpYbJ6bdCE6DIfKXQqiG33Z8hXw3J9HDoyFOuOZYQ0e9s
xpbejP8JPzQGh2j9r6J4r0Os0Jq3b4OSZFC4VQoJ2K/I/+VR9ych5sDoCYN+JrcG28njITR2foyr
bcwc+0PXx041RoZL62m0rG19HtTTqbWixduVM4DfxSTH389HE3kjcYiDs83TRn9dS4rG8Glen4Z0
CrYT98xLb1D+t1zPoUSAfZ06obGjmG/sR1Xk9LohWH0kMVglmPxVfQ+roig2FuHZEEvtcNOJ7ipj
2mbiUjQMT0tbcGBRdZF9qeN2NSXVz18wftMCi2pTfport+WpIxJKYhWM13z0xqFA25/R3dNxiRQz
H32DEs1s//bO9PtkwdgGh12R75IYk1XddcQWqjR09FSlEVHkMKvrqUJ/isOPLCLnTi+Rok5fLxTh
FedY2L7yHxJrMvoEigy7li6hH3N2H7VrhhKPugChoOVRdjXM3vKaH/lWDKnqWP/A3eb+S1sB7vyX
MkRVNeKIA50C6uYWRoOJDDXf5RnQVzdHFpaYQRGBU/8oS2QBuzO0gaVRwh6m2sNTSwxC5g/BTCwH
EZFQJRWOJ2tmuZbFR9FvXr/Hal+82vK9yfOoq3qmKYqDwJ/Vt7X5tBf5M95SLiiP5DLd3turaDEI
Qn9YCl2Oo4neRRrohx3ZZakMF8Tjq5Jve7GTUfnUkH+6LfEfnoD+WcWiuYMO55Ago1ZmR2sWHCsx
M9d8t7nJo11+IyXFbHATWfeKL5285aeUHiBXqktZQ1WHC0HrJa2sN0XxXzx+LwXw6PdXJhsB8Lyj
36yFTiW9pUfhnNRHWrwG5yfCKvi5qsBPJpvpjOKwSXTPna01hpxxaItkTpTkDo2HFMp0eL8wcTNP
B0QpQf5jFovspg1GABxADCnjrmZXnSfTLetOK/Pu+G1cqJ8g2NY1wiyHbx8kccTTJ9y/l0lfKN79
FVp77i9l2vo076b/mHwdQwv61c2zYuK6KawoNEnq3kzPqNZoPhIIUHVZqhnujUR3ym/c+Qk0mm7g
ZrU+Nx6U97eDM7I2aQR9BcB9brR0b6+z04gzEpqfIlcFzmHfRPcRve7TN1c/1bVLJkiVmLoIdC4C
H4cr2Hktslt+Lk3+wnVH7LVKfN2TG1bVY3DQzsIpLky5SIL3CgyhXM92VWcIaYD1affCYCtcknTH
5JJdpUxxh089dfOw7oizXYlUUF6YeuwLQWIJ5toiSB4ovoQG1wsEofypOtPfyApwPY9xHbBzRZTn
EqZI39ZIcF/23Uc85ryqykjodKC33GCQkwQQd4PazmWlQ0aVp7ZCxmf6HlNHSeE8scNyEwQEiF/C
UZshUyIqb+YpEP3djV0A1QR/5sHvTJdTvGquFdo563t6+MvXaiibeGjbmAgKi2c4twTKtERhjN8x
eFb5wILlDQL5L+HK2STT3cBHM95wNROERKmlIiQ4uzAue0u5xYFbLsnaeMLiY3O0etqBUqbqaTw8
ejuZJ0xft54v0WsKf6Jv7w7rPewEv88cpvN2mEPFz7owvMEgAEge1fHCvPacp5wT4YNM9yWChe7E
jOBx38dJxmA+uCNOmQ2RZaHBh8EHDvZQzlnZj/QI8Zx1DkUqAgime+xrY4GQt/bUNqKV6/e/kpuE
Mjn2b+Xi3X87C7pJqjf/ysrzamEsyqC/xzQJCxbK3QN8bFcFTuSmijuV8yX0MV6AdkgNhvnV9/T7
1e8DBYQ51Jjx7qSWktcqSBJD6B6sy8eXgIWoNxW7lXfKmEjtTBmeTocz+zaz9fP7CfPPvTPEbvu+
iYswLFxNYzoeXnD0CO55lgGivcFhWjdPhtrduVE1VxD6JNy1MxE2a6CgWvv3QPuCoI8pU5+eTZkj
dn1YeaK+BlHkwrB1z5YG4IyOZ38VGY3o9pQMriaW1Xeiqiadr5gP+E5x59vqD4RhE7VyKTTHal7l
cQRvufCThH0J8bA66dCSG5LcgcW47Ron3kJgO+FiGoAhk0B0zxBPoCr+hbdTTVgpiyz53HE5L98b
76jIvfs2CdfRQSHI4Vc5CmrUypOWHNEgew4Uf6CpJ5ghhsSHvlR8CtRXb6Qkko5Mr8gmildEScnh
63vC1+/W+fP2PYNRik2aa4ks+dPkBN3hHKPhZQ6hANCAJngXwUyjEAoyG26oWrtnS4vRRuV1AmVz
fnGGeWSnnCtkU/9ny/8tvCqclu0wvxmVKTk1ftlC4Ea5Y0DyuI48d3A9XFy4eDJzSgEHgFtLd28n
GcNQjVm2J4/rzxRv8db08jphsgEAj2dS4EKA0tvr9YiEPO/HVYHVJ1tjQr7UwpsWJlusk1LOQ1gb
qT+r2fNPbEoj0mWmqMgNcosdCFb31sMagoNjmIC2rr3WNZ/BVkaWYQTh+hBeEB9hIv7j8znu9b03
UGhl4BXo+x/ADxG7rY3PbYhBzEoIE8QqLx/uewRSIXx3ss9ULsNUEPZ/2Rqh+QH7rT80hXu5Qa7O
eBwbXLwg7cJXgiowm3UZzRUyWl2kvBChhmDVpUw196HTNyEocgkEOb0X/ZEM+qCQmQnuun5UVytQ
VirnLrdHRwtCJ16GkI0aHwS8XHYFiLRiU63BH7jP/PyQpSezs6VJR9Ltg1mbiYBqQZPQZiBpRXlM
z017cmpw93xivUHvCbdq2sigopeKqxdQPsz22kS1pmqRqNqUI4BcuHV1+9NEnGO+Nro8G1C4vlUT
7crzGPDZIK4cJmfYNjLAtcB/wGDjfCBW6PzbvIdoUg1iAOwBQmVKUwXxj6rUA3ADZnJaHfVRTwtR
dZ3OfgbLPuNIG/hu+t/sZQC2yJDeseGKfXTQ1L4uCv6nptfMDHHqEMVr16xOIvHp/QUETuWtQbSN
ElB6FnQvCS7lNF/pSABXGr+Z4dd6souL2EvktT4a4dhDz0F7PhxWOGvbHctPN1AkVB6cQQJkDwiR
YUNYoyBjvULsBjaT+lIodKJn2gd5m1tnBekiszOGLeC7mUK1RJarKsnnN4f9ygdXMhCrGmxgFPKz
HC5iucKEZ/KvjYBABgSgB2eG3h3BbP4QYViD9R2VmvenkY72mWRZzVzn393Z8LjyrAJ1Bg/ELG+3
akoMr7DRdssBwVWPPffg9eIkjxc14X/ic3reJVw6xQZvaTyepsxYs/sWNdCJLsCD8311Tsnh0LTN
hxNb707/HehAIuHRz9RdVmsGOoc0f+0sP4Qy382KpqMcx7mbb6Z7FWUSWqFU/xIEfhwg3UjlmYPc
z+0dqitlvEklggbm8MNIP8ze3J95Ea288e5ecXTsce/8HmZB3vOSbdEGfM0U7lUMhbpoAdPGTWN7
hgpXW4FPdG6hZ6Y+x4SAwAiAmJ5C9OSaYgiIFzjA3b3hrEPif+38bq1r71hBbOqj4blTiHimnRM3
Po0x8y5GklP5fyNIZvSmncrAMAokJSciUuvlQLmwezNUE2nQr4DC7uDJw5SxDMWej6b4/2jcqPO5
4MDXeql1ziBDgqBx2JyGWIfiHbWcFRl+IZd0MZzT3ShZ9Owa6aPeM3h6VJNBn7YXCUbxA6Ulhkqe
ce1zZxzEjLm0uAAUipMOp2vPLn6GxLwz+GANwyp+abWrKIRao6+zqEc+fOhZBsbLkj5oPfRwaJt6
7GQxbxvH30qsSygeiO1g4QpfvG3/tYOCL9VOEnx8YvW+3getEgxH6jY5XgbCYOkqr/IKrBmVeQmj
e9vfDYt6xrwek5eaSyiRn0w5af1JLDI9i0gRIJPZMDNKKkodes4po/171I7I89U0mBLDm6V5Ik1L
jNcutEEa1YZu3CthvXQYaphrNva9gRjt8ZPiazUb7+kiqu3DWXHXmaFn+o2Ex0QDO2ssVjaUA0vw
4+uITU6jmRq2PtayTjwYPKeTRdVfCQCchmA37XfDUqBvfC0wz5Jtqmgxw/LNQLqkPbP2pN0CWWwi
KQd+/DGfDSCG+3lqxG7sP6ujh0E4pS7cKxIlZkqiq3rY9al4vg3zBxnKNXZVeKsYF5fNNQlAWu/2
wObXHjLv/K51DjeegsraAXo8XOGEQZ1UKwGh9gLjWXmGeD5OYsVDrX1j2i6JcEH989YypCRwDv1m
+2W7lm09MPcwtaJuFIVmfQevjQlGCKeDbUiJ58Zh8G0PqN/5EJSvMfFttEEJKnpKKUd4bOLAAfyc
HnUX4/z4eWPU08FKOXju2n9/6z0kGYmgrV2GWk1nlqb8lP6J4P5d4+m3epR1Kkc56RPWfjcQd+DF
URNMm2ZGGAQIZRwDJ+0/HiEnYrgaoNTQ8uqcozUDU83OcLS7kSLwlgrbqacx09XPGYYqtS+M9ANP
YDH9kvNHFpOZMUBkElJmqUe1EIXT+beHznJgKjvknu9P/PWMFKYEOQ/ZkRimdJSVmxDAs/q3mBtV
bUXJv0D00lzxPlQyXANWqQL/1gXWHiAT+xbKKnwJNY59LOCn4LRGonArDoMa/jTF7We42/AFxUgr
8ap1BMAkJuk6qRrUhK374qv8PahNIJcEFym4h9IirJzJkVEb70X7Wi+sDZz89CT7PcTlicavAnVT
6XwpYfI6C0Si/3IX5Xc5Gj9nj0jXSr784Ke9mSyUzQlqCPhBOPeGUInWx+sSeRv5WqWAiTkntVsn
RQC4rles3FvBzH8Ebc5TMqrsmsWc7XP/1twypZeTTSOBSDrRiDQltLECeRjoMPXi9yLUUAagyzfi
mjpzp55hH7an9Gb9KJ8ksepxVrQ7xaYmM+Y+ArcZFXIsHu/t/Nhn4JAoH6nZYrX6srdKwCFlYonv
tTBPNGMPjT3HwW5b/RKotqTFg4c6GdgdCQFM2fFf1R5m2rqjgOBCwWMZLNfRUi+G5383IrpJVvX5
aGyxKOC6mGxFOj9X8bcNSOKKPm+w/OuEhY6Qz4To48BIvcUBad/xXIId6Ik+Lw7ZfQ11AsaznEmi
SbAuiqFNJX4z0IkOazG1EaviNrIQGNk4PcQS1+EQVrHLQZKTUl8HXrsGpI7DmDUsj7TSDZiRQV89
YVTaM3ukmMO4Zl64Ys9eQadEK/Nrj2vsewPyXr4KeskmqAFLgfpo50EumBbvPrnwIrQSEHx15Wa0
EiSnxq2OsMN8HWmWzR3nRJTpjEiDT+gnvRoUnLgKtU9CjMt7/6J4p8PSxFqCis1pJklKPyNjKfcu
AUzsJ+VIP81Cl6gd/UiCLXKuzMC699d+3ByMn7Jw1OwGsqEkft/GX4zsqWVQOu93F1sSZBctXT7h
BEi/ceEZuxTOSPjEWBFSxdUQvT3PijQpfkOpl34pUBDNhGuEhRfxoEXWVwrv+f1m2U+zt2pb8xLs
lU9WZsBhFm7OenzsT6/ZrCdISpAoW5xAxo72i54RK23DetQK1lhwUfJO1yBrBPUqcaXnECoyWLVG
BNxVTsFH5gnK/duiyGPpyLxbN4mP+HkELK/dzBk2eUUAToD+9VFrU7iaGEG9KiQ0CVDigC3uMfO5
y9KHKvBkuJgwTZ2bHcTNhJCWtAH8jGxUgTYgiiApb2OC5pZYzrFDKKe+61MRLZk2bD2wNK5QuwOT
cOyXVNZe793szbi+NIvzvCUdA35n4CzaCb7W+vULtVtf/C5C48MGvG79y+2fkdMvub94rVH8Mk0j
DHIPG5pvrpeuIZiKle86qJwVYOxAZFHBfo8qE+OQY37Zfmr91LT5MQMXYOISl51ZXywJyLGftvac
XFupnrXdOuWORvb9emaZ7HZCmRIZi2fbbgJixNisVTQmXt5a2vHciQwgt91UmTtkjjuYlX87NkHJ
rgqw6jxW7p5dq0uqxPiAW3gP30W/FJRAU5zgrrvGU5Q5hkPWeu9l+gjgub/BHaEUKVMnWTy5ojff
Bkst6oHgL8egSx7agoZFed+KL2jaUymi7VnPBvODT8X2M2qcrnTY/83FbHLjxgwDyNrnQEcplFuQ
EJGXmW0beGZzSUewiL+fSP55RY6b1G+sT4kNr/3skKulKkst8pyQxrxLrmMMWk4ZwRq9eHABE+7l
rI1dQHa7ICK6TBTdawzRFA2+3JPQuXEwvgq0nHbrTvtNRmlqq90XX/cAhUakfXtVKAgJsFZc9b1k
GaYxYok5hA5jdi1USo/0pAHig+xeqe96EYVwxq3QMx10Nl/gbXXSR++3YVIm2BR72OBlihOWuwaS
cZ4Da8MfVnW4+4lMnj8KVMW0is7t+P5i3CaFi9twisSGc9mUccqlQAacpQ7ynNwWxMxR8AfQkdDD
OobqFQicLTGytBgj9CB9PshqdIXO7fp7k+GCsOx+JUFi+CXUPzGHIndHBduXXIIjQuqrDGIaEJ6x
Z+ObwpyEkeUjvggbU/5CZdWfKDo4mbGa7sVJNn4CK5bd/QdaCqc70pan/L5lAZMrZK6hdVPYvR12
M3fCeNqnpjYS8YPZyvvufDmwspMrMGd+rszcl7PleCNi5vY2ss5Dz+zhEeoiDMBbnrBPoQaJOKS6
oGAjtvTnjmgpESNobtuMsblREocjDoZkqgvouumcEK16Pt5LsBk3tHBLD6PmwhEc2PMnbU9S3snS
fRSpwzRpUXbWqGWX9HDrcDxJHbRgNnTHcWBqGidHg9y9TVkQFu2yANqYoYeCDLsNXbHDBJtBS5R+
/M3VfU0L0ZXTH/ynW1OBSqB5KVAXvemnm+pTEf6h64NmZ4B23kAFJTOWE99PysjyEvItNSzfszqK
41PkFtEhBsTf3lrXxH0yBcRsafDpiYOHu8HYkYjDHkIUpYiDo6hkHZXuIDn39waosy2T7MKW9ac+
2L7hdQF2TkQSJ4eo7to2svfV46fQYfewEFS7RXz6wnPH+/sFlUG1inmRYNHI2jmMr8ofOO20aq2J
EWz1BnfnbCwhIpKcxak711pnc0bHF8HDgB+RV665smtVkCQYKtAPVyQye35c7SpcJwLntflHPup7
OwBhDzBBReQU9Rtred+NevObCVZdV/GmzIr5MTDVBRHKRPFW2VZsAOQlyTeu6Y/2hI3keXaQhTDI
pbO18WU3H723+4LU8HS27ENwy1m283Xq7XnmiKXy2YJHp0K1Bkh/9Rm7VDeGe4oK3ZKflSrZuUu6
OMq5t6TBpyTwGFn8eWEsCjX81zJ9QS5khhOVpvWPFzEb+GYrEs4N7qCPE5iEAJ6luyNtqXtW6lDo
Mw4H6dxh6yWDQsQKA4ZMmpyEllC4TgSbl1Tzy8Aa9wZfCCAQ6JNn8Jr49VhhRoh99n+oOt6/gNuA
5pI4okJqD8dZVC++bqtqCsrTlS7ntYTYCz9SSzbZkn9zphaVkwb61Gh8LyFlr0hTlHd8fXnH1rTW
kd6CAgAvDPfZzUKC7qX8UGkyQZVvY0yo9AmBfp0CxoJxo7UrUahFm8ia9nQgjXutQ/0t6mY7q8P3
wLVm8iQYvQ3mWkcy1/0UJP3wWyOtK3gDtzMKJSKMX84cZ3AAKuQ2pLcaMuHfhBt8VPP6uVsPR3T4
2D9OqcKJZtmko3JpHuMKm9uTXuZpf5adHHCqrV5Ur1lLNdQ+6yUClK55sjOzOIXCa+al9dS0PLd2
Wt5Mvltmy0PUFVzbW7Ttdtgnm/SwnLRLxOgc1OnhceZPjnm/eSJUdNNi8n2l5FgiZo1w8uFim/n/
G8/E8Gh3LeTKo+dpbOkphLNOLLqtzk5+pY1GolXVt02xpI8hHFvQk+VoCtgSswoW+EJ8OeTv3Pxz
uRWvT82j8y6ZTjwvB6xs9uMcVRhmhlirEWj/DK/efN3xM3nuJRrkqez+9xrwEqnlLchXGmVeP0UG
tB5z880BMeHSzq3M0JzUQkRTfmjC7AJkcBDW6QnnXBuOnQbQKQjhNHgBHiUuxbQu99bnMCU5cae2
bIDo3DFVslIAIhCiCGxwQCx46KwECC6mYcQNwNZfY9JoddoJjfU91djyxIJ6zGeJ97JuIhTzQrxv
adtvRngpBdQGVhMtIwdJTtoES2UN08YJnfcVL/N15pwg+MwRorFQhE4VD+1wf6ZN6GZl5iTNEQDq
WUYeYWDWLgISSBehH4Br88AwdHf8xF3VeJz+iE5CKypBtl2NOFZuG+cMGdR6fFVi4sxDRdRB3N8g
W5/J5IdB4iCVzLFVEahD0lP6368NSoQChm+SB2BB2ZCYfvB1faNfcmcHZ7/l04uadlYI17nirc9U
wGKj9M3baRqrDTOv1uuW2Vq2V2GVTZCEl4IqmoMmfL9PsMSEuIRRUOqktc7Zrfv7Wn7HWntxBwHN
p78K/GCidN7IhJGOuZxpwbOvCDVg170Xq5r2nJPnXArElOzzHbymWclNLxOov/tgCduO/eXig4tx
PbJHGfe/O6Pw1+H4cNnTyDsZAItkhzsPvgRED2ym2p+SReu/4cl8rOd56OLys32HHPTGou+ThL1y
j69qiWM2D0v6xoXJmF36QKWaIpkWldFqJtVMr12Gt51QCF3/6Nf40P9BVYi8rEURHVrOpFUnp8Ca
rrFjIG8jUp4RK6Xi/UNwHjSUZy0E2hXbeCqtNeY513z8R8X/jwumWHCk6q7vm25Kgi1IO7oizUud
6SsAaKzucS4hH4f4QCuHdtDZvByWi7fTLxBS31xRKsP3CAgvkvC9A53OuG0At9/lEwwnlfqTjHEC
6OiTH2Ex0HNHjqYPEjuwqSA8FzjrU9QaPxYqiLjPhwhx7sHeXe5w31KchkaUApsQ/31kaGYVDQVp
HFdRM5WBhmYoZJynWPeX/MAzqFrlPXc8mNKCakiXham0QasgdIOLOQygWHDzhVChS/nVt1fpLsr/
nF510rIKFTlIKb+xeuUl0luNDOMZlDM3Mo7KCYFGcNrW0SIuPOrJx3VqOed0IXXNVKP4zfAm3vPj
z+W/Zjw7PkKFJSPa96+9OS/2jRXKBzSr/Djjx/Qcae8oPMGAANNU260ixZjgZDPsge2g8JXa5M9s
x9R/9NXd9tfaIHuTyMGZW+lhNjfjw2PFLqvUxqCGrge+8XummtzqP+RHqpEeDGHEJEneFehvDbtg
XPjwE/yZpAJcJGKmS+1+esnVoVi/v0O8PgIsibm2dRN+/Te5fK7gx64F6MrDb0oEWBGh7BlEqTSO
v+ZdP/XCWuOQlJnDYjQvVOtOevYWU+tuKfc07gdZyfhPkYdHM7Pbbq3oESd7nbqKdJV2i+RhNrtI
62URBtAnVpqkvNvG/QcOXox5d74A1egl+SImgHzNKli7coCSDWfkTYhQ2XrvL9ldMzEjUcsNr3W6
69jytph/qQe+h7C+xfrRxIUpXdscyQKV9bC9ZzBoPCJ/zxT4Q2zPu+qNU9rkssO3XhTZ2tA179U4
DDTUv/SrH/FujXletWIQOhp7KBkh4zwBfRMgucs54lGfmU+fTxv+5QAgV+a0FpWIwFcH1RU0GMdc
+Q99cEkRZ8r6OHh53Ezien7tJL+gfAPOl6zcuMBpJxFoBo5+YLu+oSkAavXm1Rrob9CfZHf0urOs
T65Q7MNi7H/VGhCzRYWsJ83AES5g3LxGlrorPJKuC4U8luVZ90H/OxCJ9UEH0DKxJH80QxPNI1ov
UWIfQ6NoEq0AlVti3afq7Hp+mHA5DgBwZ1sjTR9PbiRC3fTIKCkrHyvqAM6fr2fjSB8BVQmBWaq1
KGd5pWmm1GXWjuyVHOF+MeqzQ92Bbn9ORXUTzQBQZA1mBfJpuQGvOpEbGd0RPzobxNwVx8nMnQ0P
GxLaMdn1iqS7eYxaSrk28Cp6OKVi4k89e8kkeNvFKMk97M5UqqHF0jF3nyUM+0jh+UkqxiBf+4nV
5WKOUZWh/o7KvPwfZXkDMw27xFZiKl5KnRKEz+0P7SqcEmwRU5k3FaLOGFkMTN92/OOoHBrEQSrv
y0663Jj9P2mGX+xStqlXDEy7LEtYjOUQ/kkiFhL78KVZVOPcuzq7VWn4Jn8s5OkDJZBQdx1M0WhC
RqCP3ONfNbAsPxxGLOj8zbkqnFkK2QPWZyqGBy4fc7Ax0QwZpV2CrSc7jYSXG0M6IOr91EgGoAVd
vPAgCJxgaR+vVYMi90GJBycnljARkdpqAQA3q93ft01muAyxyjhBzyZMfkZAujXmRX0bsdASWe8F
z1GlXhrWWQm7mig3bIUh935LvLdu0elrfPe3+RzQVT9XAra0nH7+gZnXtpk0QhcxuLCFRubfHA4v
gXaSMaL8UnyuvjKVZmDGW5Zh95wKmGKOEQEu4Ohp2K1Uh/3NbazZdFNItrag1inbnyRWqfiqoSsL
rDD08lH7TH+jUD4b7IS5MSQ+cz3cNKOL6sGzY9Bw5kkjbquqv+sToafLN9oEft5QGIoAXWvK6XOX
qBgXq9wdeVR3VLXusty6c8TKxAVQF//WN++gKlRRMAjQYKmA1fsFEuk3+H4FHVm40vtMoq6iM5Te
OWI/eJnJoSowJdmY8Ozl9RNu90Ad6pQDEjoGRl6JqAfqkjdzWbwQcUwm2jd+Gxbm1bvlE/bt3xyj
IIdMoOwrkjpJFebW8VkCEHcKd4yGFqZ1VActyoqWPv5BKV1FaXHpdJUjbD8uqtovpIXnn/qawWqx
YKnag0Tn7nqCLW6VY/8qUMcEXRAEJBDD9f9nKslTZbDplisHSI6CXUj0O319S3J/PPZGCirVBeOD
n5aF4xflYEJmnUlW8jroOIHUI/3KCLNINIXu6YNxERUUCtDfatJT1eZ6M2eAN8g9hSnaTphWJi+Z
4JFwnhbuw2lnng1WgEVhbdPA8cM7DtiSmmjPmT7DlW9nya8CrIzWp+tQQhHXqlr8iJ3aJJMTNVsE
gcNmfyqmrIIA1uoiFmMbUmrm8pjadedAgamQNTLff/QuMU8xDhkHck4Fo5/XVP6yM4hSfdxxx+nw
d/g6MX6hi9d2jfJ1qEZB/osY9ioOzPhp1PBKo7til5dceLQ1EXgdHyCCvK5+cY8Ovi02Gu0HnYAP
1ZbKkXksYSJ7GQFOeqEpkKT+0W2ea6RuS/zzORmTRTGtQwYfxAZ5S4Mnh8mvEEK5uTg0EJzhfrcU
oDzln6feyxlU2AV2wb4WEL9bdZFF6U54ybxpA6RaQRGC23Z9CrRZg1adQyPkcpTclrgErl/s+4/P
oMNnMksRvBq6SWwsCTqcLrN0ZZTzZE1E4PQXkQBY9TKDphSEsl1/jIDpfw3XNxxvrNasXIwPP38D
jTXOQTRwTiidI6kI94aXEuqkv17xKAK/KWruUqcl1lq9Gt41fnlRPx8od2bi9ZqrXqT6DJIkqztt
55DRXO97zTCJA8nWrZj/xbtdWCX1Lg5UftznoR0Hz+OyLWOwGDfLIRWPep1qM6zHGXdwo4jkDKoV
My0C+fpUDAzCOrtakxADg9KqFoGha8ttk5qNVN9/eK279P/hipczlkgV2Yca6rCnHIswBEQJ1A1s
spQ38YvCvOfwynup2ldxW6z0Y5UDO6k7tiBPnY68caxsWcI16A6rgJhkUolnbsBBQHGG8/N7p7In
rwC7rrCo6E8pcgUJgGGf/rSHFlVrOCJH5/tyTAtMGCeNWy5YU2yfjejwnEcIc1mNYToVD5OaUHvL
KTXvfYADHDI/ecdboVpcDlQMLcrsIQv9VLVg/4teHMKrGOVn9GrhFXEgBC4ZZfMQCyrj5SZUmib1
BQtqCpOR9Le83ARNFT+99CPiTxsemBQVt+/EofgekQ49NVVIK3x/uLX9xGkKb4JwQAE81LAO84c1
ohbVEE1x8uA6SYZMWGK9Ut1YZMIsNHP57MFtWsQZalEgg3KjcTU6GwnemqOovmaPOQ3wAtw5y8Kj
71D6W0aczMKrJPTn4oto5/CcyiKvv2NR+Vc5kXj3/89d8PbvkdaDDpzV/ZP3QMzL5WnhTMSe+Z7f
C4e8g/i+pgF+sDCPBC2guZxj9wXh3qdFrFB+CPWU24SRb/Mmb7+ftV4IKJZhtLNUnM0naRwmVggN
fONTFP5vy4uDdkKgOzfb3uuwDpWYNaqqMginGPN3mUo9YUkDWUEsLrRMDFMuEVhuucxrEkcjJeFu
gjTbkHSDxazdjiSQrY3LBbSgM6DJDvzek0/QWf29/a5c+4jDhREtrj+x4/nXxWH+L7GCGW8X5i8B
1Ipmdc9je3SWA6leEUl+H80KKjekFTMI7ZxrVbXKJ842abYz4oM3Zsgn33v2Ue6FTXLReVjvwJaF
rDeXPyHiZx4MOrF5qd4OIbnPbUF0wwwmctrZf2SJo9OnlGYp34QunQSOzaKIBh5R4HXLxs+hVJD5
SXiCNw8hgRSWdHOJ2KDwOoAi5Mg8ebJkwkl0byu+rGmMvPiVsJT8PvEGQGSxY4ydCYFpr4hmzSc+
HQMU5kU3e7iDK7DUPKXosxLRM1pJQvJwYzCL1eJV4IzG/+syUQU46pdIes+X5QXmA1uzMrvU1GoI
NoVF3Ikf2dIsJV0NTabelfGYfSads8maoGlw8OdcOLN9H8Z9MBCPzGiOQvrTFLI5qAgK4drQnwzV
P9AtQ57EHNxX4aELrH6HGQTy2wPQQreOm9Hc0AY/LtjVlGC6VJF91+EjmPk/8W+7F+0vp6HK2wPt
W+HoYjFcDw5AbxVOpxqE5gPHf8KJC5YxC5LJi5xp/M8+xvejnnyGkwRZfpY3kaf7w3tKolv5DO6C
AAFvmJwrVjjBuc8/2ot0eU0cP//lbnTkoHa0EJIYRxDwUGpqWMHPhmFFBJ//XrD8mcHbdg4LEfhB
Dls9Wn1zr8jkhU0GWPUphdDxSCUOo5OBk/SHd5QC1gZqjs8LW/XL9gnpsQstIa9mxVBxzux9P82L
lFFI1vlWn/U5wMbLZ/tEZqpXAV59WwkFINrBbuIMgXm/1h1nVIGW1+X+Ts2F6rSVc+HCRfpE/CaJ
rYWgySTeD3S4Qy53ikIcKrcb7DpMJ2YKiaQcdpzvBh4WiDWM6losW0U2gOmPB4TzNMQ64PCGCQsx
ReLQN+V7UKN9lEnJY9DY7PqgoLR80slYWkw1EsvzJowI7gZnrhJ96Kv1syeqzREslBsHViKDU8ob
CWteEyPWPURJm9ZP6iaRERZxWXLGBLXrh5j1uVAn/3So1zW5UysMmcH3JnoLU8YpX+y4yDIgD38R
k/nxYd0p/7H+XpNFlym+rrguEKGKBUFuK53W8twb9yK8MjrqGYu+0X/WzYraYTTHT12UzxYNZDZG
by5n56CtaP+rtTPdfnPobYRFK9PFIWcHngOJCgksr6Gv/hGv80Di7YDbL04Ue/nWSy4+qHR+xm0h
baiwwMOfX2VJkN4sEcO05gx5K2uN84P57xR6PES90irotK361Sh/wRhjzrw5dAIhLYKZF0b7GB5L
KQKdF2/zzJGbp6tI0Iem6KfABbkq9/JhcLhU8LvAeNKLY/BqsjL53ouHiZM3IPS4IF3FI5WySCCC
2gZL/dwM4GbxRyHudAOQ0k6mglQtNyo46S/2J2xs9MhFuOrnkgOrtcWG47VGk/jmTsUxsedka9GK
+qZgQKsKTwgG9WOBZw57CuAdYqr40o0v18sa7pkIGRh6I5cV1Gbl3vS2MaAFwyEqNoQeWVgNguEP
k8wk674uKeHk7IONkuJlAToAZx+1Dpr73MI5tydux8oX90J2zE6L+TQEIVfUHh82g+DjGu263eam
M4lwq00hpE/EEfg8yjVp8YubsdB2+d5lgHD2sIL5GrlajCAAqfI05uvV5tEgQqteOe+mVwR/c522
W6UAHQ2ofY5V5XKfU+BM7SAKzqM7WMO5pScKKKG+dtE0jrHMT/tt+VoPqD4IBK4iYEEKMrfsMgnV
IrMfAQr3wQ2I8uwxaFDcFTexNSAMs6A5MUBYs32n6dJsvBapx2nkcPLBW8VfotvMjE09tJI2Sm8H
s93ZrjsryhACcP6gcPfcyiJJrBFdWC93JNS0q0fdMi540341aUuXXoFo2J/8Y5ffX65rmiooBTh4
K4YY1kSFyGVJ/Ei54EydK0xK/VwZgF7RiaskfX9QKGT/iKwp3Mtplb527Sko/eURfcgHJq0fnZo6
ZuAaURLD4m/RA5JeQxk+rUQKUXYoBSqKtI/SBYrfa8UDBXXdp3sbu+ijp/MaMKyfssctDyFDynLb
AXh0SKYJttdbqlE4tdrGT/m+g122DdHSVRRgE4XkW2CliHzM5k4B2mx0ZBwh+9/GgcF0X3GSERiP
diEC5eJH/zsyhhGBFZz185cpO1Vht+YFl5XgzaI5z90zDjlIKZYVFPF3RHY3/Cpq/rwlwkB7AiCi
Re2tk3Vvmm5meurryQFvTd9BYojvGep7p/0k/j8HsGCIqK0fqEg06UTGweCN/BEteuym87RnwZtr
1GBDfcqY+EKN41Cb2WbScu2BkCBSyutIWJroQU3PdCQysE82D7MvKOVqKFo+letyV1CA+os2Oydy
DKhJbqcC/IvA9UtQZlpH5/Mqg/wNf5XlDYjqImQGS4UEZvmp7zJ381E1CmdP2JuiX9f5LYW5ThBU
231e3T9BpqfZvenX/Ds/7BwRBRMOTj6O83uVboiOkTYPKsI/QMlGTa/9YyHFLl4kpi3fyq91QY4u
wN9i8jBK69cnjkRCaAQRBYyFbtAd/DIh0yzCdv6HDD664WponILcmXie/tLh5jKUsbrN3eXktMge
DtbFVizmXUyvYbvI8tBo9OzAX36/GRpFblm5iqXG1XgZTiPbm/PLuXmknCshjDLyBLFEJok0VF+z
g35y8h5pexlnDYPX8gd+/WfjL0Ava1Brz8qAQV1F2XPB3AjBXYUSHes5r9m5VCFajeEtgVLywe8j
Txdep9apZvsNbzwQJsa2Dwb80XWumY10g0LmaWbWzINP/VfXx+U+z+4l9CgH0wWdbpwpfByfqyd5
Xxi8uVfLuCnba/CZ55T6+dP218x8BHKGHzn5pfZIVdYblC96C3WgtmY1ZTM0KiwpbAhRAbq6wc2d
wHnaGrjoEuMzafRVY5g+JMGJHBWzSWxz/JWnAdjIWWe6u5jflRURkpvobaWWtLsjuM8eu9mU+gzr
mjsI4jkBX0odCgsj2/ln3Qnb+IwFTedgTQauUtJVnblytdp6tAVRooQYHgzU3C+m5ZVYsPRqb9fz
ptppfCfQBb1fgi4rzWqn5/KHTmKXc2dLIg3O8e5v2ujkjRbjTzX0aGvvaAq+1mJKRierYc7bD347
6qDMt3WAX5vHAgb0p7WSzR+/DuUKgLGrSFjq5nDZ/Xaf/vCmiTKPPqpqqgmdEw4YO+hckZ6j9ttX
WRXEnAdCmdlNHksGwPObE+uQwomwoUcSNVmZzvbua9HTK0/NdQ8bS9O+dxOuH8oKXdPkIcVrGoxy
eHpsbagVzewkuV2Nk30B8HXaeWq0YwBScVn2URBX0BqyvAkymezi6G06N8oiqGuMNStee9ymwxNX
ZQS8Z61lVe8ncxzrmnYztFfQvJh7kOo04vdD8fU+ABg+TToc40Ky/I4U9lADREBUhTIC6RZpO457
daWyDTdYgyVJsjiinIfsZ5oQ6Xef7vCvCXxjV3iDNld7SVANzl96CAJ36G2Wf/h7Fp4Vb7DadqPF
bWg+VUVrPctrpyuS8zIZhQvcUbWeRj29cK1saMXBedZ5D2A1FG1G0/kyf/iigP2cqpJQGMa9Ferw
UwX3V4M7itPcySmPP5/6J2Lq/1cPtCsuqly2R/PmFbZxwDzZBTPpaFSf43ZiiqKUqNZmH3UFB04a
TxtQk99bV6Z5p7h89qvVr/TFwYUP4I80qiL/f2qzvANNMacUtQSvVQbY/QOyI6PhYa/2ZqiodECe
0mBCUUrabYpPdDMk75BcvP6R5Q8R0KO0175gDn2I8evO6gLHei53GabEwHxa6OJSNZJ78kTbGkvd
LK0o0sBnG36pwomKBjeQ85mfg9iWY9HS9yUW0R89/xwYicaLi10ev3woiyYEyqsNsEVoOVFUYMrF
yXnChoz90oPmFEAWsXZIdKHZXk9pmZ8KM/hdu09t+abKA5kdp71twtEhsoR5V5DL4jr8Vd95aXxm
d5n6XhJOIwjmCM5L7urOLEeW7AGAvtcc2+DFJcSMerEGpIVn+bHZCfupoCDA8jU6kQv28TbT0RWm
dushVpr61JB9407TIrMH7pNdU3qgjG/bIH8B/mScHMZ92c+LuGjSKDvjoscu4cZ3OAGKvxQAb79i
29cDpWLTEv95lJVkKa1MnGBl5BNO67xsn73aVov8PViGW8YZUKu3C20i2b4q94HOXz/NSGq0bkUc
5sbAts5DVODHyEI2pEleEEFzT0oA72W3gmzO/IJLJ47nbYgjQ3n5ZQRAoKJSf7h2ccvRnhKa5jG7
Rhb4hpzA+kkhEK3BzUcAjWCRX5LQx+51xJQ5gM+gdXPr8kTxwDMC/c3anBdURSHtIUHyd6JUuhgm
QjVjg6quep09NXLn5cDCVq6v+Hm01xAxo94yJeTFFbub3FMMnSEoC6uO3gHlgLPPZS28gx14PWdp
xDMpCMweWjAxjBvxt/sZwfmNyuMDB4g8dWJ8ekpNkpdIBvOEs9HXijx/pgbTR5Nstmk/paSCPZre
usbVs0/RHxMdrPrTEZuGyyDoXwGYH2x1jU+HneOTQ9/sW7JpDRhJ3Iqh6o9MJt2CkhHXSEEMZPL/
xpv3L0HZTpp4PvAcQDEtbr8mb4t1/3GoXwyc18cqma1dCW0kRI+HoJGp/t12DO+W4FOyWudZO8SZ
4SNv1u7zAcVLepa5DdvZ9t8OqsdDu7h1GVGZ4jmfMej3izGP7O7P3M+OiIfL3qY+cHaPbrF8dtGM
gtQDghLFt2j0UG5w0GxJjogt5x9h1q7VQyJKccf91/GJYA4VdK1sLjEHfob0QWzgl0r5yFohfpDa
RhImFQyp5AsxdCyMT1yyiBZ8maE+GT8TKq1w++ltlFLQ0gxUQ3yQbT1k5MIgincg3OYFihMobS70
m0v1s9n5mF76jAI4UdjnQe4CSwuRYWalMw6q8AIDcqMSRwvs60RyEE28JZRGE6VvTeNB3CrP8uDR
7ZM3Ub2BXVu83glFaWLShZ/dxMsO7kNd6gwa5OpxT02C/s1G9PQ/yxEruj1J9VCTn0I4TatCsoZk
mk1Hj9aRQx4h7hjVMEa0+Y+NEoB7LCb+6nL0u4eHUF5i/Z/cdxBtk4cx8onIE88Ftkudxmsnbxtv
ulPM/YhoUznk3lG1AuPX0b+zoat7qLW+3nlT6C2Tt9u/CpDkhWhBZiOnhraB5qpRVRRI3GdhlB8h
kvlj6Jz/gTNlGk1ehoIOOSotTQHMgarNlV27uF35lVk9SRwrzuXeCfAIbtHRou2GN0uSi881uJRE
w1MZGXuMclGLMGNLk8BDnOeZi/WI/+n6uIzlHkqlnChkZmalbnpLuoNXNcld56lxyitvSxpw9wnI
FXIvyuDe6sgIVilK29Yq4bdtJziF3mYdgiox7I+kHst+gMosxVJilhmnYGtVhtXR01himbbZSHMk
sBgUGtffYQaJh42DyEPjPaFI56lqp5cZqyefFw7uDKkHMl7apgQr9QA1xNEPpBw4ME4aOmnT61lb
BB4Hvh+/f7LT1Wkl84AzSaJQLseZY6gXdCSMQw2halv/r4nKnskiCgbOIQbX8liEMmDAUKDKgioc
2oomfI6e66qN0aPFj0IVxIHE3aDN8dz3z7bIFGt6IzMV4fRBJQgdcFtkawOVAnB9gx8jpJYe/9L3
Y2/hfSqo8DHzmIVXcqgCRUsxqF8b469ioI0WLqb8BeDmyxh4qtUXRjefVub+Tf0rNEzhJgzTyZLt
8B4LnLTbhAY4/XpnRdRMvt7lNKOlGXMRg/HOiuIw1VEzmt57Gbhbl0JmZswg/ya8oujSdmNlGXwh
jIFqunpSdTPB6yUjxtgohynqHuCE2w2OlBnV835kAfRJ/gEPtiBfvIHL07Ikonk4RzpES1ADX+KU
6og3rbEA5nCl8BvUrW1ZCPtycPEH3HUrwuUVXJKVNvSi1kwQIcRYK/Y+ABp/7b8/o1bT4lNgVsxv
PgHnZhruDFXdVyYHLrXRmaD3/AFRdujfQ1Hu0TMBv8m1K3Tkz2U40O7g848HCyvvDvsEOKEwPdqW
oZm3pG348N8JQuiUylk98862s1kGSaYkS0keP6PQAjUSTWtqZ2DOBEitXI7V/kTJU/suog4toWKd
3vZfgs5lqFC3UYrFvUhYGl9C6ce3n5sY3kEFD0DJ+6FexGazbAfR5XCEe9pDxRFxo8n5FrO+PynW
AWCSHUtUH6LqOLBD6icRJbNZklvijqmtfaE+cark/nWGsSbr8fiMLbEyPZ6elYyYYmSQK7/YGQwk
PU/bGUA9inZdcjQUghFyIy7kK8N8PQBKRgaAr/4e1QFfpQ4qjHgENVo2vTXqBd63neUSDwrS96/a
w6W9u141DtXVanf8/7vWc70SnfABKsOszmn1D4r8MrfBtNw2Q12N4nAFFVL5crt8Xy+1OqA2XTbj
3/ZDyLSzy5TLOzeERl0lqvaGfEl9StqDeTgSfMfF7zGh8PUptplfdE/xMrxA8cFCUex8ZJP9djGF
rIt7235RrgeyWHKSLvjhRia+eSkbQHm0Xbi7KJqChgR/lnv9I7VB5SSNj1V18d3Lz6yFZzTVcwfQ
HOdcnbIKvH9cp7iOrs1fKdMMWy4UcJfHdgUEZ1OA8X/PmdxvlD/G6I5lBKocrND1NQDdK1tkIJC7
k/eHVYzbhET5IgArgOJ5IHK6x6BlbkGxawOMA+CQRTps63F8yTUBlPIcylMXGKUaEy9rMCOvFdBe
MymVtLGMasFJFxIFf8/gzHIlGYJdFe4IUf4KALU0QdnCgKVNciSbS59z3BzfvXKSl6WqwCRRIXAc
QXQQ3qw2NbjNFMNvzkD8MVzs7In4bMdh9lTjWAoQIBoO4vERax3lxWzsKQJhyVXcYGokNR+88HTO
xhItXPGMwnACeH2O4l7P0sm2rkQYNvdwhBJPfTEwcLve67jIYa4znIbj7HD1tDoUW6fbcEgzMEx/
+zIVXjv0u02nFNgGIr/zBZpwGWTqP+W+oxxo/4y4oGFMnmfcHmXkmPIcEEL7eO70cNbKIqPzxWE7
S8bjeLl/l0EtFbjE4/pAvPB9dBe6FjJ+ldfjcIUeO1Q4qh4sSSYNViLCKd++Sny8miC7t0/b8K1l
27Dnbj2QoCP8eCDTq94iJt7Y/b8m1ZIFisC6FTB6McvNazU1zUeMDIjKOT0nkZ82+ZnaEa0zn/sr
f3y7ta7Oi0ck9yzWMYTVVMPwkXkoNoDR7vbu12a1b7qtIP/3TCFcG7T7rTS61t1Gj+Ija5UUuI/n
K0YJ76EBdZxliXezl16fftEWu+EuVFse24bqtWgm/p6ckl1mx0yUyRHhZxJr+guUYStbVzn/Ajgc
VHpzA6QB4tVcP+cJi88Es0R5fPzgMn1P7jminEafHiiIQNut7NHRiyS+EoDDWLzUEylvmWOiP/0M
pYuNebRbVmNcNj/LfzAOekSMbSd3IDCz69EuTT0eOnjNIFRHHYJGSy1BLAwBL7tyGtD5lfDxhZIP
f08nrdI/qmb58LXWDJlnH8ls3s5bFDDdQRGt9GPCO125atO+q3EAUkisvdbUaoexjJ95ipBRcxwI
nNYICwWPwyDW90EyOvhiuOUmPctK+Eepo26ASMk+vkte5D8P4ccheInpY8ML95yvr/UPaiROqHgt
n1MsRy4MfWD5rJvjJqQW3ZDwbz2PHhW2/48kH07rdmaiyTaZxQRj0l5LkS2xeHrc63YjKHyh4Owf
Rz7ruOXqdF41IgYq5J4SuBZwlNi5WuZ/mS7NGvULLqI70TmPUfO7qb9aYjjvjAMe4aA0Mo32riHR
qlDBKJR9zGyLYQP6mQZ8d9AOS9j4n3aV7RScGWihuA5Fbwkd79Ih3Vv/GAebUu1ZaJzUxHyaNT9W
675NZe89vsIR4vW577tBFliy4yN7eCS4OiIRblRr8+pwaKwLuJR+DIKwvIq7aLjnWN9GZhnaMEYs
yByV3yGKp/sw8t2LVCtrDRWUPxZNyq2Br+X/evQSZI+63Ja/IBD9vOTTBJ370MGyuNigYLa5tVjW
c4gSGHTQjwtTe5QdxqH0Q0M3vz7fJ94dvljreGtQyC9PG+9AZstkILrKRNBYxGRwaz/udctckKiK
QepgnGk2sqwLVtvcRxCAzlR4rNKBVMaRabRCqtytkCi593jMdGenq/4Pn37qX9vTmdRTG6Cbf+8U
+E+qySx4sK2l/7EdY7TOQE9ZA52g7ztXbJBegSWN3B9YW8pUiIUFqHCazVO0LuwKtvCgX4SGyRmA
7uWcvAoJX4lcXkdhNX5ab0AKMfiFJ4cLta9lGeQP/GLWPZqsk3qQrAFrYSZKObCNVM0+aQTX7n4h
7Ha2/8HGyAVT/Eje0s87xKDDX8VSQTMkdsEire/EfVoFSO+GGrX7wHWf8kAlLK0KBIGnlDdeCDXr
TKJ63JDR6px3c7WJTY0ZKl9LDxThP16yOeUyyUAtanUX0X4y0HFdavzF3obru9OCbdfEE3Q3xTm9
316hYCkUTsile/SLyUH6O12gGCdTfIpBWJ4XzuyT843RekHWUKa1//Ymt/TDkhIaqjG4n9g6LBmv
XV0C5QkujYsL5ONOaX5mhORc3pzNCV2jZM6LqshAoCaSoW1O/G27dCFnAHsbOgS4vajZj6/IsqfM
18HUoUC3g+u0IVRuMRdB/9IqOnkqh1t4VwEGNRqHGQ5XBCZaNQhgs4MdTbOWqJUICdyzIWOt5Vz+
X6mN8bdnw9HWsi4cgjpTTRFQcWbC4pfHDR5evMPALAaD+qtHWBwnbk7vSU6NXo6sOdU3m/plWoKy
lpDNyzj6JZHGYxxxNst9x9eAM+tRL8ZelML6aSDdk4f2CKOKKYwjqgTtJ13w/HZhiPDFJFUFA5QZ
c7rwmHF3Z4Y3m8X2OBdXA2XWE+7pEa/0Pj+uvISnfFq8acyx/SPhsNlS9q7+5TnxdaNTF1cnPE7v
QD9s1HQlKxs3/+QflZNbDMupIDmU6GrxI8CH25dEONJNb0/J1Jn5CFJzZ6uZ/p1Y2QWhBH+q4nHX
uMngzM4Ll2ugbTPqr2qFCt3HuvXWECr8N12F10KxfGFJoWzfcIH9/4lS293GVWn3Qg1bIH3gd3eu
pzTDljq+cNZE2rl/OYOS97kKQqbYg+LjrN/Mh63SSpvgrUXI/QSxglohMZ78Iz6UL6qwgmfGr0iv
/4HkeynpjWF5LibRCASszs1f2l4ZG+tumS6nSQJuJB5HSC2wz8GdsOvU1yohYaMSJ1ak1Z3VlMwn
oVuhNw5Z9MyiWDsRjSrRjX9M8kGxDB1aAnNAINRRvx2D4W69vJDAa0QoQZ2WEPPAXE4T9gnGrFam
C4LwguNG5btvQI5kyYUe8+k30/FUOpiMJBgCpQG6CbZNVla6aJkAnYHsMTHdHccYC7fj6YSZpq1E
To2S/KQvgpxN8hp0OWt3vZPmCGbrlZjF6zuHFSfpUkNFUz+LCJZoL9mpeW2y7FVGnFx9o5F0hngn
wffTwIS0pp9sxHoPKv/pyZZeav2vQ1kl5bnKf55qgG+Mh+A9t3Hbq4E5UU/3kWOK83TWMNNO6kqg
UuVbNVPI7X3jx2fLsgCD8AbolAHw1tKPcpiTd0fwAZmpmafohWsdAZjJViH5xeF6aYxYEOAXjnMP
AZDvjoNYzjr2J9OY8Qi0mRLDqXrAOvQdMSQrjw2TR8TieYVOLv1NCS69IGdnbBSYsN8DN0GU9hZr
YILjZCN0VSSTAgj7hrMLh+wQHooeU1WNu/qLHki8rap/bXUKZx1ba7aZThsAwvEeL07rGW2gWHJR
MPPqBGB2si6zI8I1fwraafmBYPJa9zVxUl4snmGulZ/mPS6rVRp3ek7J6+J2Qp9RMUrwyzJzcQo2
z+/dxQJBv1jyov7PMUFNGj2TqueI/bLtaG5QtvR7yPEA7PcmZTh9FGKYLuJ4H5vhn1SFRHjY/VCD
dWNTekSBoJ4J2av+EvGf3ND1aN48A0zt5IOjUnygr3EerxgUCHQCS1wyouV8otOQ+tvY2NAPHoYe
ufw9Sq8efE5QJMkyuX46a30q0aQj9KaEcqFyvJ5NCJa2txkUd8n1OOssGWrYJKJQArLIWxi/NGAb
6mfscDsMc/1Y2yoFZ5jjdivcykSnhWur/gozg5RunxI05us50mM/g9GQO1veA6OAKvZKWUDN4+pT
EmRctobmwfis5NVnU5F0FE4Kc6KDBcQAzUJPM+3117NHqaZWvmPBHr9RjtCYUpxEHXYdqMDyWZOQ
BplcQBDARp9d57OIzpzU16CG/s473DbN2NvMW3mQCY1KUEYxs4wabx7vnONZls58Vn54cdqQvu0A
k9rtstwsQruehF8ErjblZSoapGk4DwKuVcfHuoswUPpXRKcHvxoQiMnz8EgcLLyeXRtrXlXzGxuO
9IoamAew0mosQ6Xm8miqEODVTFh+/BVRh6MP0B0HHJo7CM58wQN3T1iQetvKDCC7lY9dAnPijgN8
PwrS3wTfNJ0ruQylIxrd8At5W7+JRQcqHt2LrfrhTHQPk1imr4HiTRdm1ShmhQ0choK8klEZEadu
R2M+Ygb7pRRFtEwkLLh+jh58q8mw7Hhr7Lm2AW69++h3vjOLkG3BdrzF59tDHfDQt6iUYUcgsFTc
54xcynuiS7Ov913HbEwjyRHyq0JDd7sv3+KbW8glv5kHbevNlViEiHsf93q3qXe9+8ERtaH8on16
QvrQWgx+3Ir9sIOTkG4HoWQmoDYleKUKFJdrOOa4i1ZOQXuyC3vXL+9MHoDnpzCJtXeI3bJRrTzF
g2rMzUoJ9DThCEzRKMpjvLaMmpsMptSiLg+hZZR7NcczsW71gm9knRAxmB19UphcsgtxwqyzYaqs
i6hqbLGdzwc2r9cb05neSJY9LlUizJe04R8wnjRrq+T6FLyRaypiLyalempqLEPvauoPJn8UaeGY
2c8ZdA1idBUzok+FyhIopzhTVB9RWU0RFP5EuAy446uzIGeS8YmN01YhdcxxQrX8iKkz/uSkmSzn
huAqm6eFwCp8wxHC9zfMCTF2gmHYZcfoRwKhs7GqEPxq74qf5oxZ6pA0LwmO1RI65werG34Dhc3W
y2w3pnBHrP4//4iNp4+HsbANYIqB9iPCmJJWZTb9fXCPBS/ZGIM+fBMYtT4F1if/JEaMzKNd2fZw
Z5wiRgU8SEcg1Ts08rUGt3m0DIUm5zTQj6rLZiuzARjr1aM7X3a2YrEIygiApGWNT1OIB3ThNjpH
QpeBkCZH0GrBnOjek3dLsf6wj7jL9JwGeAuc+xyCPC6mDaCq8BT16PUYhqy1xIeyQAiH57HmlBvU
f6T1vNGs1e4ZdhbYyQGofwP+0tTfMczl5j2L4p8eOcEQlWWxFPABti2Cecb71s0AGjmCHSIQ4Y+S
Wfp824l6ll+hd6fN2JFibTmyFpPDVExNebgK9E1Njg1r+LIkL2pwu+KoyKanFON+UgxZLdT446yZ
TUAFfjoabPJiWVuw266E09XzeP8pcQuIbteRhodTSe+EnHVUtngSWUatBgtbiznux8OJe3uMdwdQ
xFq3/XRPZxLB5Fwq2QX97P6AmmHkiRrXluUzpreRvvqxr7jr5+kT7G0eg6bJL42Wulz/5/yrTuiJ
G93C+OUGWWYfsHe5nprOCT1kcyau6jmY9GK+tap14ybiejyQB/BPAmMSFxIj6R30pU6H2hEzLGWf
J5Jm9ixfoSN98nBInM8aD6BSKkeP7bHDg2QCs1WZk1c2f6yaJgP48MMhVHeQjVMUqTqwZL5JPeVW
Huj1ULfPn7dg3bFr8Od+sHYGJVEyPz8e6Ej+14rvHJIeBV9tKvDUXv4F04sEBaoNcE2pdl5DTk8y
AwceLBmAl1SkuTcqXolIKkhLa4+Whi3xSuPy1ZUYuFrdZa0C1ralVs0+DsrIFvqksYmyaXGd+Ono
kJhsrTDkne1eFibjv1byR4CfXNWVU+fGYo3zaznxiEOQApHoVzanBrvg+d4JPo5qK9AVzzSDfK6P
dbCMebewLlv97IgBSge4AFSaqYxVESUQ8sUUi9QXctJ5Lk3eT7yT7HnWMX7MPuYu0YbA/S4bFQka
swhDjzglgDxEkr6aQu23yPhItCMSDJbqoOF7lsiVNNtX8aCCq2L2sUGLlqiKGiznJO8ovAorOkpp
AV/43kFh8nejM2s9Vu1q7+nfLBlTu8Otx6igBl2ZenNtrjXv6tvg93o8rzaWXRA5nRArvW5/mfK3
ly4j1hHlXT+55HVyzJKT1zOx8Snelc6IUtbZeBCWwL312mKwsCgDiPefdr4b8XBZo2mfd8ZfRQFc
yZ6cyUNOnmaxdjbSp9bzm3E/TwJSsDgv9LoD50VDQ6uNUY5tmMaKE2lZVBA+UOghZrEDaTn1PqcF
MpQEwxbs90aGlomZH4n7tDAdoipXol8UmOjW9BT+LWeh3yYUf6jCFE31CRgXESKIFY6Ymo57fZ5p
JDyYBGt5dM29k3N+QDXCIA6Z7+1TpaosCUtP1XzcsqvfbbwnWucnB9U3wjsA6R1nDTM6Ujdd/N0Z
ZRhnEzZ74S441TRkEkZVXD2NazPYz2Nhvb3vTU77MSy8sUin8qzCfiNPGBJ/i2ku30E7SR9CWyXh
Xmwe0+mCGRbla2/SmRtXB8GEUdHtM6R78bBYjVFZnYVLgm1DV0IZxexpEAzcUhltPG6FThWP1F7+
sOt37PIRXbOuTmuo6pLC8aeN1QqzPkR4qDQNwYqSYWrOxIagbWz5cgejcp87m4IV3Cs1O0pXp14f
OjCc52vTMyNhe2Jay/lni84+rd6PURBBMraL/ImvAUIgpuo0gV7bL5+N0cHdEPIwvhdB2E1hM8tV
x20PKqUeTt58tGL1zzfn7w8MMW1200TzxAaf4tzP2vZ2BfhZF0uMMBmtWum3BiKQvqi+dGxGGm6W
o6dFsfAuAcdZWzFpayKTgcXadEvmLq4G5LbY3qOe+szLrlrqbud/Qw0wwuUqxh1YNfU9k1CVv0yc
R5j5+tuKSrNYYEzQsXBu0qcpAbWItaBBrgRFfHnmk0D1fXby7vCWiIkCEujLCcByv+5yXCQ+z6GP
LIswibNYHDRJlWQAEl5MmIDqUpL+nzaK0CC9c0qFHCplsm+2OZLrLVWspZXpM0N7ifq0lNLl6kly
IWjBPopDadn00cNnDQkdX7/++8mifNvf8QZwgsLxDeMLkegdMIjRAxcI3Al2OXe6bWfHL2HPyYIR
3xjJY16dPyo6V7CV7Nq6WE6gZxaPMhem55dapa1NCqBVmVkKw7J/2PyG3g6k7Uw8sS9XHNLoSGiW
utrSh0VgMHH+zLX3BwsL7/gLfSUTODoaoqOjRJhQEtMbQnbuV2jXTBzhj9iF/iKhv/hDWpWuUyI3
dnowBUfqb1sY8QnWZ3Tjbnpx45GhO+QyxxQbYUHzOTYIvZdQ5nqORVKu9L/KFGFV6AXxqwVI9EsO
ZgdbZLY2PFZQdPxFiYCCrMcOXYtGGsE8v7DJPIOoHznPHpdcqWhK1l/3YgrioiQW6ORSYc7Oo3bA
EycyKbuxfvrix0ihOA6Whff8XkEvbaOJ5g3uhnuWxNW6yxMl+8Q0FW7uGQmHwAc9GNjfOV3+ldUB
Hc6hruBX+ZoOtzTuBBg87oOeoqTQQzt4gAVSjwSwJaSXguYO/0LSZew484BIYknBf7Vp6wRHZbWC
o5uoB6qAfT2/+z3HoZ16rWXfi7eyrtv2urwW5My9j5v442FSBv4d6T3n4wh+SUfPPlBly4osdEOn
i4BVG8vuoMllk+w12Mdpg8S3FW8Itm9xk3+NT6eUWByHZp3aAAT0BSaVLHx0lGDUC5gu9auLlJ+T
/SvDE9eOX/1w0An0Ftq4PyxGVPcvRJvdFYdywxTdjL38ERF4qIbWlYDRee4NFRddOVdT24CZ3S7F
EO7gheGvL00dRjSZOfsKZ+Y8IGKWgJFO3+ch2u4r2zVGCdugk8Jn+pcfL2OOvnhRV4RHnQ/e590g
8l0VfT5MPt0msbVTQ8fpsqW1jcI7XO/WPQOxGVYJRsEpwRwmmd1DTs3XC0mGQ8buQVxPgyKgnyRU
tFBg6fL9wHcin80UZaUzN6F8DyQPTirGR8tvMoJCIJPJvUM6w6Eq6/0K/qan4AkQo8Qgu6/7yHZz
j63rIFNHsv5uJ9AJTj+fCJcXBGdDMHVkR3IkPPKLdKJnNLYVAstqhs3nDcVOpsf3LoF9ZxjbFJqu
5tqXxIfoxdf2DslqXQoUfvLYSDx7bb1lt2SPGIKIHIkPv3MmW7sitPKDq4G7gunI9d/UlJ9GEq9N
893VamQomk6bgMoh86huqFueVUGH82p+zgt8Xz1Em5KF1yo6U+g/JB92aUNTivyI8d5gg/pOb/Uz
w8ymrzRefrht7hOF76qevvE16tQloJpwUaMU7VVX/KCfhIYbuwr4/+MsTs6bL/ougbj4s9uIqxMW
85mjcm4STkzE55wLGBKrGlC3Kpu/smUYXS+Veoja8gYlB+8EIPQzZgAF6osNfs0Fc25S2wQhRHg3
tzp3KtZci68x8wVkK9M0OHvManq7jygmAJgtrulmoh0wEtx25J664aIId3jzoGkzT02a2qNKVKRG
1wXqvYMf/TwZfuNsSkKPXug6TZmPyTFN23lZvvcK31wdwU8MrbpSpCEXxN8cSWmaTe/aKM/rqiSu
VKjMHMC/dXS/dKyCkQZPuNX0ZR1Vd/KrEMB7wMyTPfrndcG4pRsySn5z6fHW6529Bh8Je3uS0K9M
5beLOBREPxPdq6CepnyPOXxzijvSnDe+Re7VUGICATJfPvzDYS0zX7zS/TWcsbTFcDyRDuOtQKBa
JuoktVCb7MMm++4feR13Q9Jc3DnEU/Alfv7uOYcytRtqRb9StamN1xQirBecRhufx3ZOsnp5qRmh
PptAdjWZwezgPPSIwIjbVco9XqkoSfoOLpztTUlGfRsVtH9cYML7/iotSZlDckhck3I1FRBiSB1F
InF4GXp+15a6y26RpYWIrRhVnXOe1BM5OHMM+Ol4BmiLfCaczdyxvUhgN+GnXqnAqFSJeQdurPur
oT5CdptfYuqovb7+9wcI1eBXIzXAex4KefjlHYznVT1zawz0Q/NUgMYkwuvYWO8fB0kYF4fJ8w7i
g+GDQ76TFccFM6z+EqH4st32mK9V7TGS4s0T4IZCmrdk9+GusYIztsgsWURaEIZ6VS/Rcz9gEYXG
L58Ve/s8cC4UrMyTCa68tC1QsumD7LnMOqgFDKPXNsE8wU//NDhAoTjjaD3B8Bh1r88jwyylKMet
p1W0oFDnk3biZtSf90FsS6ZKdrvfDUphaQLAv98X/knHolCeTHAySbcBCv8Q2MEx40J9OZCcNlyM
ttr3jE2dYLPyQry1Hg+hzREh5M7lA1RwwzlDwVDnGFmXAMOklQRzxLXQZECRZaITxyjdE56E5vxT
Ns/DB9ut3kBBioU0gpgUOxf25oJ6vsLd6wF01bIFm0VJDTbdx31DVIz9CxM7RWe3WAwT26/DIv4n
H0/heN4zqTZzsgE5/GRNwwolMkN7fMcQSj+fr+vts/wxQtlpgY/5KpG39U0IZbaAsQ3eP0YV27MX
QCdgLSYfpWGCFbPCKFm/qFi6S7YvA20I8dDJQsEr0XQO8e+0Vp74TEm2U1PLA11PyeurhcCoxPHs
Lkt/w32/WPqWq+YuwaaMjLxNahVgsKiFfe4oCyvOUwhI24dNkn+n1l2YxvCKtY+Ddptxyg2uVuX/
mIij06cELcD42HsVScQVG0ZNqnW6R9YVvee7SopPBFidcMLDUBv2ON2pgDf1xoNY35CFACTfcgW3
Gn9cZubqJd9oluHaa9o8NElFwRwUOt/lmK5j1QtM7wcDmzJyALsIyhlxs/aRAisj2HK59tZe0EK9
/oMwjuqXGVbtWCb4IhIYWbLllGHjb0C00S7/FbGuhnqUNOpT4go90vgmTDQ/f840Oo4klAnm6mjo
+8ig7RtJzX67TH3odZhCDRqnq7n8kMSSnFuc+cyho9lNORCF8SnCMjQxzHWxev+jvwpquxRqIMMO
Wh321DSbXk+O2Vb/RRJ9ZhCKr20ntC1FKS0xPnwRywRCML20GX+7AOkjZQ/2AORP4sr+isb9nF7J
En5SlmEpHh3IZ35aSbiO6yeEfnzfPLFJnYpV2Q4njwS7hLVyEXZvVsU8Lc+enuFDri999WTPlW8w
rFunlSKIWuvnKor7J8wHcFr0xXTudCB4PFs7C37SNB1+DFpHOji5/j9bSUFeim/Gc10lzOJbdnjy
rGKnEztGLS02vt9OebCK1bsu5XzKduvoORmCiU9Tsoa0XNlFK5YEaMl+B5b9cxD3M+LxJsNbqrTk
xegOyBwG14DP3VPdT1t39llZQvzpctM102Fa8tRGJlOdEsuUvWFza24gPgZ8tr19GbS3EN6+O935
kaTlrEjOUM5pc1Fo2qZ7KHr85LdsLdu4dKCU76Zf5gXwTmHmDbJ58mY0EOh9GiSBSm/xIxmYydFd
10u9fItmVBc6wsKMs6U8Tx7nu5JzCcV9L1HtKQSUxtBAkIAkurWhvsfMf0utDJbvARH/SxYBd07W
PLzIh8qKDQ0kVvUwELxw+J4KvIQnGgaDxyeanTzPaIYo0sbLQ/2W4GncQcXJOTJQzTVkytb9QDOW
1kS0xp7gn1ixxbNySAnK8QYVBEetpBuVeLAh81/S5qVpvjlimPj/GKS09EorOhIMPm8C2PGyG9ie
VA8r+62bVuk65TSWv4EiJ2wTWJDXQxNYzkPgydLzHpQoN6nTPsi+hT6vKOFpHiSgyBnn1bMzJJrM
+oGXBnvOP/D0jORkgoVtDqyZLo0IUaG5BeYq3C2oZXLZm0CKHUa+FXM7DpSxN3ygkRNn87WLmuJv
2k7i3MR62zplvkQkrsW71U0Z2pQU/ovAy6PTMaUXGAZhWlbQtLPDR3YcmTmMpQotHarl+hmeRjB4
VdK8Kp1kZG2M5gJEE/OvpIU9HBoNHoH4MoNPivDYuSsCuTeeQ2H5qjv8YdmAQHMe3nOUaVMDtboN
bVnUVZTrXcpLB54c9jFi5haV217UAsT+/+Y+BcSBiUDmKMiWFkPtwGCmC9MGj+lSAL5kagDt6FkN
ml0ALbgnzfb+E4iG29y56vlmvD9ranP6sdIamKz1gZ7DkbloEK8oQoEjOZJYnzpJwX0lpXin8gVv
0EHEzvDV8+nBG/9WH69gVqz7VRirwMsQv04SsFrKR24xVpRJNiONTkwsA8ctd2JXWb1/Zoa5odCT
vb9YbkXrciBonHJguQusBJNhEY2Ypc0BKHyuQUH85Ck1DCae+dysgcw2ey7lfstX+pLXa+OiqyHm
g+aY0tfZO76twKHWPRJNlDYRY8tt2+ZNyFk//B4HfLzx+Di8f4HFm7N2/g3EFejhXoovvEVoYVcF
e3RpXN3/DzEsBYbTH7A6LXbkRJNbofR/55aAUjW/hStiFNsFN5TK82KtFm3bUf2OgMrFm0Q3clxD
Y9UdIepU0Qxdj3QS66eFGwCOdXJnj02+Qd6N06L3G2wng1SgmEzzDaXW9NkauTPpF+n27bMctVKi
slI4DkVNPEmB5ft/4jylI9xuRJa04wkq3ucwd1DfdiFL/kn0g8tKiUT6lbAMb7I0TW7/40P3KZuD
c6CFXKJDvJX4zhVvDKniaqpGdS59iEgVm5HOH/2jQ67DhIzAO2x2tE4QVhSdZ8lUPGktfrH7XPzM
3aM4YccFbdlNleykQbTdBovFgOT11EstzI5sGq9OFwgfKRkkfCze8z1mvMdERmUICoQFE13AoJYN
i7Xkj9CjBrhxFa48TYOhDmRJvXR8pVdwSNIyUYn66dpJqf6QNrLgP9kl61Jxl4cLlO13nB4ExRYi
ovjfj8V5rcrwTyC+a9wcWIVtz3wgD3VVeFf1fhrPLl9IUSPwH1d7KaqbogMesHn49BfOyi6jRpet
wUL5iPJxU2hiNb2k/QKjWbgC1/NwHvHNMT5TKEWUnwlNYzMpxHLZ1o4F5jKvhjyPqPl0T++Y/vHe
ZZFMWsq/yXCwAdHKaGrT2a7+ehN6F1tEDTkIUQ3YFzj5YYbJbEcBN2DaZa5uSPV11cxM/mctvEy6
wtj7DBXCJZus0G4k9Ge0fKQzh4XrRIHPTQuiQb1uJ7v2UKYqusUWitnyBYqma54TDykvT8aTDGi0
Exv+tMFWjUiwvdiekYocFsOMkPsoSwpEf7UuCMcpbdt56udzek5n9C0D0u4DjUOrEQ4p5o531DrD
kx6pkFQ3O7h35ZLKXEsba3h981erQZWM0oRSEB1Tf7SNLhCcMnICqBxxDMHtNuP8sgRx8aro6jXh
+feBbDRjWq4phZ2aaUZdg3xMZkJNZcRbGmcqEEZY4BKt3S/qcXCCYnkDuUt0KydpjG2J4mY8KQEw
mcrlIQUHpqcWfEVqxiSvntMyOTYHj95wTG5lDwXk/pOfHlObjvpiK+rUHv576LZQB1i2FZKiVXAz
Aatp7TeHLiI8215TJgxBJ+FuCUjgtgh3dMKGycQd3/fEcjnNLzF2ou9fK9NCzBLu+RQzOXhmA/gl
w1RhMbtkeA+h3e52NaZcS+fFmUaZHIJlMHMDdI2pGjF+hCqOEtrpco/CBOgzU3ynAVb81/6xGYiu
dg2lFsP9FRsBGmYl382tTy6mcMbW+ziuTCKdInfDUVcp4C/SBcwwOXATZGNov6yvr/aN2HRZIBQ0
E0uZQWqtC88IbkHzlE8r6C9LCmcCqdF8gNQXtJOccHMdbPLmmeByB2OJ2/e4BLrhTMS3grj9EycL
HJLXAMgw7o128OqJX8022QYqyqu8qNI2pFAnLywnYb34tEQ/wRefPCHeNiNGEEyoChT3fkniuJAB
VZek+vaP5ee5kPw3uB+Za+JCe3UU7ay6qEDGJiuC8URe6fav8KUgoqIZLt5RyblcefSJRVJq++cB
8Wf174Usp0bp1wNZjkqH3OtLD3fRLs/muhSAAVbW4EVFlxdao993isYVUAakPd8BsM+Le1kbU3uk
FhHj/xggYBEuL7rJ40GdTwXRqv5uo3LofszjuhWrnMoVdxYXvy1DrVhcKsf92hf/lK2b+iPqDSPQ
TCJDhuRXCd0f9sHoo8NEOldRZFbGMHE+xwrO5Abs31F2GV9l3+udJ29pXKINcDp7wojNq6+vCe3N
v9Htw3mx2VocAOSaJOh75eogp7R634cQ9QDFMB1bdXUp+9tS35ug1/LFx2xklpkhdVKi4I3GFgzN
Q4zrkRiep3r8SF1zQ/Su7MkBc0qLhkkunnZcl4UXDM5PT+GoWoWzpvWfPmkQU+IdDKrQEH2mU3OX
tuDfCAWH93SOf+R3gEkcfR91CIG6kNNJ2wmK7JBmgEN/bL7fnouWU393zgl+MpMsJtpQCOQ7FJig
hkQ+PaAfvt4XQ/Q2bEoE0MOTfKbnBOkbHV33KLsXPqe2UL41bEQtKQE8hSKKmUvyTMFd9/CAzPof
FAZUydTBLjAen9PEATyaw67XIBmgi6XqfurSl8j/cG169TfReRX1/875Qhw01wo+WFgQs0IovQnx
jRb8OF3OgRU0pGeO7gwHIfWaojvPbx2pu9j+mLJMJtYdZlfYRMQbnY1qbSkGA+whJzgTOmN83ay8
Dici6zTOtp7VbFkO42tgVxpVS1793VzCcK3iFwaOi34FrKiA5Mrz7cItfayiEPiOJjfA7mD4vw71
8Jweu94Cpe8jaqy2LSDblR3uaj5ZmKTehJulOAJhDCDGbNQtcwsyF0dM3RQ2BUt+SJVtS/TCxJaa
+ievItBZgE17XmOIjaEzQw0DzNY5qN8yUUg4KrRjMCpD44/gEighw1BjZXr/mVjRLJJX+/cDbqi4
ONp1UFRhA8QDiKikJtjfO3qHP/72lvv2NWXRn5FRpfynD/2EG9vkl017X87Ur+JX4SFIXzcwLw6j
vnYl8uemHC4zwHrlq5e06hE78QX31/GenAK0PmHHcW56r5b8j1kE/W0FSbrpZ30bylmDw72d4+7p
Kw7RZ/7g9qrwYrxkoRSrCCI7XYRy0FgjCqJ85LoqnmlO5WOga9le7z77HD1U4+xlFBN6x/f/EkPq
nBaFywCky8uBsCRyuxwuYtQSKgUbZoDzs0hfSEZAyG8HoEIBNnBXxt8YR/PIm94vJth1c4z+P0Sj
jkvZ7zCyY2LmIhLkZ/bLUW+/3IGBX7uCH9uuclsqZlnnTIzW037lihAlzvrQV61dRqLfpXJa2QlP
7x0/gFUABr34gWGhA3sVxpy+uGaWVK9r9R0NV4N7bRkavTn9sYazTvPtKPAbrJa1OMivFxvVa9tA
ffPAIVYwktI8SfkfXeX43V2KQXjTNBXQAvpVuG6bQfE1I93PKEatRfpOvvBHLh4gjCm58fiWGCb1
bmhZ/wfX8sK/IeAHvMKnBGdT4IA4rBQl0JKs7bu1/SRLMZO681uHuTo+GpKJNhQ7QOkERF8enphz
xJdR+4OQreBZPYG7Ymxjk2e/KY5vU6/DpLoaOymslS6gwgAiyKIunitf2xFqdzfh4TUVSaSnZ0WN
/MPtrwLBBG0Zi8vtbzlbESCzE7Ma6I+qIrP1dWSVpIFVLv+NOMP2s/v0NMT17eYPqMQqcTQHqoZQ
EkjRE2AL3APASXC+8p+rABy1e7aM9GHL3Jcehk0wRZmiKuFieaTMHDs17cEnhcIP++X+yHpHulZ7
OwhIn4mmTO+7/3U41U0GdjIckdQayp/BMiZDIwrGGE2w/YXXNdYJJ8W9GvGJjFSpRZO/xJu/Natu
l1pVdM/OMQ5Kv6AftpBFA+9NYVtldd65c/4K53+FcxUYD2fqA9PPnt27BI0KZY4DLSaFcadRvWo2
uLLjBCovogUxS5kQ3zRMQjUdC78c43OzHgYvOzrGo3J2CDb3kRR7ynNh06aVMKzK+MwcdCY/eTGC
lhFTs0RHXTEYcwIby1RGDTXEvHNAADSBnykyxASTOMNqNGUJU8vuSpWFKUAKaNyvhLLGmsTDM54f
Or+6f2ByOlgP8g92tJ91UXeCENytUbvOfnic/w7uc1OUzs1PaEEaoVk0T9NE72nGTxoSX0K1+Ydg
nzgxhKbj3ocnxcfs7ZL7JvWEmNomOLZA5mxEPxZckHub1vgPhoWLaVcURn5FSce/jtVU8fPu4icV
3L43Qurvh26biY4xf509/RqDh0Jf/ye6MrX5NAFD86LrsrcWQsFUT/2NRac3CKb2xWYKwnWkaFUS
U4bwWhqqd8Wdej45L2OkrE8v3Q8j67AjsaBbRNSDKYmkDg+Pe3RIEBRDKdrSSYIq9L+8gpE7BA82
j2xGzePnJlBt48LFi4NcXCSts1pdayQJ6gAt7IUcB7ZfKCgcHs+tkv4qI61IfKjBXTvx4G5b2+To
OjT+tHjAPjii7s1UGCJSmHnHLbB3b/fyjCKjeq3KHUEMhoMz4IV2n/G5SREPIxcAQatWGqZ1Xs6R
0wyz52eNUPPHN2qBIFT+Da+bnz9xPNUp2u5pQltOYeFbT77u6Ornlxdf1PvMPIiV5LLOYkNvN0/J
OSP6A03RgdmZZKBQx5CjfzxfTiKobVNagsDOc3Y2bFrwLePslUjI2E9iXKbo3D8nWS5NX7C3tbtC
uppag0iBWXgqZv8eM/jRXg+qZaqJsZ+NGT6QvNlEtS5URlZckT4M0jqSx92AcI7zaBNOpekamrLl
7PpsF3I6Q5s/7XC3vb4WleFmgqk73AlI99W6yqK0YM5uyk4bZanDrnlFjyYzUJzrVYm9s9ddr05B
nHm8qhuibTgthuf53RgSb58rCNGtohaYhaZa8uS8/4BVfXqvE1wg8B81Q1p+4vMqVMecKu46gEGB
FlrQzDVjlPsq/UO7YlqJLklLpIg1rp/djO2L+2A59/LBGdP6iNBvHW7VG7zPe+6ew2moBRNoDBsf
J/v5uUn3yzYru05pXbJInXd0dwReSlDFldf7Xiajqa6qjVw/VNjcRztIIfZILA5IdCd6rAQPGiKA
eVBhMRWg67IFI3J5GhZ6jlTUy8PGk0hhizSmHZjk24ZWHnaeTPcY2gf20TLKAzEkUMYFWa6gdlCe
iKGmocAgYa9D8gsQi3Omh+YAljOuIQ4zT/yjctbMdNXg8AhyaxEVferNWURntCPgA4js0Ct16ucJ
k0jvnLfFmmVjs7VQ8ikmehq1Z8n/R2uAKQNWBa/56whZgNJkaQQ0d/7cqTwmC4IzxBMteyMhwqOt
AYDk0TQxHtO00mR1yPEHoiwkIlcVqtBdPH8MqveVB/PkIEqQcPf+XNYxrtH2iZdIYWXt54rBwCZV
j0Pu/nseJ/3frdVS66f0BO/KizE/8KMclBojMUfXP/nKFMXvFy09fyo0bAVu2lUilhXov/cVkj3/
VWI20bamoqbo/OXZjNN20pXD4NbPH/34FXYF0rMlOLBH5o659P5AHFPuJbPV9+DsI1UK3jY8Fiue
lIMWWqVf8fJKRPBXPo1g4EUSpF4CUD89saWPJxfvoFcn68Cetepg8XkdkbBt/NtzdN7V4vVnJTL/
ZY91crJvC1K0hzCTpILonf3/fwM1hNkVFHJIvNP9U0BDPHnzhvFFoAG861a3njb/Ol3dbAUdeORK
xuNhhbWdbPzM4A5CgdeRVHE1GRXGqXhJqmiVz8dltfgVaafKHQ5I8zUjPCqtlQ4GWJRaeW3LCsXL
zciafmOK5WXc3PuT3hat1qKqbFU2F0nQPduKgO7GLTvlzlw/YgDPWhgSktwrExIqpNZUNAlOw+7f
Fh46Zwufy3u2ojnkdV/eWF7qTGiHeMRFEnz4bd2mkK/PJbSmVdqJAvw2f/xqWxKtdIG8M6i7Cn6b
hqX4vHWrJm+0iCVaKDzdLdlt39cvBatalnmfyTi140/gMRHzcGCjnWEjG9/2OKPQtRZcerShpF/Z
m+isDobkUoggKpgN8+qON7fE9w0EuYusMhGnJ05tiZoeK9t9Ssz5Ge4Kvhev7/1ZmBFNcWREod/o
cpAdbuKhx8b984E2kHA01mdPQRo2uSTP/edpSVuVKhjlQsoXGah8NjNtU5HBM2PeuBqRhj8NV+6Z
jVTDtHTnNvWiUGIK9EIf1Tng+YH00ix9aJos2T3s6x2x33MetHPPMqiWdZg0K1EvuqoT24PUfXTp
KDZqO5YIV3GuMJKMcNSbPYCQuxi9S6MUMM9HLguj2o/qO2WzqNrYIpK87URXWX+KbECsd7cwB/Nc
7vE+KzZzA6lIygcYo2Fz1adHeGCCI0lr24gr7RAxpvz3D2P0O3pXgtKvWR1c5c5TSYxHtnuO9XqL
h9WoaehnJ8c/X58T/fnGPG6PY0Pq/y1YmW2nQymEaA==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
