|top_level_fil
ETH_RX_CTL => altddio_in:u_ALTDDIO_IN.datain[0]
sysclk_n => u_ibufa.NDATA
ETH_RXD[0] => altddio_in:u_ALTDDIO_IN.datain[1]
ETH_RXD[1] => altddio_in:u_ALTDDIO_IN.datain[2]
ETH_RXD[2] => altddio_in:u_ALTDDIO_IN.datain[3]
ETH_RXD[3] => altddio_in:u_ALTDDIO_IN.datain[4]
sysclk_p => u_ibufa.DATA
ETH_RXCLK => MWClkMgr:u_ClockManager.RXCLK_IN
ETH_RXCLK => FILCore:u_FILCore.clk
ETH_TX_CTL <= altddio_out:u_ALTDDIO_OUT.dataout[0]
ETH_MDC <= MWMdioAdv:u_MWMdioAdv.ETH_MDC
ETH_TXD[0] <= altddio_out:u_ALTDDIO_OUT.dataout[1]
ETH_TXD[1] <= altddio_out:u_ALTDDIO_OUT.dataout[2]
ETH_TXD[2] <= altddio_out:u_ALTDDIO_OUT.dataout[3]
ETH_TXD[3] <= altddio_out:u_ALTDDIO_OUT.dataout[4]
ETH_RESET_n <= MWMdioAdv:u_MWMdioAdv.ETH_RESET_n
ETH_TXCLK <= MWClkMgr:u_ClockManager.TXCLK
ETH_MDIO <> MWMdioAdv:u_MWMdioAdv.ETH_MDIO


|top_level_fil|MWClkMgr:u_ClockManager
CLK_IN => altpll:u_dcm.inclk[0]
RXCLK_IN => MACRXCLK.DATAIN
RESET_IN => altpll:u_dcm.areset
DUTCLK <= altpll:u_dcm.clk[0]
MACRXCLK <= RXCLK_IN.DB_MAX_OUTPUT_PORT_TYPE
TXCLK <= altpll:u_dcm.clk[2]
RESET_OUT <= altpll:u_dcm.locked
MACTXCLK <= altpll:u_dcm.clk[1]


|top_level_fil|MWClkMgr:u_ClockManager|altpll:u_dcm
inclk[0] => clockmodule_altpll:auto_generated.inclk[0]
inclk[1] => clockmodule_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clockmodule_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clockmodule_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top_level_fil|altddio_in:u_ALTDDIO_IN
datain[0] => ddio_in_n5i:auto_generated.datain[0]
datain[1] => ddio_in_n5i:auto_generated.datain[1]
datain[2] => ddio_in_n5i:auto_generated.datain[2]
datain[3] => ddio_in_n5i:auto_generated.datain[3]
datain[4] => ddio_in_n5i:auto_generated.datain[4]
inclock => ddio_in_n5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_n5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_n5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_n5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_n5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_n5i:auto_generated.dataout_h[4]
dataout_l[0] <= ddio_in_n5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_n5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_n5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_n5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_n5i:auto_generated.dataout_l[4]


|top_level_fil|altddio_in:u_ALTDDIO_IN|ddio_in_n5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|top_level_fil|altddio_out:u_ALTDDIO_OUT
datain_h[0] => ddio_out_hgj:auto_generated.datain_h[0]
datain_h[1] => ddio_out_hgj:auto_generated.datain_h[1]
datain_h[2] => ddio_out_hgj:auto_generated.datain_h[2]
datain_h[3] => ddio_out_hgj:auto_generated.datain_h[3]
datain_h[4] => ddio_out_hgj:auto_generated.datain_h[4]
datain_l[0] => ddio_out_hgj:auto_generated.datain_l[0]
datain_l[1] => ddio_out_hgj:auto_generated.datain_l[1]
datain_l[2] => ddio_out_hgj:auto_generated.datain_l[2]
datain_l[3] => ddio_out_hgj:auto_generated.datain_l[3]
datain_l[4] => ddio_out_hgj:auto_generated.datain_l[4]
outclock => ddio_out_hgj:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_hgj:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_hgj:auto_generated.dataout[0]
dataout[1] <> ddio_out_hgj:auto_generated.dataout[1]
dataout[2] <> ddio_out_hgj:auto_generated.dataout[2]
dataout[3] <> ddio_out_hgj:auto_generated.dataout[3]
dataout[4] <> ddio_out_hgj:auto_generated.dataout[4]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>


|top_level_fil|altddio_out:u_ALTDDIO_OUT|ddio_out_hgj:auto_generated
aclr => ddio_outa[4].ARESET
aclr => ddio_outa[3].ARESET
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|top_level_fil|rgmiiBridge:u_RGMIIBridge
rxclk => gmii_rxd[0]~reg0.CLK
rxclk => gmii_rxd[1]~reg0.CLK
rxclk => gmii_rxd[2]~reg0.CLK
rxclk => gmii_rxd[3]~reg0.CLK
rxclk => gmii_rxd[4]~reg0.CLK
rxclk => gmii_rxd[5]~reg0.CLK
rxclk => gmii_rxd[6]~reg0.CLK
rxclk => gmii_rxd[7]~reg0.CLK
rxclk => gmii_crs~reg0.CLK
rxclk => gmii_rx_dv~reg0.CLK
rxclk => gmii_rx_er~reg0.CLK
rxclk => rgmii_rxdv_r.CLK
rxclk => rgmii_rxdv_i.CLK
rxclk => rgmii_rxd_i[0].CLK
rxclk => rgmii_rxd_i[1].CLK
rxclk => rgmii_rxd_i[2].CLK
rxclk => rgmii_rxd_i[3].CLK
txclk => ~NO_FANOUT~
reset => gmii_crs~reg0.ACLR
reset => gmii_rx_dv~reg0.ACLR
reset => gmii_rx_er~reg0.ACLR
reset => gmii_rxd[0]~reg0.ENA
reset => gmii_rxd[7]~reg0.ENA
reset => gmii_rxd[6]~reg0.ENA
reset => gmii_rxd[5]~reg0.ENA
reset => gmii_rxd[4]~reg0.ENA
reset => gmii_rxd[3]~reg0.ENA
reset => gmii_rxd[2]~reg0.ENA
reset => gmii_rxd[1]~reg0.ENA
rgmii_rxd[0] => rgmii_rxd_i[0].DATAIN
rgmii_rxd[1] => rgmii_rxd_i[1].DATAIN
rgmii_rxd[2] => rgmii_rxd_i[2].DATAIN
rgmii_rxd[3] => rgmii_rxd_i[3].DATAIN
rgmii_rxd[4] => Equal0.IN3
rgmii_rxd[4] => Equal1.IN7
rgmii_rxd[4] => Equal2.IN0
rgmii_rxd[4] => Equal3.IN6
rgmii_rxd[4] => gmii_rxd[4]~reg0.DATAIN
rgmii_rxd[5] => Equal0.IN2
rgmii_rxd[5] => Equal1.IN6
rgmii_rxd[5] => Equal2.IN7
rgmii_rxd[5] => Equal3.IN5
rgmii_rxd[5] => gmii_rxd[5]~reg0.DATAIN
rgmii_rxd[6] => Equal0.IN1
rgmii_rxd[6] => Equal1.IN5
rgmii_rxd[6] => Equal2.IN6
rgmii_rxd[6] => Equal3.IN4
rgmii_rxd[6] => gmii_rxd[6]~reg0.DATAIN
rgmii_rxd[7] => Equal0.IN0
rgmii_rxd[7] => Equal1.IN4
rgmii_rxd[7] => Equal2.IN5
rgmii_rxd[7] => Equal3.IN3
rgmii_rxd[7] => gmii_rxd[7]~reg0.DATAIN
rgmii_rxctrl[0] => rgmii_rxdv_i.DATAIN
rgmii_rxctrl[1] => rgmii_rxer_i.IN1
rgmii_txd[0] <= gmii_txd[0].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[1] <= gmii_txd[1].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[2] <= gmii_txd[2].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[3] <= gmii_txd[3].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[4] <= gmii_txd[4].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[5] <= gmii_txd[5].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[6] <= gmii_txd[6].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txd[7] <= gmii_txd[7].DB_MAX_OUTPUT_PORT_TYPE
rgmii_txctrl[0] <= gmii_tx_en.DB_MAX_OUTPUT_PORT_TYPE
rgmii_txctrl[1] <= rgmii_txctrl.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] => rgmii_txd[0].DATAIN
gmii_txd[1] => rgmii_txd[1].DATAIN
gmii_txd[2] => rgmii_txd[2].DATAIN
gmii_txd[3] => rgmii_txd[3].DATAIN
gmii_txd[4] => rgmii_txd[4].DATAIN
gmii_txd[5] => rgmii_txd[5].DATAIN
gmii_txd[6] => rgmii_txd[6].DATAIN
gmii_txd[7] => rgmii_txd[7].DATAIN
gmii_tx_en => rgmii_txctrl.IN0
gmii_tx_en => rgmii_txctrl[0].DATAIN
gmii_tx_er => rgmii_txctrl.IN1
gmii_rxd[0] <= gmii_rxd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[1] <= gmii_rxd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[2] <= gmii_rxd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[3] <= gmii_rxd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[4] <= gmii_rxd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[5] <= gmii_rxd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[6] <= gmii_rxd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[7] <= gmii_rxd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rx_dv <= gmii_rx_dv~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rx_er <= gmii_rx_er~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_col <= <GND>
gmii_crs <= gmii_crs~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore
clk => FILCommLayer:u_FILCommLayer.clk
clk => mwfil_chiftop:u_mwfil_chiftop.clk
reset => FILCommLayer:u_FILCommLayer.reset
txclk_en => FILCommLayer:u_FILCommLayer.txclk_en
rxclk_en => FILCommLayer:u_FILCommLayer.rxclk_en
gmii_crs => FILCommLayer:u_FILCommLayer.gmii_crs
gmii_col => FILCommLayer:u_FILCommLayer.gmii_col
gmii_rx_clk => FILCommLayer:u_FILCommLayer.gmii_rx_clk
gmii_rx_dv => FILCommLayer:u_FILCommLayer.gmii_rx_dv
gmii_rxd[0] => FILCommLayer:u_FILCommLayer.gmii_rxd[0]
gmii_rxd[1] => FILCommLayer:u_FILCommLayer.gmii_rxd[1]
gmii_rxd[2] => FILCommLayer:u_FILCommLayer.gmii_rxd[2]
gmii_rxd[3] => FILCommLayer:u_FILCommLayer.gmii_rxd[3]
gmii_rxd[4] => FILCommLayer:u_FILCommLayer.gmii_rxd[4]
gmii_rxd[5] => FILCommLayer:u_FILCommLayer.gmii_rxd[5]
gmii_rxd[6] => FILCommLayer:u_FILCommLayer.gmii_rxd[6]
gmii_rxd[7] => FILCommLayer:u_FILCommLayer.gmii_rxd[7]
gmii_rx_er => FILCommLayer:u_FILCommLayer.gmii_rx_er
gmii_tx_clk => FILCommLayer:u_FILCommLayer.gmii_tx_clk
gmii_tx_en <= FILCommLayer:u_FILCommLayer.gmii_tx_en
gmii_txd[0] <= FILCommLayer:u_FILCommLayer.gmii_txd[0]
gmii_txd[1] <= FILCommLayer:u_FILCommLayer.gmii_txd[1]
gmii_txd[2] <= FILCommLayer:u_FILCommLayer.gmii_txd[2]
gmii_txd[3] <= FILCommLayer:u_FILCommLayer.gmii_txd[3]
gmii_txd[4] <= FILCommLayer:u_FILCommLayer.gmii_txd[4]
gmii_txd[5] <= FILCommLayer:u_FILCommLayer.gmii_txd[5]
gmii_txd[6] <= FILCommLayer:u_FILCommLayer.gmii_txd[6]
gmii_txd[7] <= FILCommLayer:u_FILCommLayer.gmii_txd[7]
gmii_tx_er <= FILCommLayer:u_FILCommLayer.gmii_tx_er


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer
clk => FILPktProc:u_FILPktProc.clk
reset => FILPktProc:u_FILPktProc.rst
txclk_en => MWMAC:u_MWMAC.txclk_en
txclk_en => FILPktProc:u_FILPktProc.txclk_en
rxclk_en => MWMAC:u_MWMAC.rxclk_en
rxclk_en => FILPktProc:u_FILPktProc.rxclk_en
dut_dinrdy => FILPktProc:u_FILPktProc.dut_dinrdy
dut_dout[0] => FILPktProc:u_FILPktProc.dut_dout[0]
dut_dout[1] => FILPktProc:u_FILPktProc.dut_dout[1]
dut_dout[2] => FILPktProc:u_FILPktProc.dut_dout[2]
dut_dout[3] => FILPktProc:u_FILPktProc.dut_dout[3]
dut_dout[4] => FILPktProc:u_FILPktProc.dut_dout[4]
dut_dout[5] => FILPktProc:u_FILPktProc.dut_dout[5]
dut_dout[6] => FILPktProc:u_FILPktProc.dut_dout[6]
dut_dout[7] => FILPktProc:u_FILPktProc.dut_dout[7]
dut_doutvld => FILPktProc:u_FILPktProc.dut_doutvld
gmii_crs => MWMAC:u_MWMAC.gmii_crs
gmii_col => MWMAC:u_MWMAC.gmii_col
gmii_rx_clk => MWMAC:u_MWMAC.rxclk
gmii_rx_clk => FILPktProc:u_FILPktProc.rxclk
gmii_rx_dv => MWMAC:u_MWMAC.gmii_rx_dv
gmii_rxd[0] => MWMAC:u_MWMAC.gmii_rxd[0]
gmii_rxd[1] => MWMAC:u_MWMAC.gmii_rxd[1]
gmii_rxd[2] => MWMAC:u_MWMAC.gmii_rxd[2]
gmii_rxd[3] => MWMAC:u_MWMAC.gmii_rxd[3]
gmii_rxd[4] => MWMAC:u_MWMAC.gmii_rxd[4]
gmii_rxd[5] => MWMAC:u_MWMAC.gmii_rxd[5]
gmii_rxd[6] => MWMAC:u_MWMAC.gmii_rxd[6]
gmii_rxd[7] => MWMAC:u_MWMAC.gmii_rxd[7]
gmii_rx_er => MWMAC:u_MWMAC.gmii_rx_er
gmii_tx_clk => MWMAC:u_MWMAC.txclk
gmii_tx_clk => FILPktProc:u_FILPktProc.txclk
dut_rst <= FILPktProc:u_FILPktProc.dut_rst
dut_din[0] <= FILPktProc:u_FILPktProc.dut_din[0]
dut_din[1] <= FILPktProc:u_FILPktProc.dut_din[1]
dut_din[2] <= FILPktProc:u_FILPktProc.dut_din[2]
dut_din[3] <= FILPktProc:u_FILPktProc.dut_din[3]
dut_din[4] <= FILPktProc:u_FILPktProc.dut_din[4]
dut_din[5] <= FILPktProc:u_FILPktProc.dut_din[5]
dut_din[6] <= FILPktProc:u_FILPktProc.dut_din[6]
dut_din[7] <= FILPktProc:u_FILPktProc.dut_din[7]
dut_dinvld <= FILPktProc:u_FILPktProc.dut_dinvld
simcycle[0] <= FILPktProc:u_FILPktProc.simcycle[0]
simcycle[1] <= FILPktProc:u_FILPktProc.simcycle[1]
simcycle[2] <= FILPktProc:u_FILPktProc.simcycle[2]
simcycle[3] <= FILPktProc:u_FILPktProc.simcycle[3]
simcycle[4] <= FILPktProc:u_FILPktProc.simcycle[4]
simcycle[5] <= FILPktProc:u_FILPktProc.simcycle[5]
simcycle[6] <= FILPktProc:u_FILPktProc.simcycle[6]
simcycle[7] <= FILPktProc:u_FILPktProc.simcycle[7]
simcycle[8] <= FILPktProc:u_FILPktProc.simcycle[8]
simcycle[9] <= FILPktProc:u_FILPktProc.simcycle[9]
simcycle[10] <= FILPktProc:u_FILPktProc.simcycle[10]
simcycle[11] <= FILPktProc:u_FILPktProc.simcycle[11]
simcycle[12] <= FILPktProc:u_FILPktProc.simcycle[12]
simcycle[13] <= FILPktProc:u_FILPktProc.simcycle[13]
simcycle[14] <= FILPktProc:u_FILPktProc.simcycle[14]
simcycle[15] <= FILPktProc:u_FILPktProc.simcycle[15]
dut_doutrdy <= FILPktProc:u_FILPktProc.dut_doutrdy
gmii_tx_en <= MWMAC:u_MWMAC.gmii_tx_en
gmii_txd[0] <= MWMAC:u_MWMAC.gmii_txd[0]
gmii_txd[1] <= MWMAC:u_MWMAC.gmii_txd[1]
gmii_txd[2] <= MWMAC:u_MWMAC.gmii_txd[2]
gmii_txd[3] <= MWMAC:u_MWMAC.gmii_txd[3]
gmii_txd[4] <= MWMAC:u_MWMAC.gmii_txd[4]
gmii_txd[5] <= MWMAC:u_MWMAC.gmii_txd[5]
gmii_txd[6] <= MWMAC:u_MWMAC.gmii_txd[6]
gmii_txd[7] <= MWMAC:u_MWMAC.gmii_txd[7]
gmii_tx_er <= MWMAC:u_MWMAC.gmii_tx_er


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWMAC:u_MWMAC
rxclk => mwrxmac:u_mwrxmac.rxclk
rxclk => mwpingram:u_mwpingram.rxclk
rxclk_en => mwrxmac:u_mwrxmac.rxclk_en
txclk => mwtxmac:u_mwtxmac.txclk
txclk => mwpingram:u_mwpingram.txclk
txclk_en => mwtxmac:u_mwtxmac.txclk_en
txclk_en => mwpingram:u_mwpingram.txclk_en
gmii_rxd[0] => mwrxmac:u_mwrxmac.gmii_rxd[0]
gmii_rxd[1] => mwrxmac:u_mwrxmac.gmii_rxd[1]
gmii_rxd[2] => mwrxmac:u_mwrxmac.gmii_rxd[2]
gmii_rxd[3] => mwrxmac:u_mwrxmac.gmii_rxd[3]
gmii_rxd[4] => mwrxmac:u_mwrxmac.gmii_rxd[4]
gmii_rxd[5] => mwrxmac:u_mwrxmac.gmii_rxd[5]
gmii_rxd[6] => mwrxmac:u_mwrxmac.gmii_rxd[6]
gmii_rxd[7] => mwrxmac:u_mwrxmac.gmii_rxd[7]
gmii_rx_dv => mwrxmac:u_mwrxmac.gmii_rx_dv
gmii_rx_er => mwrxmac:u_mwrxmac.gmii_rx_er
gmii_col => mwtxmac:u_mwtxmac.gmii_col
gmii_crs => mwtxmac:u_mwtxmac.gmii_crs
RxReset => mwrxmac:u_mwrxmac.rxreset
TxData[0] => mwtxmac:u_mwtxmac.txdata[0]
TxData[1] => mwtxmac:u_mwtxmac.txdata[1]
TxData[2] => mwtxmac:u_mwtxmac.txdata[2]
TxData[3] => mwtxmac:u_mwtxmac.txdata[3]
TxData[4] => mwtxmac:u_mwtxmac.txdata[4]
TxData[5] => mwtxmac:u_mwtxmac.txdata[5]
TxData[6] => mwtxmac:u_mwtxmac.txdata[6]
TxData[7] => mwtxmac:u_mwtxmac.txdata[7]
TxDataValid => mwtxmac:u_mwtxmac.txdatavalid
TxEOP => mwtxmac:u_mwtxmac.txeop
TxDataLength[0] => mwtxmac:u_mwtxmac.txdatalength[0]
TxDataLength[1] => mwtxmac:u_mwtxmac.txdatalength[1]
TxDataLength[2] => mwtxmac:u_mwtxmac.txdatalength[2]
TxDataLength[3] => mwtxmac:u_mwtxmac.txdatalength[3]
TxDataLength[4] => mwtxmac:u_mwtxmac.txdatalength[4]
TxDataLength[5] => mwtxmac:u_mwtxmac.txdatalength[5]
TxDataLength[6] => mwtxmac:u_mwtxmac.txdatalength[6]
TxDataLength[7] => mwtxmac:u_mwtxmac.txdatalength[7]
TxDataLength[8] => mwtxmac:u_mwtxmac.txdatalength[8]
TxDataLength[9] => mwtxmac:u_mwtxmac.txdatalength[9]
TxDataLength[10] => mwtxmac:u_mwtxmac.txdatalength[10]
TxDataLength[11] => mwtxmac:u_mwtxmac.txdatalength[11]
TxDataLength[12] => mwtxmac:u_mwtxmac.txdatalength[12]
TxSrcPort[0] => mwtxmac:u_mwtxmac.txsrcport[0]
TxSrcPort[1] => mwtxmac:u_mwtxmac.txsrcport[1]
TxReset => mwtxmac:u_mwtxmac.txreset
gmii_txd[0] <= mwtxmac:u_mwtxmac.gmii_txd[0]
gmii_txd[1] <= mwtxmac:u_mwtxmac.gmii_txd[1]
gmii_txd[2] <= mwtxmac:u_mwtxmac.gmii_txd[2]
gmii_txd[3] <= mwtxmac:u_mwtxmac.gmii_txd[3]
gmii_txd[4] <= mwtxmac:u_mwtxmac.gmii_txd[4]
gmii_txd[5] <= mwtxmac:u_mwtxmac.gmii_txd[5]
gmii_txd[6] <= mwtxmac:u_mwtxmac.gmii_txd[6]
gmii_txd[7] <= mwtxmac:u_mwtxmac.gmii_txd[7]
gmii_tx_en <= mwtxmac:u_mwtxmac.gmii_tx_en
gmii_tx_er <= mwtxmac:u_mwtxmac.gmii_tx_er
RxData[0] <= mwrxmac:u_mwrxmac.rxdata[0]
RxData[1] <= mwrxmac:u_mwrxmac.rxdata[1]
RxData[2] <= mwrxmac:u_mwrxmac.rxdata[2]
RxData[3] <= mwrxmac:u_mwrxmac.rxdata[3]
RxData[4] <= mwrxmac:u_mwrxmac.rxdata[4]
RxData[5] <= mwrxmac:u_mwrxmac.rxdata[5]
RxData[6] <= mwrxmac:u_mwrxmac.rxdata[6]
RxData[7] <= mwrxmac:u_mwrxmac.rxdata[7]
RxDataValid <= mwrxmac:u_mwrxmac.rxdatavalid
RxEOP <= mwrxmac:u_mwrxmac.rxeop
RxCRCOK <= mwrxmac:u_mwrxmac.rxcrcok
RxCRCBad <= mwrxmac:u_mwrxmac.rxcrcbad
RxDstPort[0] <= mwrxmac:u_mwrxmac.rxdstport[0]
RxDstPort[1] <= mwrxmac:u_mwrxmac.rxdstport[1]
TxReady <= mwtxmac:u_mwtxmac.txready


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWMAC:u_MWMAC|mwrxmac:u_mwrxmac
rxclk => replyarp~reg0.CLK
rxclk => arppulse4.CLK
rxclk => arppulse3.CLK
rxclk => arppulse2.CLK
rxclk => arppulse1.CLK
rxclk => replyarpregdelay.CLK
rxclk => replyping~reg0.CLK
rxclk => pingpulse4.CLK
rxclk => pingpulse3.CLK
rxclk => pingpulse2.CLK
rxclk => pingpulse1.CLK
rxclk => replypingregdelay.CLK
rxclk => packetdstport[0].CLK
rxclk => packetdstport[1].CLK
rxclk => udpdstport3_2reg[0].CLK
rxclk => udpdstport3_2reg[1].CLK
rxclk => udpdstport3_2reg[2].CLK
rxclk => udpdstport3_2reg[3].CLK
rxclk => udpdstport3_2reg[4].CLK
rxclk => udpdstport3_2reg[5].CLK
rxclk => udpdstport3_2reg[6].CLK
rxclk => udpdstport3_2reg[7].CLK
rxclk => udpdstport3_1reg[0].CLK
rxclk => udpdstport3_1reg[1].CLK
rxclk => udpdstport3_1reg[2].CLK
rxclk => udpdstport3_1reg[3].CLK
rxclk => udpdstport3_1reg[4].CLK
rxclk => udpdstport3_1reg[5].CLK
rxclk => udpdstport3_1reg[6].CLK
rxclk => udpdstport3_1reg[7].CLK
rxclk => udpsrcport3_2reg[0].CLK
rxclk => udpsrcport3_2reg[1].CLK
rxclk => udpsrcport3_2reg[2].CLK
rxclk => udpsrcport3_2reg[3].CLK
rxclk => udpsrcport3_2reg[4].CLK
rxclk => udpsrcport3_2reg[5].CLK
rxclk => udpsrcport3_2reg[6].CLK
rxclk => udpsrcport3_2reg[7].CLK
rxclk => udpsrcport3_1reg[0].CLK
rxclk => udpsrcport3_1reg[1].CLK
rxclk => udpsrcport3_1reg[2].CLK
rxclk => udpsrcport3_1reg[3].CLK
rxclk => udpsrcport3_1reg[4].CLK
rxclk => udpsrcport3_1reg[5].CLK
rxclk => udpsrcport3_1reg[6].CLK
rxclk => udpsrcport3_1reg[7].CLK
rxclk => udpdstport2_2reg[0].CLK
rxclk => udpdstport2_2reg[1].CLK
rxclk => udpdstport2_2reg[2].CLK
rxclk => udpdstport2_2reg[3].CLK
rxclk => udpdstport2_2reg[4].CLK
rxclk => udpdstport2_2reg[5].CLK
rxclk => udpdstport2_2reg[6].CLK
rxclk => udpdstport2_2reg[7].CLK
rxclk => udpdstport2_1reg[0].CLK
rxclk => udpdstport2_1reg[1].CLK
rxclk => udpdstport2_1reg[2].CLK
rxclk => udpdstport2_1reg[3].CLK
rxclk => udpdstport2_1reg[4].CLK
rxclk => udpdstport2_1reg[5].CLK
rxclk => udpdstport2_1reg[6].CLK
rxclk => udpdstport2_1reg[7].CLK
rxclk => udpsrcport2_2reg[0].CLK
rxclk => udpsrcport2_2reg[1].CLK
rxclk => udpsrcport2_2reg[2].CLK
rxclk => udpsrcport2_2reg[3].CLK
rxclk => udpsrcport2_2reg[4].CLK
rxclk => udpsrcport2_2reg[5].CLK
rxclk => udpsrcport2_2reg[6].CLK
rxclk => udpsrcport2_2reg[7].CLK
rxclk => udpsrcport2_1reg[0].CLK
rxclk => udpsrcport2_1reg[1].CLK
rxclk => udpsrcport2_1reg[2].CLK
rxclk => udpsrcport2_1reg[3].CLK
rxclk => udpsrcport2_1reg[4].CLK
rxclk => udpsrcport2_1reg[5].CLK
rxclk => udpsrcport2_1reg[6].CLK
rxclk => udpsrcport2_1reg[7].CLK
rxclk => udpdstport1_2reg[0].CLK
rxclk => udpdstport1_2reg[1].CLK
rxclk => udpdstport1_2reg[2].CLK
rxclk => udpdstport1_2reg[3].CLK
rxclk => udpdstport1_2reg[4].CLK
rxclk => udpdstport1_2reg[5].CLK
rxclk => udpdstport1_2reg[6].CLK
rxclk => udpdstport1_2reg[7].CLK
rxclk => udpdstport1_1reg[0].CLK
rxclk => udpdstport1_1reg[1].CLK
rxclk => udpdstport1_1reg[2].CLK
rxclk => udpdstport1_1reg[3].CLK
rxclk => udpdstport1_1reg[4].CLK
rxclk => udpdstport1_1reg[5].CLK
rxclk => udpdstport1_1reg[6].CLK
rxclk => udpdstport1_1reg[7].CLK
rxclk => udpsrcport1_2reg[0].CLK
rxclk => udpsrcport1_2reg[1].CLK
rxclk => udpsrcport1_2reg[2].CLK
rxclk => udpsrcport1_2reg[3].CLK
rxclk => udpsrcport1_2reg[4].CLK
rxclk => udpsrcport1_2reg[5].CLK
rxclk => udpsrcport1_2reg[6].CLK
rxclk => udpsrcport1_2reg[7].CLK
rxclk => udpsrcport1_1reg[0].CLK
rxclk => udpsrcport1_1reg[1].CLK
rxclk => udpsrcport1_1reg[2].CLK
rxclk => udpsrcport1_1reg[3].CLK
rxclk => udpsrcport1_1reg[4].CLK
rxclk => udpsrcport1_1reg[5].CLK
rxclk => udpsrcport1_1reg[6].CLK
rxclk => udpsrcport1_1reg[7].CLK
rxclk => udpdstport0_2reg[0].CLK
rxclk => udpdstport0_2reg[1].CLK
rxclk => udpdstport0_2reg[2].CLK
rxclk => udpdstport0_2reg[3].CLK
rxclk => udpdstport0_2reg[4].CLK
rxclk => udpdstport0_2reg[5].CLK
rxclk => udpdstport0_2reg[6].CLK
rxclk => udpdstport0_2reg[7].CLK
rxclk => udpdstport0_1reg[0].CLK
rxclk => udpdstport0_1reg[1].CLK
rxclk => udpdstport0_1reg[2].CLK
rxclk => udpdstport0_1reg[3].CLK
rxclk => udpdstport0_1reg[4].CLK
rxclk => udpdstport0_1reg[5].CLK
rxclk => udpdstport0_1reg[6].CLK
rxclk => udpdstport0_1reg[7].CLK
rxclk => udpsrcport0_2reg[0].CLK
rxclk => udpsrcport0_2reg[1].CLK
rxclk => udpsrcport0_2reg[2].CLK
rxclk => udpsrcport0_2reg[3].CLK
rxclk => udpsrcport0_2reg[4].CLK
rxclk => udpsrcport0_2reg[5].CLK
rxclk => udpsrcport0_2reg[6].CLK
rxclk => udpsrcport0_2reg[7].CLK
rxclk => udpsrcport0_1reg[0].CLK
rxclk => udpsrcport0_1reg[1].CLK
rxclk => udpsrcport0_1reg[2].CLK
rxclk => udpsrcport0_1reg[3].CLK
rxclk => udpsrcport0_1reg[4].CLK
rxclk => udpsrcport0_1reg[5].CLK
rxclk => udpsrcport0_1reg[6].CLK
rxclk => udpsrcport0_1reg[7].CLK
rxclk => replyarpreg.CLK
rxclk => RxCRCBad~reg0.CLK
rxclk => RxCRCOK~reg0.CLK
rxclk => RxEOP~reg0.CLK
rxclk => RxDataValid~reg0.CLK
rxclk => RxData[0]~reg0.CLK
rxclk => RxData[1]~reg0.CLK
rxclk => RxData[2]~reg0.CLK
rxclk => RxData[3]~reg0.CLK
rxclk => RxData[4]~reg0.CLK
rxclk => RxData[5]~reg0.CLK
rxclk => RxData[6]~reg0.CLK
rxclk => RxData[7]~reg0.CLK
rxclk => pingwren~reg0.CLK
rxclk => pingaddr[0].CLK
rxclk => pingaddr[1].CLK
rxclk => pingaddr[2].CLK
rxclk => pingaddr[3].CLK
rxclk => pingaddr[4].CLK
rxclk => pingaddr[5].CLK
rxclk => pingaddr[6].CLK
rxclk => pingaddr[7].CLK
rxclk => pingaddr[8].CLK
rxclk => arplencount[0].CLK
rxclk => arplencount[1].CLK
rxclk => arplencount[2].CLK
rxclk => arplencount[3].CLK
rxclk => arplencount[4].CLK
rxclk => arplencount[5].CLK
rxclk => arplencount[6].CLK
rxclk => arplencount[7].CLK
rxclk => arplencount[8].CLK
rxclk => arplencount[9].CLK
rxclk => arplencount[10].CLK
rxclk => arplencount[11].CLK
rxclk => arplencount[12].CLK
rxclk => arplencount[13].CLK
rxclk => arplencount[14].CLK
rxclk => arplencount[15].CLK
rxclk => pinglencount[0].CLK
rxclk => pinglencount[1].CLK
rxclk => pinglencount[2].CLK
rxclk => pinglencount[3].CLK
rxclk => pinglencount[4].CLK
rxclk => pinglencount[5].CLK
rxclk => pinglencount[6].CLK
rxclk => pinglencount[7].CLK
rxclk => pinglencount[8].CLK
rxclk => pinglencount[9].CLK
rxclk => pinglencount[10].CLK
rxclk => pinglencount[11].CLK
rxclk => pinglencount[12].CLK
rxclk => pinglencount[13].CLK
rxclk => pinglencount[14].CLK
rxclk => pinglencount[15].CLK
rxclk => udplencount[0].CLK
rxclk => udplencount[1].CLK
rxclk => udplencount[2].CLK
rxclk => udplencount[3].CLK
rxclk => udplencount[4].CLK
rxclk => udplencount[5].CLK
rxclk => udplencount[6].CLK
rxclk => udplencount[7].CLK
rxclk => udplencount[8].CLK
rxclk => udplencount[9].CLK
rxclk => udplencount[10].CLK
rxclk => udplencount[11].CLK
rxclk => udplencount[12].CLK
rxclk => udplencount[13].CLK
rxclk => udplencount[14].CLK
rxclk => udplencount[15].CLK
rxclk => udpdstrx2reg[0].CLK
rxclk => udpdstrx2reg[1].CLK
rxclk => udpdstrx2reg[2].CLK
rxclk => udpdstrx2reg[3].CLK
rxclk => udpdstrx2reg[4].CLK
rxclk => udpdstrx2reg[5].CLK
rxclk => udpdstrx2reg[6].CLK
rxclk => udpdstrx2reg[7].CLK
rxclk => udpdstrx1reg[0].CLK
rxclk => udpdstrx1reg[1].CLK
rxclk => udpdstrx1reg[2].CLK
rxclk => udpdstrx1reg[3].CLK
rxclk => udpdstrx1reg[4].CLK
rxclk => udpdstrx1reg[5].CLK
rxclk => udpdstrx1reg[6].CLK
rxclk => udpdstrx1reg[7].CLK
rxclk => udpsrcrx2reg[0].CLK
rxclk => udpsrcrx2reg[1].CLK
rxclk => udpsrcrx2reg[2].CLK
rxclk => udpsrcrx2reg[3].CLK
rxclk => udpsrcrx2reg[4].CLK
rxclk => udpsrcrx2reg[5].CLK
rxclk => udpsrcrx2reg[6].CLK
rxclk => udpsrcrx2reg[7].CLK
rxclk => udpsrcrx1reg[0].CLK
rxclk => udpsrcrx1reg[1].CLK
rxclk => udpsrcrx1reg[2].CLK
rxclk => udpsrcrx1reg[3].CLK
rxclk => udpsrcrx1reg[4].CLK
rxclk => udpsrcrx1reg[5].CLK
rxclk => udpsrcrx1reg[6].CLK
rxclk => udpsrcrx1reg[7].CLK
rxclk => udpregupdate.CLK
rxclk => udplen2reg[0].CLK
rxclk => udplen2reg[1].CLK
rxclk => udplen2reg[2].CLK
rxclk => udplen2reg[3].CLK
rxclk => udplen2reg[4].CLK
rxclk => udplen2reg[5].CLK
rxclk => udplen2reg[6].CLK
rxclk => udplen2reg[7].CLK
rxclk => udplen1reg[0].CLK
rxclk => udplen1reg[1].CLK
rxclk => udplen1reg[2].CLK
rxclk => udplen1reg[3].CLK
rxclk => udplen1reg[4].CLK
rxclk => udplen1reg[5].CLK
rxclk => udplen1reg[6].CLK
rxclk => udplen1reg[7].CLK
rxclk => iplen2reg[0].CLK
rxclk => iplen2reg[1].CLK
rxclk => iplen2reg[2].CLK
rxclk => iplen2reg[3].CLK
rxclk => iplen2reg[4].CLK
rxclk => iplen2reg[5].CLK
rxclk => iplen2reg[6].CLK
rxclk => iplen2reg[7].CLK
rxclk => iplen1reg[0].CLK
rxclk => iplen1reg[1].CLK
rxclk => iplen1reg[2].CLK
rxclk => iplen1reg[3].CLK
rxclk => iplen1reg[4].CLK
rxclk => iplen1reg[5].CLK
rxclk => iplen1reg[6].CLK
rxclk => iplen1reg[7].CLK
rxclk => fcs[0].CLK
rxclk => fcs[1].CLK
rxclk => fcs[2].CLK
rxclk => fcs[3].CLK
rxclk => fcs[4].CLK
rxclk => fcs[5].CLK
rxclk => fcs[6].CLK
rxclk => fcs[7].CLK
rxclk => fcs[8].CLK
rxclk => fcs[9].CLK
rxclk => fcs[10].CLK
rxclk => fcs[11].CLK
rxclk => fcs[12].CLK
rxclk => fcs[13].CLK
rxclk => fcs[14].CLK
rxclk => fcs[15].CLK
rxclk => fcs[16].CLK
rxclk => fcs[17].CLK
rxclk => fcs[18].CLK
rxclk => fcs[19].CLK
rxclk => fcs[20].CLK
rxclk => fcs[21].CLK
rxclk => fcs[22].CLK
rxclk => fcs[23].CLK
rxclk => fcs[24].CLK
rxclk => fcs[25].CLK
rxclk => fcs[26].CLK
rxclk => fcs[27].CLK
rxclk => fcs[28].CLK
rxclk => fcs[29].CLK
rxclk => fcs[30].CLK
rxclk => fcs[31].CLK
rxclk => hostipaddr4reg[0].CLK
rxclk => hostipaddr4reg[1].CLK
rxclk => hostipaddr4reg[2].CLK
rxclk => hostipaddr4reg[3].CLK
rxclk => hostipaddr4reg[4].CLK
rxclk => hostipaddr4reg[5].CLK
rxclk => hostipaddr4reg[6].CLK
rxclk => hostipaddr4reg[7].CLK
rxclk => hostipaddr3reg[0].CLK
rxclk => hostipaddr3reg[1].CLK
rxclk => hostipaddr3reg[2].CLK
rxclk => hostipaddr3reg[3].CLK
rxclk => hostipaddr3reg[4].CLK
rxclk => hostipaddr3reg[5].CLK
rxclk => hostipaddr3reg[6].CLK
rxclk => hostipaddr3reg[7].CLK
rxclk => hostipaddr2reg[0].CLK
rxclk => hostipaddr2reg[1].CLK
rxclk => hostipaddr2reg[2].CLK
rxclk => hostipaddr2reg[3].CLK
rxclk => hostipaddr2reg[4].CLK
rxclk => hostipaddr2reg[5].CLK
rxclk => hostipaddr2reg[6].CLK
rxclk => hostipaddr2reg[7].CLK
rxclk => hostipaddr1reg[0].CLK
rxclk => hostipaddr1reg[1].CLK
rxclk => hostipaddr1reg[2].CLK
rxclk => hostipaddr1reg[3].CLK
rxclk => hostipaddr1reg[4].CLK
rxclk => hostipaddr1reg[5].CLK
rxclk => hostipaddr1reg[6].CLK
rxclk => hostipaddr1reg[7].CLK
rxclk => hostmacaddr6reg[0].CLK
rxclk => hostmacaddr6reg[1].CLK
rxclk => hostmacaddr6reg[2].CLK
rxclk => hostmacaddr6reg[3].CLK
rxclk => hostmacaddr6reg[4].CLK
rxclk => hostmacaddr6reg[5].CLK
rxclk => hostmacaddr6reg[6].CLK
rxclk => hostmacaddr6reg[7].CLK
rxclk => hostmacaddr5reg[0].CLK
rxclk => hostmacaddr5reg[1].CLK
rxclk => hostmacaddr5reg[2].CLK
rxclk => hostmacaddr5reg[3].CLK
rxclk => hostmacaddr5reg[4].CLK
rxclk => hostmacaddr5reg[5].CLK
rxclk => hostmacaddr5reg[6].CLK
rxclk => hostmacaddr5reg[7].CLK
rxclk => hostmacaddr4reg[0].CLK
rxclk => hostmacaddr4reg[1].CLK
rxclk => hostmacaddr4reg[2].CLK
rxclk => hostmacaddr4reg[3].CLK
rxclk => hostmacaddr4reg[4].CLK
rxclk => hostmacaddr4reg[5].CLK
rxclk => hostmacaddr4reg[6].CLK
rxclk => hostmacaddr4reg[7].CLK
rxclk => hostmacaddr3reg[0].CLK
rxclk => hostmacaddr3reg[1].CLK
rxclk => hostmacaddr3reg[2].CLK
rxclk => hostmacaddr3reg[3].CLK
rxclk => hostmacaddr3reg[4].CLK
rxclk => hostmacaddr3reg[5].CLK
rxclk => hostmacaddr3reg[6].CLK
rxclk => hostmacaddr3reg[7].CLK
rxclk => hostmacaddr2reg[0].CLK
rxclk => hostmacaddr2reg[1].CLK
rxclk => hostmacaddr2reg[2].CLK
rxclk => hostmacaddr2reg[3].CLK
rxclk => hostmacaddr2reg[4].CLK
rxclk => hostmacaddr2reg[5].CLK
rxclk => hostmacaddr2reg[6].CLK
rxclk => hostmacaddr2reg[7].CLK
rxclk => hostmacaddr1reg[0].CLK
rxclk => hostmacaddr1reg[1].CLK
rxclk => hostmacaddr1reg[2].CLK
rxclk => hostmacaddr1reg[3].CLK
rxclk => hostmacaddr1reg[4].CLK
rxclk => hostmacaddr1reg[5].CLK
rxclk => hostmacaddr1reg[6].CLK
rxclk => hostmacaddr1reg[7].CLK
rxclk => replypingreg.CLK
rxclk => rxaddrvalidreg.CLK
rxclk => gmii_rx_er_reg.CLK
rxclk => gmii_rx_dv_reg.CLK
rxclk => gmii_rxd_reg[0].CLK
rxclk => gmii_rxd_reg[1].CLK
rxclk => gmii_rxd_reg[2].CLK
rxclk => gmii_rxd_reg[3].CLK
rxclk => gmii_rxd_reg[4].CLK
rxclk => gmii_rxd_reg[5].CLK
rxclk => gmii_rxd_reg[6].CLK
rxclk => gmii_rxd_reg[7].CLK
rxclk => current_state~113.DATAIN
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rxd_reg.OUTPUTSELECT
rxreset => gmii_rx_dv_reg.OUTPUTSELECT
rxreset => gmii_rx_er_reg.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => current_state.OUTPUTSELECT
rxreset => rxaddrvalidreg.OUTPUTSELECT
rxreset => replypingreg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr1reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr2reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr3reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr4reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr5reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostmacaddr6reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr1reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr2reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr3reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => hostipaddr4reg.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => fcs.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen1reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => iplen2reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen1reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udplen2reg.OUTPUTSELECT
rxreset => udpregupdate.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx1reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpsrcrx2reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx1reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udpdstrx2reg.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => udplencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => pinglencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => arplencount.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingaddr.OUTPUTSELECT
rxreset => pingwren.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxData.OUTPUTSELECT
rxreset => RxDataValid.OUTPUTSELECT
rxreset => RxEOP.OUTPUTSELECT
rxreset => RxCRCOK.OUTPUTSELECT
rxreset => RxCRCBad.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_1reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpsrcport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_1reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpdstport0_2reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_1reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpsrcport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_1reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpdstport1_2reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_1reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpsrcport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_1reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpdstport2_2reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_1reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpsrcport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_1reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => udpdstport3_2reg.OUTPUTSELECT
rxreset => packetdstport.OUTPUTSELECT
rxreset => packetdstport.OUTPUTSELECT
rxreset => replypingregdelay.OUTPUTSELECT
rxreset => pingpulse1.OUTPUTSELECT
rxreset => pingpulse2.OUTPUTSELECT
rxreset => pingpulse3.OUTPUTSELECT
rxreset => pingpulse4.OUTPUTSELECT
rxreset => replyping.OUTPUTSELECT
rxreset => replyarpregdelay.OUTPUTSELECT
rxreset => arppulse1.OUTPUTSELECT
rxreset => arppulse2.OUTPUTSELECT
rxreset => arppulse3.OUTPUTSELECT
rxreset => arppulse4.OUTPUTSELECT
rxreset => replyarp.OUTPUTSELECT
rxreset => replyarpreg.ENA
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rxd_reg.OUTPUTSELECT
rxclk_en => gmii_rx_dv_reg.OUTPUTSELECT
rxclk_en => gmii_rx_er_reg.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => current_state.OUTPUTSELECT
rxclk_en => rxaddrvalidreg.OUTPUTSELECT
rxclk_en => replypingreg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr1reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr2reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr3reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr4reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr5reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostmacaddr6reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr1reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr2reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr3reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => hostipaddr4reg.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => fcs.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen1reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => iplen2reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen1reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udplen2reg.OUTPUTSELECT
rxclk_en => udpregupdate.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx1reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpsrcrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx1reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udpdstrx2reg.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => udplencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => pinglencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => arplencount.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingaddr.OUTPUTSELECT
rxclk_en => pingwren.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxData.OUTPUTSELECT
rxclk_en => RxDataValid.OUTPUTSELECT
rxclk_en => RxEOP.OUTPUTSELECT
rxclk_en => RxCRCOK.OUTPUTSELECT
rxclk_en => RxCRCBad.OUTPUTSELECT
rxclk_en => replyarpreg.OUTPUTSELECT
rxclk_en => udpportproc.IN1
rxclk_en => replypingregdelay.OUTPUTSELECT
rxclk_en => pingpulse1.OUTPUTSELECT
rxclk_en => pingpulse2.OUTPUTSELECT
rxclk_en => pingpulse3.OUTPUTSELECT
rxclk_en => pingpulse4.OUTPUTSELECT
rxclk_en => replyping.OUTPUTSELECT
rxclk_en => replyarpregdelay.OUTPUTSELECT
rxclk_en => arppulse1.OUTPUTSELECT
rxclk_en => arppulse2.OUTPUTSELECT
rxclk_en => arppulse3.OUTPUTSELECT
rxclk_en => arppulse4.OUTPUTSELECT
rxclk_en => replyarp.OUTPUTSELECT
RxData[0] <= RxData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDataValid <= RxDataValid~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEOP <= RxEOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCRCOK <= RxCRCOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCRCBad <= RxCRCBad~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDstPort[0] <= packetdstport[0].DB_MAX_OUTPUT_PORT_TYPE
RxDstPort[1] <= packetdstport[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[0] <= hostmacaddr1reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[1] <= hostmacaddr1reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[2] <= hostmacaddr1reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[3] <= hostmacaddr1reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[4] <= hostmacaddr1reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[5] <= hostmacaddr1reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[6] <= hostmacaddr1reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr1[7] <= hostmacaddr1reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[0] <= hostmacaddr2reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[1] <= hostmacaddr2reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[2] <= hostmacaddr2reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[3] <= hostmacaddr2reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[4] <= hostmacaddr2reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[5] <= hostmacaddr2reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[6] <= hostmacaddr2reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr2[7] <= hostmacaddr2reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[0] <= hostmacaddr3reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[1] <= hostmacaddr3reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[2] <= hostmacaddr3reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[3] <= hostmacaddr3reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[4] <= hostmacaddr3reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[5] <= hostmacaddr3reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[6] <= hostmacaddr3reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr3[7] <= hostmacaddr3reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[0] <= hostmacaddr4reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[1] <= hostmacaddr4reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[2] <= hostmacaddr4reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[3] <= hostmacaddr4reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[4] <= hostmacaddr4reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[5] <= hostmacaddr4reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[6] <= hostmacaddr4reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr4[7] <= hostmacaddr4reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[0] <= hostmacaddr5reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[1] <= hostmacaddr5reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[2] <= hostmacaddr5reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[3] <= hostmacaddr5reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[4] <= hostmacaddr5reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[5] <= hostmacaddr5reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[6] <= hostmacaddr5reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr5[7] <= hostmacaddr5reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[0] <= hostmacaddr6reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[1] <= hostmacaddr6reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[2] <= hostmacaddr6reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[3] <= hostmacaddr6reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[4] <= hostmacaddr6reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[5] <= hostmacaddr6reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[6] <= hostmacaddr6reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostmacaddr6[7] <= hostmacaddr6reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[0] <= hostipaddr1reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[1] <= hostipaddr1reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[2] <= hostipaddr1reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[3] <= hostipaddr1reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[4] <= hostipaddr1reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[5] <= hostipaddr1reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[6] <= hostipaddr1reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr1[7] <= hostipaddr1reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[0] <= hostipaddr2reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[1] <= hostipaddr2reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[2] <= hostipaddr2reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[3] <= hostipaddr2reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[4] <= hostipaddr2reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[5] <= hostipaddr2reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[6] <= hostipaddr2reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr2[7] <= hostipaddr2reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[0] <= hostipaddr3reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[1] <= hostipaddr3reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[2] <= hostipaddr3reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[3] <= hostipaddr3reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[4] <= hostipaddr3reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[5] <= hostipaddr3reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[6] <= hostipaddr3reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr3[7] <= hostipaddr3reg[7].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[0] <= hostipaddr4reg[0].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[1] <= hostipaddr4reg[1].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[2] <= hostipaddr4reg[2].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[3] <= hostipaddr4reg[3].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[4] <= hostipaddr4reg[4].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[5] <= hostipaddr4reg[5].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[6] <= hostipaddr4reg[6].DB_MAX_OUTPUT_PORT_TYPE
hostipaddr4[7] <= hostipaddr4reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[0] <= udpsrcport0_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[1] <= udpsrcport0_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[2] <= udpsrcport0_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[3] <= udpsrcport0_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[4] <= udpsrcport0_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[5] <= udpsrcport0_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[6] <= udpsrcport0_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_1[7] <= udpsrcport0_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[0] <= udpsrcport0_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[1] <= udpsrcport0_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[2] <= udpsrcport0_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[3] <= udpsrcport0_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[4] <= udpsrcport0_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[5] <= udpsrcport0_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[6] <= udpsrcport0_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport0_2[7] <= udpsrcport0_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[0] <= udpdstport0_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[1] <= udpdstport0_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[2] <= udpdstport0_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[3] <= udpdstport0_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[4] <= udpdstport0_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[5] <= udpdstport0_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[6] <= udpdstport0_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_1[7] <= udpdstport0_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[0] <= udpdstport0_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[1] <= udpdstport0_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[2] <= udpdstport0_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[3] <= udpdstport0_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[4] <= udpdstport0_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[5] <= udpdstport0_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[6] <= udpdstport0_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport0_2[7] <= udpdstport0_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[0] <= udpsrcport1_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[1] <= udpsrcport1_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[2] <= udpsrcport1_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[3] <= udpsrcport1_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[4] <= udpsrcport1_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[5] <= udpsrcport1_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[6] <= udpsrcport1_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_1[7] <= udpsrcport1_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[0] <= udpsrcport1_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[1] <= udpsrcport1_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[2] <= udpsrcport1_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[3] <= udpsrcport1_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[4] <= udpsrcport1_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[5] <= udpsrcport1_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[6] <= udpsrcport1_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport1_2[7] <= udpsrcport1_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[0] <= udpdstport1_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[1] <= udpdstport1_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[2] <= udpdstport1_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[3] <= udpdstport1_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[4] <= udpdstport1_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[5] <= udpdstport1_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[6] <= udpdstport1_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_1[7] <= udpdstport1_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[0] <= udpdstport1_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[1] <= udpdstport1_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[2] <= udpdstport1_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[3] <= udpdstport1_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[4] <= udpdstport1_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[5] <= udpdstport1_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[6] <= udpdstport1_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport1_2[7] <= udpdstport1_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[0] <= udpsrcport2_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[1] <= udpsrcport2_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[2] <= udpsrcport2_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[3] <= udpsrcport2_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[4] <= udpsrcport2_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[5] <= udpsrcport2_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[6] <= udpsrcport2_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_1[7] <= udpsrcport2_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[0] <= udpsrcport2_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[1] <= udpsrcport2_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[2] <= udpsrcport2_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[3] <= udpsrcport2_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[4] <= udpsrcport2_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[5] <= udpsrcport2_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[6] <= udpsrcport2_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport2_2[7] <= udpsrcport2_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[0] <= udpdstport2_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[1] <= udpdstport2_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[2] <= udpdstport2_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[3] <= udpdstport2_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[4] <= udpdstport2_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[5] <= udpdstport2_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[6] <= udpdstport2_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_1[7] <= udpdstport2_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[0] <= udpdstport2_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[1] <= udpdstport2_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[2] <= udpdstport2_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[3] <= udpdstport2_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[4] <= udpdstport2_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[5] <= udpdstport2_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[6] <= udpdstport2_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport2_2[7] <= udpdstport2_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[0] <= udpsrcport3_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[1] <= udpsrcport3_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[2] <= udpsrcport3_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[3] <= udpsrcport3_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[4] <= udpsrcport3_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[5] <= udpsrcport3_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[6] <= udpsrcport3_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_1[7] <= udpsrcport3_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[0] <= udpsrcport3_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[1] <= udpsrcport3_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[2] <= udpsrcport3_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[3] <= udpsrcport3_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[4] <= udpsrcport3_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[5] <= udpsrcport3_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[6] <= udpsrcport3_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpsrcport3_2[7] <= udpsrcport3_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[0] <= udpdstport3_1reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[1] <= udpdstport3_1reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[2] <= udpdstport3_1reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[3] <= udpdstport3_1reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[4] <= udpdstport3_1reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[5] <= udpdstport3_1reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[6] <= udpdstport3_1reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_1[7] <= udpdstport3_1reg[7].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[0] <= udpdstport3_2reg[0].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[1] <= udpdstport3_2reg[1].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[2] <= udpdstport3_2reg[2].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[3] <= udpdstport3_2reg[3].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[4] <= udpdstport3_2reg[4].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[5] <= udpdstport3_2reg[5].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[6] <= udpdstport3_2reg[6].DB_MAX_OUTPUT_PORT_TYPE
udpdstport3_2[7] <= udpdstport3_2reg[7].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[0] <= pingaddr[0].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[1] <= pingaddr[1].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[2] <= pingaddr[2].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[3] <= pingaddr[3].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[4] <= pingaddr[4].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[5] <= pingaddr[5].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[6] <= pingaddr[6].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[7] <= pingaddr[7].DB_MAX_OUTPUT_PORT_TYPE
pingwraddr[8] <= pingaddr[8].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[0] <= gmii_rxd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[1] <= gmii_rxd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[2] <= gmii_rxd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[3] <= gmii_rxd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[4] <= gmii_rxd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[5] <= gmii_rxd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[6] <= gmii_rxd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pingwrdata[7] <= gmii_rxd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pingwren <= pingwren~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxaddrvalid <= rxaddrvalidreg.DB_MAX_OUTPUT_PORT_TYPE
replyping <= replyping~reg0.DB_MAX_OUTPUT_PORT_TYPE
replyarp <= replyarp~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[0] => gmii_rxd_reg.DATAB
gmii_rxd[1] => gmii_rxd_reg.DATAB
gmii_rxd[2] => gmii_rxd_reg.DATAB
gmii_rxd[3] => gmii_rxd_reg.DATAB
gmii_rxd[4] => gmii_rxd_reg.DATAB
gmii_rxd[5] => gmii_rxd_reg.DATAB
gmii_rxd[6] => gmii_rxd_reg.DATAB
gmii_rxd[7] => gmii_rxd_reg.DATAB
gmii_rx_dv => gmii_rx_dv_reg.DATAB
gmii_rx_er => gmii_rx_er_reg.DATAB


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWMAC:u_MWMAC|mwtxmac:u_mwtxmac
txclk => pingCnt[0].CLK
txclk => pingCnt[1].CLK
txclk => pingCnt[2].CLK
txclk => pingCnt[3].CLK
txclk => pingCnt[4].CLK
txclk => macSrcDstCnt[0].CLK
txclk => macSrcDstCnt[1].CLK
txclk => macSrcDstCnt[2].CLK
txclk => macSrcDstCnt[3].CLK
txclk => arpCnt[0].CLK
txclk => arpCnt[1].CLK
txclk => arpCnt[2].CLK
txclk => arpCnt[3].CLK
txclk => arpCnt[4].CLK
txclk => ipAddrCnt[0].CLK
txclk => ipAddrCnt[1].CLK
txclk => ipAddrCnt[2].CLK
txclk => ipAddrCnt[3].CLK
txclk => EthHeader[0].CLK
txclk => EthHeader[1].CLK
txclk => EthHeader[2].CLK
txclk => EthHeader[3].CLK
txclk => EthHeader[4].CLK
txclk => EthHeader[5].CLK
txclk => EthHeader[6].CLK
txclk => EthHeader[7].CLK
txclk => EthHeader[8].CLK
txclk => EthHeader[9].CLK
txclk => EthHeader[10].CLK
txclk => EthHeader[11].CLK
txclk => EthHeader[12].CLK
txclk => EthHeader[13].CLK
txclk => EthHeader[14].CLK
txclk => EthHeader[15].CLK
txclk => EthHeader[16].CLK
txclk => EthHeader[17].CLK
txclk => EthHeader[18].CLK
txclk => EthHeader[19].CLK
txclk => EthHeader[20].CLK
txclk => EthHeader[21].CLK
txclk => EthHeader[22].CLK
txclk => EthHeader[23].CLK
txclk => EthHeader[24].CLK
txclk => EthHeader[25].CLK
txclk => EthHeader[26].CLK
txclk => EthHeader[27].CLK
txclk => EthHeader[28].CLK
txclk => EthHeader[29].CLK
txclk => EthHeader[30].CLK
txclk => EthHeader[31].CLK
txclk => EthHeader[32].CLK
txclk => EthHeader[33].CLK
txclk => EthHeader[34].CLK
txclk => EthHeader[35].CLK
txclk => EthHeader[36].CLK
txclk => EthHeader[37].CLK
txclk => EthHeader[38].CLK
txclk => EthHeader[39].CLK
txclk => EthHeader[40].CLK
txclk => EthHeader[41].CLK
txclk => EthHeader[42].CLK
txclk => EthHeader[43].CLK
txclk => EthHeader[44].CLK
txclk => EthHeader[45].CLK
txclk => EthHeader[46].CLK
txclk => EthHeader[47].CLK
txclk => EthHeader[48].CLK
txclk => EthHeader[49].CLK
txclk => EthHeader[50].CLK
txclk => EthHeader[51].CLK
txclk => EthHeader[52].CLK
txclk => EthHeader[53].CLK
txclk => EthHeader[54].CLK
txclk => EthHeader[55].CLK
txclk => EthHeader[56].CLK
txclk => EthHeader[57].CLK
txclk => EthHeader[58].CLK
txclk => EthHeader[59].CLK
txclk => EthHeader[60].CLK
txclk => EthHeader[61].CLK
txclk => EthHeader[62].CLK
txclk => EthHeader[63].CLK
txclk => EthHeader[64].CLK
txclk => EthHeader[65].CLK
txclk => EthHeader[66].CLK
txclk => EthHeader[67].CLK
txclk => EthHeader[68].CLK
txclk => EthHeader[69].CLK
txclk => EthHeader[70].CLK
txclk => EthHeader[71].CLK
txclk => EthHeader[72].CLK
txclk => EthHeader[73].CLK
txclk => EthHeader[74].CLK
txclk => EthHeader[75].CLK
txclk => EthHeader[76].CLK
txclk => EthHeader[77].CLK
txclk => EthHeader[78].CLK
txclk => EthHeader[79].CLK
txclk => EthHeader[80].CLK
txclk => EthHeader[81].CLK
txclk => EthHeader[82].CLK
txclk => EthHeader[83].CLK
txclk => EthHeader[84].CLK
txclk => EthHeader[85].CLK
txclk => EthHeader[86].CLK
txclk => EthHeader[87].CLK
txclk => EthHeader[88].CLK
txclk => EthHeader[89].CLK
txclk => EthHeader[90].CLK
txclk => EthHeader[91].CLK
txclk => EthHeader[92].CLK
txclk => EthHeader[93].CLK
txclk => EthHeader[94].CLK
txclk => EthHeader[95].CLK
txclk => EthHeader[96].CLK
txclk => EthHeader[97].CLK
txclk => EthHeader[98].CLK
txclk => EthHeader[99].CLK
txclk => EthHeader[100].CLK
txclk => EthHeader[101].CLK
txclk => EthHeader[102].CLK
txclk => EthHeader[103].CLK
txclk => EthHeader[104].CLK
txclk => EthHeader[105].CLK
txclk => EthHeader[106].CLK
txclk => EthHeader[107].CLK
txclk => EthHeader[108].CLK
txclk => EthHeader[109].CLK
txclk => EthHeader[110].CLK
txclk => EthHeader[111].CLK
txclk => EthHeader[112].CLK
txclk => EthHeader[113].CLK
txclk => EthHeader[114].CLK
txclk => EthHeader[115].CLK
txclk => EthHeader[116].CLK
txclk => EthHeader[117].CLK
txclk => EthHeader[118].CLK
txclk => EthHeader[119].CLK
txclk => EthHeader[120].CLK
txclk => EthHeader[121].CLK
txclk => EthHeader[122].CLK
txclk => EthHeader[123].CLK
txclk => EthHeader[124].CLK
txclk => EthHeader[125].CLK
txclk => EthHeader[126].CLK
txclk => EthHeader[127].CLK
txclk => EthHeader[128].CLK
txclk => EthHeader[129].CLK
txclk => EthHeader[130].CLK
txclk => EthHeader[131].CLK
txclk => EthHeader[132].CLK
txclk => EthHeader[133].CLK
txclk => EthHeader[134].CLK
txclk => EthHeader[135].CLK
txclk => EthHeader[136].CLK
txclk => EthHeader[137].CLK
txclk => EthHeader[138].CLK
txclk => EthHeader[139].CLK
txclk => EthHeader[140].CLK
txclk => EthHeader[141].CLK
txclk => EthHeader[142].CLK
txclk => EthHeader[143].CLK
txclk => EthHeader[144].CLK
txclk => EthHeader[145].CLK
txclk => EthHeader[146].CLK
txclk => EthHeader[147].CLK
txclk => EthHeader[148].CLK
txclk => EthHeader[149].CLK
txclk => EthHeader[150].CLK
txclk => EthHeader[151].CLK
txclk => EthHeader[152].CLK
txclk => EthHeader[153].CLK
txclk => EthHeader[154].CLK
txclk => EthHeader[155].CLK
txclk => EthHeader[156].CLK
txclk => EthHeader[157].CLK
txclk => EthHeader[158].CLK
txclk => EthHeader[159].CLK
txclk => EthHeader[160].CLK
txclk => EthHeader[161].CLK
txclk => EthHeader[162].CLK
txclk => EthHeader[163].CLK
txclk => EthHeader[164].CLK
txclk => EthHeader[165].CLK
txclk => EthHeader[166].CLK
txclk => EthHeader[167].CLK
txclk => EthHeader[168].CLK
txclk => EthHeader[169].CLK
txclk => EthHeader[170].CLK
txclk => EthHeader[171].CLK
txclk => EthHeader[172].CLK
txclk => EthHeader[173].CLK
txclk => EthHeader[174].CLK
txclk => EthHeader[175].CLK
txclk => EthHeader[176].CLK
txclk => EthHeader[177].CLK
txclk => EthHeader[178].CLK
txclk => EthHeader[179].CLK
txclk => EthHeader[180].CLK
txclk => EthHeader[181].CLK
txclk => EthHeader[182].CLK
txclk => EthHeader[183].CLK
txclk => EthHeader[184].CLK
txclk => EthHeader[185].CLK
txclk => EthHeader[186].CLK
txclk => EthHeader[187].CLK
txclk => EthHeader[188].CLK
txclk => EthHeader[189].CLK
txclk => EthHeader[190].CLK
txclk => EthHeader[191].CLK
txclk => EthHeader[192].CLK
txclk => EthHeader[193].CLK
txclk => EthHeader[194].CLK
txclk => EthHeader[195].CLK
txclk => EthHeader[196].CLK
txclk => EthHeader[197].CLK
txclk => EthHeader[198].CLK
txclk => EthHeader[199].CLK
txclk => EthHeader[200].CLK
txclk => EthHeader[201].CLK
txclk => EthHeader[202].CLK
txclk => EthHeader[203].CLK
txclk => EthHeader[204].CLK
txclk => EthHeader[205].CLK
txclk => EthHeader[206].CLK
txclk => EthHeader[207].CLK
txclk => EthHeader[208].CLK
txclk => EthHeader[209].CLK
txclk => EthHeader[210].CLK
txclk => EthHeader[211].CLK
txclk => EthHeader[212].CLK
txclk => EthHeader[213].CLK
txclk => EthHeader[214].CLK
txclk => EthHeader[215].CLK
txclk => EthHeader[216].CLK
txclk => EthHeader[217].CLK
txclk => EthHeader[218].CLK
txclk => EthHeader[219].CLK
txclk => EthHeader[220].CLK
txclk => EthHeader[221].CLK
txclk => EthHeader[222].CLK
txclk => EthHeader[223].CLK
txclk => EthHeader[224].CLK
txclk => EthHeader[225].CLK
txclk => EthHeader[226].CLK
txclk => EthHeader[227].CLK
txclk => EthHeader[228].CLK
txclk => EthHeader[229].CLK
txclk => EthHeader[230].CLK
txclk => EthHeader[231].CLK
txclk => EthHeader[232].CLK
txclk => EthHeader[233].CLK
txclk => EthHeader[234].CLK
txclk => EthHeader[235].CLK
txclk => EthHeader[236].CLK
txclk => EthHeader[237].CLK
txclk => EthHeader[238].CLK
txclk => EthHeader[239].CLK
txclk => EthHeader[240].CLK
txclk => EthHeader[241].CLK
txclk => EthHeader[242].CLK
txclk => EthHeader[243].CLK
txclk => EthHeader[244].CLK
txclk => EthHeader[245].CLK
txclk => EthHeader[246].CLK
txclk => EthHeader[247].CLK
txclk => EthHeader[248].CLK
txclk => EthHeader[249].CLK
txclk => EthHeader[250].CLK
txclk => EthHeader[251].CLK
txclk => EthHeader[252].CLK
txclk => EthHeader[253].CLK
txclk => EthHeader[254].CLK
txclk => EthHeader[255].CLK
txclk => EthHeader[256].CLK
txclk => EthHeader[257].CLK
txclk => EthHeader[258].CLK
txclk => EthHeader[259].CLK
txclk => EthHeader[260].CLK
txclk => EthHeader[261].CLK
txclk => EthHeader[262].CLK
txclk => EthHeader[263].CLK
txclk => EthHeader[264].CLK
txclk => EthHeader[265].CLK
txclk => EthHeader[266].CLK
txclk => EthHeader[267].CLK
txclk => EthHeader[268].CLK
txclk => EthHeader[269].CLK
txclk => EthHeader[270].CLK
txclk => EthHeader[271].CLK
txclk => EthHeader[272].CLK
txclk => EthHeader[273].CLK
txclk => EthHeader[274].CLK
txclk => EthHeader[275].CLK
txclk => EthHeader[276].CLK
txclk => EthHeader[277].CLK
txclk => EthHeader[278].CLK
txclk => EthHeader[279].CLK
txclk => EthHeader[280].CLK
txclk => EthHeader[281].CLK
txclk => EthHeader[282].CLK
txclk => EthHeader[283].CLK
txclk => EthHeader[284].CLK
txclk => EthHeader[285].CLK
txclk => EthHeader[286].CLK
txclk => EthHeader[287].CLK
txclk => EthHeader[288].CLK
txclk => EthHeader[289].CLK
txclk => EthHeader[290].CLK
txclk => EthHeader[291].CLK
txclk => EthHeader[292].CLK
txclk => EthHeader[293].CLK
txclk => EthHeader[294].CLK
txclk => EthHeader[295].CLK
txclk => EthHeader[296].CLK
txclk => EthHeader[297].CLK
txclk => EthHeader[298].CLK
txclk => EthHeader[299].CLK
txclk => EthHeader[300].CLK
txclk => EthHeader[301].CLK
txclk => EthHeader[302].CLK
txclk => EthHeader[303].CLK
txclk => EthHeader[304].CLK
txclk => EthHeader[305].CLK
txclk => EthHeader[306].CLK
txclk => EthHeader[307].CLK
txclk => EthHeader[308].CLK
txclk => EthHeader[309].CLK
txclk => EthHeader[310].CLK
txclk => EthHeader[311].CLK
txclk => EthHeader[312].CLK
txclk => EthHeader[313].CLK
txclk => EthHeader[314].CLK
txclk => EthHeader[315].CLK
txclk => EthHeader[316].CLK
txclk => EthHeader[317].CLK
txclk => EthHeader[318].CLK
txclk => EthHeader[319].CLK
txclk => EthHeader[320].CLK
txclk => EthHeader[321].CLK
txclk => EthHeader[322].CLK
txclk => EthHeader[323].CLK
txclk => EthHeader[324].CLK
txclk => EthHeader[325].CLK
txclk => EthHeader[326].CLK
txclk => EthHeader[327].CLK
txclk => EthHeader[328].CLK
txclk => EthHeader[329].CLK
txclk => EthHeader[330].CLK
txclk => EthHeader[331].CLK
txclk => EthHeader[332].CLK
txclk => EthHeader[333].CLK
txclk => EthHeader[334].CLK
txclk => EthHeader[335].CLK
txclk => EthHeader[336].CLK
txclk => EthHeader[337].CLK
txclk => EthHeader[338].CLK
txclk => EthHeader[339].CLK
txclk => EthHeader[340].CLK
txclk => EthHeader[341].CLK
txclk => EthHeader[342].CLK
txclk => EthHeader[343].CLK
txclk => EthHeader[344].CLK
txclk => EthHeader[345].CLK
txclk => EthHeader[346].CLK
txclk => EthHeader[347].CLK
txclk => EthHeader[348].CLK
txclk => EthHeader[349].CLK
txclk => EthHeader[350].CLK
txclk => EthHeader[351].CLK
txclk => EthHeader[352].CLK
txclk => EthHeader[353].CLK
txclk => EthHeader[354].CLK
txclk => EthHeader[355].CLK
txclk => EthHeader[356].CLK
txclk => EthHeader[357].CLK
txclk => EthHeader[358].CLK
txclk => EthHeader[359].CLK
txclk => EthHeader[360].CLK
txclk => EthHeader[361].CLK
txclk => EthHeader[362].CLK
txclk => EthHeader[363].CLK
txclk => EthHeader[364].CLK
txclk => EthHeader[365].CLK
txclk => EthHeader[366].CLK
txclk => EthHeader[367].CLK
txclk => EthHeader[368].CLK
txclk => EthHeader[369].CLK
txclk => EthHeader[370].CLK
txclk => EthHeader[371].CLK
txclk => EthHeader[372].CLK
txclk => EthHeader[373].CLK
txclk => EthHeader[374].CLK
txclk => EthHeader[375].CLK
txclk => EthHeader[376].CLK
txclk => EthHeader[377].CLK
txclk => EthHeader[378].CLK
txclk => EthHeader[379].CLK
txclk => EthHeader[380].CLK
txclk => EthHeader[381].CLK
txclk => EthHeader[382].CLK
txclk => EthHeader[383].CLK
txclk => EthHeader[384].CLK
txclk => EthHeader[385].CLK
txclk => EthHeader[386].CLK
txclk => EthHeader[387].CLK
txclk => EthHeader[388].CLK
txclk => EthHeader[389].CLK
txclk => EthHeader[390].CLK
txclk => EthHeader[391].CLK
txclk => EthHeader[392].CLK
txclk => EthHeader[393].CLK
txclk => EthHeader[394].CLK
txclk => EthHeader[395].CLK
txclk => EthHeader[396].CLK
txclk => EthHeader[397].CLK
txclk => EthHeader[398].CLK
txclk => EthHeader[399].CLK
txclk => ping_clear.CLK
txclk => arp_clear.CLK
txclk => arpflag.CLK
txclk => dataTxFlag.CLK
txclk => fcs[0].CLK
txclk => fcs[1].CLK
txclk => fcs[2].CLK
txclk => fcs[3].CLK
txclk => fcs[4].CLK
txclk => fcs[5].CLK
txclk => fcs[6].CLK
txclk => fcs[7].CLK
txclk => fcs[8].CLK
txclk => fcs[9].CLK
txclk => fcs[10].CLK
txclk => fcs[11].CLK
txclk => fcs[12].CLK
txclk => fcs[13].CLK
txclk => fcs[14].CLK
txclk => fcs[15].CLK
txclk => fcs[16].CLK
txclk => fcs[17].CLK
txclk => fcs[18].CLK
txclk => fcs[19].CLK
txclk => fcs[20].CLK
txclk => fcs[21].CLK
txclk => fcs[22].CLK
txclk => fcs[23].CLK
txclk => fcs[24].CLK
txclk => fcs[25].CLK
txclk => fcs[26].CLK
txclk => fcs[27].CLK
txclk => fcs[28].CLK
txclk => fcs[29].CLK
txclk => fcs[30].CLK
txclk => fcs[31].CLK
txclk => hdrchecksum[0].CLK
txclk => hdrchecksum[1].CLK
txclk => hdrchecksum[2].CLK
txclk => hdrchecksum[3].CLK
txclk => hdrchecksum[4].CLK
txclk => hdrchecksum[5].CLK
txclk => hdrchecksum[6].CLK
txclk => hdrchecksum[7].CLK
txclk => hdrchecksum[8].CLK
txclk => hdrchecksum[9].CLK
txclk => hdrchecksum[10].CLK
txclk => hdrchecksum[11].CLK
txclk => hdrchecksum[12].CLK
txclk => hdrchecksum[13].CLK
txclk => hdrchecksum[14].CLK
txclk => hdrchecksum[15].CLK
txclk => hdrchecksum[16].CLK
txclk => incpingflag.CLK
txclk => pingaddr[0].CLK
txclk => pingaddr[1].CLK
txclk => pingaddr[2].CLK
txclk => pingaddr[3].CLK
txclk => pingaddr[4].CLK
txclk => pingaddr[5].CLK
txclk => pingaddr[6].CLK
txclk => pingaddr[7].CLK
txclk => pingaddr[8].CLK
txclk => iptotallenreg[0].CLK
txclk => iptotallenreg[1].CLK
txclk => iptotallenreg[2].CLK
txclk => iptotallenreg[3].CLK
txclk => iptotallenreg[4].CLK
txclk => iptotallenreg[5].CLK
txclk => iptotallenreg[6].CLK
txclk => iptotallenreg[7].CLK
txclk => iptotallenreg[8].CLK
txclk => iptotallenreg[9].CLK
txclk => iptotallenreg[10].CLK
txclk => iptotallenreg[11].CLK
txclk => iptotallenreg[12].CLK
txclk => iptotallenreg[13].CLK
txclk => iptotallenreg[14].CLK
txclk => iptotallenreg[15].CLK
txclk => gmii_tx_er~reg0.CLK
txclk => tx_en.CLK
txclk => gmii_txd[0]~reg0.CLK
txclk => gmii_txd[1]~reg0.CLK
txclk => gmii_txd[2]~reg0.CLK
txclk => gmii_txd[3]~reg0.CLK
txclk => gmii_txd[4]~reg0.CLK
txclk => gmii_txd[5]~reg0.CLK
txclk => gmii_txd[6]~reg0.CLK
txclk => gmii_txd[7]~reg0.CLK
txclk => pingflag.CLK
txclk => udp_count[0].CLK
txclk => udp_count[1].CLK
txclk => udp_count[2].CLK
txclk => udp_count[3].CLK
txclk => udp_count[4].CLK
txclk => udp_count[5].CLK
txclk => udp_count[6].CLK
txclk => udp_count[7].CLK
txclk => udp_count[8].CLK
txclk => udp_count[9].CLK
txclk => udp_count[10].CLK
txclk => udp_count[11].CLK
txclk => udp_count[12].CLK
txclk => udp_count[13].CLK
txclk => udp_count[14].CLK
txclk => udp_count[15].CLK
txclk => byte_count[0].CLK
txclk => byte_count[1].CLK
txclk => byte_count[2].CLK
txclk => byte_count[3].CLK
txclk => byte_count[4].CLK
txclk => byte_count[5].CLK
txclk => byte_count[6].CLK
txclk => byte_count[7].CLK
txclk => byte_count[8].CLK
txclk => byte_count[9].CLK
txclk => byte_count[10].CLK
txclk => byte_count[11].CLK
txclk => byte_count[12].CLK
txclk => byte_count[13].CLK
txclk => byte_count[14].CLK
txclk => byte_count[15].CLK
txclk => gmii_crs_reg.CLK
txclk => gmii_col_reg.CLK
txclk => replyarp_sync3.CLK
txclk => arp_pending.CLK
txclk => replyarp_sync2.CLK
txclk => replyarp_sync1.CLK
txclk => ping_pending.CLK
txclk => replyping_sync3.CLK
txclk => replyping_sync2.CLK
txclk => replyping_sync1.CLK
txclk => rxaddrvalid_sync2.CLK
txclk => rxaddrvalid_sync1.CLK
txclk => current_state~43.DATAIN
txreset => rxaddrvalid_sync1.OUTPUTSELECT
txreset => rxaddrvalid_sync2.OUTPUTSELECT
txreset => replyping_sync1.OUTPUTSELECT
txreset => replyping_sync2.OUTPUTSELECT
txreset => replyping_sync3.OUTPUTSELECT
txreset => ping_pending.OUTPUTSELECT
txreset => replyarp_sync1.OUTPUTSELECT
txreset => replyarp_sync2.OUTPUTSELECT
txreset => arp_pending.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => current_state.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => byte_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => udp_count.OUTPUTSELECT
txreset => pingflag.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => gmii_txd.OUTPUTSELECT
txreset => tx_en.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => iptotallenreg.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => pingaddr.OUTPUTSELECT
txreset => incpingflag.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => hdrchecksum.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => fcs.OUTPUTSELECT
txreset => dataTxFlag.OUTPUTSELECT
txreset => arpflag.OUTPUTSELECT
txreset => arp_clear.OUTPUTSELECT
txreset => ping_clear.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => EthHeader.OUTPUTSELECT
txreset => ipAddrCnt.OUTPUTSELECT
txreset => ipAddrCnt.OUTPUTSELECT
txreset => ipAddrCnt.OUTPUTSELECT
txreset => ipAddrCnt.OUTPUTSELECT
txreset => arpCnt.OUTPUTSELECT
txreset => arpCnt.OUTPUTSELECT
txreset => arpCnt.OUTPUTSELECT
txreset => arpCnt.OUTPUTSELECT
txreset => arpCnt.OUTPUTSELECT
txreset => macSrcDstCnt.OUTPUTSELECT
txreset => macSrcDstCnt.OUTPUTSELECT
txreset => macSrcDstCnt.OUTPUTSELECT
txreset => macSrcDstCnt.OUTPUTSELECT
txreset => pingCnt.OUTPUTSELECT
txreset => pingCnt.OUTPUTSELECT
txreset => pingCnt.OUTPUTSELECT
txreset => pingCnt.OUTPUTSELECT
txreset => pingCnt.OUTPUTSELECT
txreset => gmii_col_reg.OUTPUTSELECT
txreset => gmii_crs_reg.OUTPUTSELECT
txreset => replyarp_sync3.ENA
txreset => gmii_tx_er~reg0.ENA
txclk_en => rxaddrvalid_sync1.OUTPUTSELECT
txclk_en => rxaddrvalid_sync2.OUTPUTSELECT
txclk_en => replyping_sync1.OUTPUTSELECT
txclk_en => replyping_sync2.OUTPUTSELECT
txclk_en => replyping_sync3.OUTPUTSELECT
txclk_en => ping_pending.OUTPUTSELECT
txclk_en => replyarp_sync1.OUTPUTSELECT
txclk_en => replyarp_sync2.OUTPUTSELECT
txclk_en => arp_pending.OUTPUTSELECT
txclk_en => replyarp_sync3.OUTPUTSELECT
txclk_en => gmii_col_reg.OUTPUTSELECT
txclk_en => gmii_crs_reg.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => current_state.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => byte_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => udp_count.OUTPUTSELECT
txclk_en => pingflag.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => gmii_txd.OUTPUTSELECT
txclk_en => tx_en.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => iptotallenreg.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => pingaddr.OUTPUTSELECT
txclk_en => incpingflag.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => hdrchecksum.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => fcs.OUTPUTSELECT
txclk_en => dataTxFlag.OUTPUTSELECT
txclk_en => arpflag.OUTPUTSELECT
txclk_en => arp_clear.OUTPUTSELECT
txclk_en => ping_clear.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => EthHeader.OUTPUTSELECT
txclk_en => ipAddrCnt.OUTPUTSELECT
txclk_en => ipAddrCnt.OUTPUTSELECT
txclk_en => ipAddrCnt.OUTPUTSELECT
txclk_en => ipAddrCnt.OUTPUTSELECT
txclk_en => arpCnt.OUTPUTSELECT
txclk_en => arpCnt.OUTPUTSELECT
txclk_en => arpCnt.OUTPUTSELECT
txclk_en => arpCnt.OUTPUTSELECT
txclk_en => arpCnt.OUTPUTSELECT
txclk_en => macSrcDstCnt.OUTPUTSELECT
txclk_en => macSrcDstCnt.OUTPUTSELECT
txclk_en => macSrcDstCnt.OUTPUTSELECT
txclk_en => macSrcDstCnt.OUTPUTSELECT
txclk_en => pingCnt.OUTPUTSELECT
txclk_en => pingCnt.OUTPUTSELECT
txclk_en => pingCnt.OUTPUTSELECT
txclk_en => pingCnt.OUTPUTSELECT
txclk_en => pingCnt.OUTPUTSELECT
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => tmpfcs.IN1
txData[0] => gmii_txd.DATAB
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => tmpfcs.IN1
txData[1] => gmii_txd.DATAB
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => tmpfcs.IN1
txData[2] => gmii_txd.DATAB
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => tmpfcs.IN1
txData[3] => gmii_txd.DATAB
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => tmpfcs.IN1
txData[4] => gmii_txd.DATAB
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => tmpfcs.IN1
txData[5] => gmii_txd.DATAB
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => tmpfcs.IN1
txData[6] => gmii_txd.DATAB
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => tmpfcs.IN1
txData[7] => gmii_txd.DATAB
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => gmii_txd.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => fcs.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => byte_count.OUTPUTSELECT
txDataValid => dataTxFlag.OUTPUTSELECT
txEOP => tx_fsm.IN1
txReady <= txReady.DB_MAX_OUTPUT_PORT_TYPE
txDataLength[0] => LessThan0.IN32
txDataLength[0] => byte_count.DATAB
txDataLength[1] => LessThan0.IN31
txDataLength[1] => byte_count.DATAB
txDataLength[2] => LessThan0.IN30
txDataLength[2] => byte_count.DATAB
txDataLength[3] => LessThan0.IN29
txDataLength[3] => byte_count.DATAB
txDataLength[4] => LessThan0.IN28
txDataLength[4] => byte_count.DATAB
txDataLength[5] => LessThan0.IN27
txDataLength[5] => byte_count.DATAB
txDataLength[6] => LessThan0.IN26
txDataLength[6] => byte_count.DATAB
txDataLength[7] => LessThan0.IN25
txDataLength[7] => byte_count.DATAB
txDataLength[8] => LessThan0.IN24
txDataLength[8] => byte_count.DATAB
txDataLength[9] => LessThan0.IN23
txDataLength[9] => byte_count.DATAB
txDataLength[10] => LessThan0.IN22
txDataLength[10] => byte_count.DATAB
txDataLength[11] => LessThan0.IN21
txDataLength[11] => byte_count.DATAB
txDataLength[12] => LessThan0.IN20
txDataLength[12] => byte_count.DATAB
txSrcPort[0] => ~NO_FANOUT~
txSrcPort[1] => ~NO_FANOUT~
hostmacaddr1[0] => EthHeader.DATAB
hostmacaddr1[0] => EthHeader.DATAB
hostmacaddr1[0] => EthHeader.DATAB
hostmacaddr1[0] => EthHeader.DATAB
hostmacaddr1[1] => EthHeader.DATAB
hostmacaddr1[1] => EthHeader.DATAB
hostmacaddr1[1] => EthHeader.DATAB
hostmacaddr1[1] => EthHeader.DATAB
hostmacaddr1[2] => EthHeader.DATAB
hostmacaddr1[2] => EthHeader.DATAB
hostmacaddr1[2] => EthHeader.DATAB
hostmacaddr1[2] => EthHeader.DATAB
hostmacaddr1[3] => EthHeader.DATAB
hostmacaddr1[3] => EthHeader.DATAB
hostmacaddr1[3] => EthHeader.DATAB
hostmacaddr1[3] => EthHeader.DATAB
hostmacaddr1[4] => EthHeader.DATAB
hostmacaddr1[4] => EthHeader.DATAB
hostmacaddr1[4] => EthHeader.DATAB
hostmacaddr1[4] => EthHeader.DATAB
hostmacaddr1[5] => EthHeader.DATAB
hostmacaddr1[5] => EthHeader.DATAB
hostmacaddr1[5] => EthHeader.DATAB
hostmacaddr1[5] => EthHeader.DATAB
hostmacaddr1[6] => EthHeader.DATAB
hostmacaddr1[6] => EthHeader.DATAB
hostmacaddr1[6] => EthHeader.DATAB
hostmacaddr1[6] => EthHeader.DATAB
hostmacaddr1[7] => EthHeader.DATAB
hostmacaddr1[7] => EthHeader.DATAB
hostmacaddr1[7] => EthHeader.DATAB
hostmacaddr1[7] => EthHeader.DATAB
hostmacaddr2[0] => EthHeader.DATAB
hostmacaddr2[0] => EthHeader.DATAB
hostmacaddr2[0] => EthHeader.DATAB
hostmacaddr2[0] => EthHeader.DATAB
hostmacaddr2[1] => EthHeader.DATAB
hostmacaddr2[1] => EthHeader.DATAB
hostmacaddr2[1] => EthHeader.DATAB
hostmacaddr2[1] => EthHeader.DATAB
hostmacaddr2[2] => EthHeader.DATAB
hostmacaddr2[2] => EthHeader.DATAB
hostmacaddr2[2] => EthHeader.DATAB
hostmacaddr2[2] => EthHeader.DATAB
hostmacaddr2[3] => EthHeader.DATAB
hostmacaddr2[3] => EthHeader.DATAB
hostmacaddr2[3] => EthHeader.DATAB
hostmacaddr2[3] => EthHeader.DATAB
hostmacaddr2[4] => EthHeader.DATAB
hostmacaddr2[4] => EthHeader.DATAB
hostmacaddr2[4] => EthHeader.DATAB
hostmacaddr2[4] => EthHeader.DATAB
hostmacaddr2[5] => EthHeader.DATAB
hostmacaddr2[5] => EthHeader.DATAB
hostmacaddr2[5] => EthHeader.DATAB
hostmacaddr2[5] => EthHeader.DATAB
hostmacaddr2[6] => EthHeader.DATAB
hostmacaddr2[6] => EthHeader.DATAB
hostmacaddr2[6] => EthHeader.DATAB
hostmacaddr2[6] => EthHeader.DATAB
hostmacaddr2[7] => EthHeader.DATAB
hostmacaddr2[7] => EthHeader.DATAB
hostmacaddr2[7] => EthHeader.DATAB
hostmacaddr2[7] => EthHeader.DATAB
hostmacaddr3[0] => EthHeader.DATAB
hostmacaddr3[0] => EthHeader.DATAB
hostmacaddr3[0] => EthHeader.DATAB
hostmacaddr3[0] => EthHeader.DATAB
hostmacaddr3[1] => EthHeader.DATAB
hostmacaddr3[1] => EthHeader.DATAB
hostmacaddr3[1] => EthHeader.DATAB
hostmacaddr3[1] => EthHeader.DATAB
hostmacaddr3[2] => EthHeader.DATAB
hostmacaddr3[2] => EthHeader.DATAB
hostmacaddr3[2] => EthHeader.DATAB
hostmacaddr3[2] => EthHeader.DATAB
hostmacaddr3[3] => EthHeader.DATAB
hostmacaddr3[3] => EthHeader.DATAB
hostmacaddr3[3] => EthHeader.DATAB
hostmacaddr3[3] => EthHeader.DATAB
hostmacaddr3[4] => EthHeader.DATAB
hostmacaddr3[4] => EthHeader.DATAB
hostmacaddr3[4] => EthHeader.DATAB
hostmacaddr3[4] => EthHeader.DATAB
hostmacaddr3[5] => EthHeader.DATAB
hostmacaddr3[5] => EthHeader.DATAB
hostmacaddr3[5] => EthHeader.DATAB
hostmacaddr3[5] => EthHeader.DATAB
hostmacaddr3[6] => EthHeader.DATAB
hostmacaddr3[6] => EthHeader.DATAB
hostmacaddr3[6] => EthHeader.DATAB
hostmacaddr3[6] => EthHeader.DATAB
hostmacaddr3[7] => EthHeader.DATAB
hostmacaddr3[7] => EthHeader.DATAB
hostmacaddr3[7] => EthHeader.DATAB
hostmacaddr3[7] => EthHeader.DATAB
hostmacaddr4[0] => EthHeader.DATAB
hostmacaddr4[0] => EthHeader.DATAB
hostmacaddr4[0] => EthHeader.DATAB
hostmacaddr4[0] => EthHeader.DATAB
hostmacaddr4[1] => EthHeader.DATAB
hostmacaddr4[1] => EthHeader.DATAB
hostmacaddr4[1] => EthHeader.DATAB
hostmacaddr4[1] => EthHeader.DATAB
hostmacaddr4[2] => EthHeader.DATAB
hostmacaddr4[2] => EthHeader.DATAB
hostmacaddr4[2] => EthHeader.DATAB
hostmacaddr4[2] => EthHeader.DATAB
hostmacaddr4[3] => EthHeader.DATAB
hostmacaddr4[3] => EthHeader.DATAB
hostmacaddr4[3] => EthHeader.DATAB
hostmacaddr4[3] => EthHeader.DATAB
hostmacaddr4[4] => EthHeader.DATAB
hostmacaddr4[4] => EthHeader.DATAB
hostmacaddr4[4] => EthHeader.DATAB
hostmacaddr4[4] => EthHeader.DATAB
hostmacaddr4[5] => EthHeader.DATAB
hostmacaddr4[5] => EthHeader.DATAB
hostmacaddr4[5] => EthHeader.DATAB
hostmacaddr4[5] => EthHeader.DATAB
hostmacaddr4[6] => EthHeader.DATAB
hostmacaddr4[6] => EthHeader.DATAB
hostmacaddr4[6] => EthHeader.DATAB
hostmacaddr4[6] => EthHeader.DATAB
hostmacaddr4[7] => EthHeader.DATAB
hostmacaddr4[7] => EthHeader.DATAB
hostmacaddr4[7] => EthHeader.DATAB
hostmacaddr4[7] => EthHeader.DATAB
hostmacaddr5[0] => EthHeader.DATAB
hostmacaddr5[0] => EthHeader.DATAB
hostmacaddr5[0] => EthHeader.DATAB
hostmacaddr5[0] => EthHeader.DATAB
hostmacaddr5[1] => EthHeader.DATAB
hostmacaddr5[1] => EthHeader.DATAB
hostmacaddr5[1] => EthHeader.DATAB
hostmacaddr5[1] => EthHeader.DATAB
hostmacaddr5[2] => EthHeader.DATAB
hostmacaddr5[2] => EthHeader.DATAB
hostmacaddr5[2] => EthHeader.DATAB
hostmacaddr5[2] => EthHeader.DATAB
hostmacaddr5[3] => EthHeader.DATAB
hostmacaddr5[3] => EthHeader.DATAB
hostmacaddr5[3] => EthHeader.DATAB
hostmacaddr5[3] => EthHeader.DATAB
hostmacaddr5[4] => EthHeader.DATAB
hostmacaddr5[4] => EthHeader.DATAB
hostmacaddr5[4] => EthHeader.DATAB
hostmacaddr5[4] => EthHeader.DATAB
hostmacaddr5[5] => EthHeader.DATAB
hostmacaddr5[5] => EthHeader.DATAB
hostmacaddr5[5] => EthHeader.DATAB
hostmacaddr5[5] => EthHeader.DATAB
hostmacaddr5[6] => EthHeader.DATAB
hostmacaddr5[6] => EthHeader.DATAB
hostmacaddr5[6] => EthHeader.DATAB
hostmacaddr5[6] => EthHeader.DATAB
hostmacaddr5[7] => EthHeader.DATAB
hostmacaddr5[7] => EthHeader.DATAB
hostmacaddr5[7] => EthHeader.DATAB
hostmacaddr5[7] => EthHeader.DATAB
hostmacaddr6[0] => EthHeader.DATAB
hostmacaddr6[0] => EthHeader.DATAB
hostmacaddr6[0] => EthHeader.DATAB
hostmacaddr6[0] => EthHeader.DATAB
hostmacaddr6[1] => EthHeader.DATAB
hostmacaddr6[1] => EthHeader.DATAB
hostmacaddr6[1] => EthHeader.DATAB
hostmacaddr6[1] => EthHeader.DATAB
hostmacaddr6[2] => EthHeader.DATAB
hostmacaddr6[2] => EthHeader.DATAB
hostmacaddr6[2] => EthHeader.DATAB
hostmacaddr6[2] => EthHeader.DATAB
hostmacaddr6[3] => EthHeader.DATAB
hostmacaddr6[3] => EthHeader.DATAB
hostmacaddr6[3] => EthHeader.DATAB
hostmacaddr6[3] => EthHeader.DATAB
hostmacaddr6[4] => EthHeader.DATAB
hostmacaddr6[4] => EthHeader.DATAB
hostmacaddr6[4] => EthHeader.DATAB
hostmacaddr6[4] => EthHeader.DATAB
hostmacaddr6[5] => EthHeader.DATAB
hostmacaddr6[5] => EthHeader.DATAB
hostmacaddr6[5] => EthHeader.DATAB
hostmacaddr6[5] => EthHeader.DATAB
hostmacaddr6[6] => EthHeader.DATAB
hostmacaddr6[6] => EthHeader.DATAB
hostmacaddr6[6] => EthHeader.DATAB
hostmacaddr6[6] => EthHeader.DATAB
hostmacaddr6[7] => EthHeader.DATAB
hostmacaddr6[7] => EthHeader.DATAB
hostmacaddr6[7] => EthHeader.DATAB
hostmacaddr6[7] => EthHeader.DATAB
hostipaddr1[0] => EthHeader.DATAB
hostipaddr1[0] => EthHeader.DATAB
hostipaddr1[0] => Add3.IN8
hostipaddr1[1] => EthHeader.DATAB
hostipaddr1[1] => EthHeader.DATAB
hostipaddr1[1] => Add3.IN7
hostipaddr1[2] => EthHeader.DATAB
hostipaddr1[2] => EthHeader.DATAB
hostipaddr1[2] => Add3.IN6
hostipaddr1[3] => EthHeader.DATAB
hostipaddr1[3] => EthHeader.DATAB
hostipaddr1[3] => Add3.IN5
hostipaddr1[4] => EthHeader.DATAB
hostipaddr1[4] => EthHeader.DATAB
hostipaddr1[4] => Add3.IN4
hostipaddr1[5] => EthHeader.DATAB
hostipaddr1[5] => EthHeader.DATAB
hostipaddr1[5] => Add3.IN3
hostipaddr1[6] => EthHeader.DATAB
hostipaddr1[6] => EthHeader.DATAB
hostipaddr1[6] => Add3.IN2
hostipaddr1[7] => EthHeader.DATAB
hostipaddr1[7] => EthHeader.DATAB
hostipaddr1[7] => Add3.IN1
hostipaddr2[0] => EthHeader.DATAB
hostipaddr2[0] => EthHeader.DATAB
hostipaddr2[0] => Add3.IN16
hostipaddr2[1] => EthHeader.DATAB
hostipaddr2[1] => EthHeader.DATAB
hostipaddr2[1] => Add3.IN15
hostipaddr2[2] => EthHeader.DATAB
hostipaddr2[2] => EthHeader.DATAB
hostipaddr2[2] => Add3.IN14
hostipaddr2[3] => EthHeader.DATAB
hostipaddr2[3] => EthHeader.DATAB
hostipaddr2[3] => Add3.IN13
hostipaddr2[4] => EthHeader.DATAB
hostipaddr2[4] => EthHeader.DATAB
hostipaddr2[4] => Add3.IN12
hostipaddr2[5] => EthHeader.DATAB
hostipaddr2[5] => EthHeader.DATAB
hostipaddr2[5] => Add3.IN11
hostipaddr2[6] => EthHeader.DATAB
hostipaddr2[6] => EthHeader.DATAB
hostipaddr2[6] => Add3.IN10
hostipaddr2[7] => EthHeader.DATAB
hostipaddr2[7] => EthHeader.DATAB
hostipaddr2[7] => Add3.IN9
hostipaddr3[0] => EthHeader.DATAB
hostipaddr3[0] => EthHeader.DATAB
hostipaddr3[0] => Add5.IN8
hostipaddr3[1] => EthHeader.DATAB
hostipaddr3[1] => EthHeader.DATAB
hostipaddr3[1] => Add5.IN7
hostipaddr3[2] => EthHeader.DATAB
hostipaddr3[2] => EthHeader.DATAB
hostipaddr3[2] => Add5.IN6
hostipaddr3[3] => EthHeader.DATAB
hostipaddr3[3] => EthHeader.DATAB
hostipaddr3[3] => Add5.IN5
hostipaddr3[4] => EthHeader.DATAB
hostipaddr3[4] => EthHeader.DATAB
hostipaddr3[4] => Add5.IN4
hostipaddr3[5] => EthHeader.DATAB
hostipaddr3[5] => EthHeader.DATAB
hostipaddr3[5] => Add5.IN3
hostipaddr3[6] => EthHeader.DATAB
hostipaddr3[6] => EthHeader.DATAB
hostipaddr3[6] => Add5.IN2
hostipaddr3[7] => EthHeader.DATAB
hostipaddr3[7] => EthHeader.DATAB
hostipaddr3[7] => Add5.IN1
hostipaddr4[0] => EthHeader.DATAB
hostipaddr4[0] => EthHeader.DATAB
hostipaddr4[0] => Add5.IN16
hostipaddr4[1] => EthHeader.DATAB
hostipaddr4[1] => EthHeader.DATAB
hostipaddr4[1] => Add5.IN15
hostipaddr4[2] => EthHeader.DATAB
hostipaddr4[2] => EthHeader.DATAB
hostipaddr4[2] => Add5.IN14
hostipaddr4[3] => EthHeader.DATAB
hostipaddr4[3] => EthHeader.DATAB
hostipaddr4[3] => Add5.IN13
hostipaddr4[4] => EthHeader.DATAB
hostipaddr4[4] => EthHeader.DATAB
hostipaddr4[4] => Add5.IN12
hostipaddr4[5] => EthHeader.DATAB
hostipaddr4[5] => EthHeader.DATAB
hostipaddr4[5] => Add5.IN11
hostipaddr4[6] => EthHeader.DATAB
hostipaddr4[6] => EthHeader.DATAB
hostipaddr4[6] => Add5.IN10
hostipaddr4[7] => EthHeader.DATAB
hostipaddr4[7] => EthHeader.DATAB
hostipaddr4[7] => Add5.IN9
udpsrcport0_1[0] => EthHeader.DATAB
udpsrcport0_1[1] => EthHeader.DATAB
udpsrcport0_1[2] => EthHeader.DATAB
udpsrcport0_1[3] => EthHeader.DATAB
udpsrcport0_1[4] => EthHeader.DATAB
udpsrcport0_1[5] => EthHeader.DATAB
udpsrcport0_1[6] => EthHeader.DATAB
udpsrcport0_1[7] => EthHeader.DATAB
udpsrcport0_2[0] => EthHeader.DATAB
udpsrcport0_2[1] => EthHeader.DATAB
udpsrcport0_2[2] => EthHeader.DATAB
udpsrcport0_2[3] => EthHeader.DATAB
udpsrcport0_2[4] => EthHeader.DATAB
udpsrcport0_2[5] => EthHeader.DATAB
udpsrcport0_2[6] => EthHeader.DATAB
udpsrcport0_2[7] => EthHeader.DATAB
udpdstport0_1[0] => EthHeader.DATAB
udpdstport0_1[1] => EthHeader.DATAB
udpdstport0_1[2] => EthHeader.DATAB
udpdstport0_1[3] => EthHeader.DATAB
udpdstport0_1[4] => EthHeader.DATAB
udpdstport0_1[5] => EthHeader.DATAB
udpdstport0_1[6] => EthHeader.DATAB
udpdstport0_1[7] => EthHeader.DATAB
udpdstport0_2[0] => EthHeader.DATAB
udpdstport0_2[1] => EthHeader.DATAB
udpdstport0_2[2] => EthHeader.DATAB
udpdstport0_2[3] => EthHeader.DATAB
udpdstport0_2[4] => EthHeader.DATAB
udpdstport0_2[5] => EthHeader.DATAB
udpdstport0_2[6] => EthHeader.DATAB
udpdstport0_2[7] => EthHeader.DATAB
udpsrcport1_1[0] => ~NO_FANOUT~
udpsrcport1_1[1] => ~NO_FANOUT~
udpsrcport1_1[2] => ~NO_FANOUT~
udpsrcport1_1[3] => ~NO_FANOUT~
udpsrcport1_1[4] => ~NO_FANOUT~
udpsrcport1_1[5] => ~NO_FANOUT~
udpsrcport1_1[6] => ~NO_FANOUT~
udpsrcport1_1[7] => ~NO_FANOUT~
udpsrcport1_2[0] => ~NO_FANOUT~
udpsrcport1_2[1] => ~NO_FANOUT~
udpsrcport1_2[2] => ~NO_FANOUT~
udpsrcport1_2[3] => ~NO_FANOUT~
udpsrcport1_2[4] => ~NO_FANOUT~
udpsrcport1_2[5] => ~NO_FANOUT~
udpsrcport1_2[6] => ~NO_FANOUT~
udpsrcport1_2[7] => ~NO_FANOUT~
udpdstport1_1[0] => ~NO_FANOUT~
udpdstport1_1[1] => ~NO_FANOUT~
udpdstport1_1[2] => ~NO_FANOUT~
udpdstport1_1[3] => ~NO_FANOUT~
udpdstport1_1[4] => ~NO_FANOUT~
udpdstport1_1[5] => ~NO_FANOUT~
udpdstport1_1[6] => ~NO_FANOUT~
udpdstport1_1[7] => ~NO_FANOUT~
udpdstport1_2[0] => ~NO_FANOUT~
udpdstport1_2[1] => ~NO_FANOUT~
udpdstport1_2[2] => ~NO_FANOUT~
udpdstport1_2[3] => ~NO_FANOUT~
udpdstport1_2[4] => ~NO_FANOUT~
udpdstport1_2[5] => ~NO_FANOUT~
udpdstport1_2[6] => ~NO_FANOUT~
udpdstport1_2[7] => ~NO_FANOUT~
udpsrcport2_1[0] => ~NO_FANOUT~
udpsrcport2_1[1] => ~NO_FANOUT~
udpsrcport2_1[2] => ~NO_FANOUT~
udpsrcport2_1[3] => ~NO_FANOUT~
udpsrcport2_1[4] => ~NO_FANOUT~
udpsrcport2_1[5] => ~NO_FANOUT~
udpsrcport2_1[6] => ~NO_FANOUT~
udpsrcport2_1[7] => ~NO_FANOUT~
udpsrcport2_2[0] => ~NO_FANOUT~
udpsrcport2_2[1] => ~NO_FANOUT~
udpsrcport2_2[2] => ~NO_FANOUT~
udpsrcport2_2[3] => ~NO_FANOUT~
udpsrcport2_2[4] => ~NO_FANOUT~
udpsrcport2_2[5] => ~NO_FANOUT~
udpsrcport2_2[6] => ~NO_FANOUT~
udpsrcport2_2[7] => ~NO_FANOUT~
udpdstport2_1[0] => ~NO_FANOUT~
udpdstport2_1[1] => ~NO_FANOUT~
udpdstport2_1[2] => ~NO_FANOUT~
udpdstport2_1[3] => ~NO_FANOUT~
udpdstport2_1[4] => ~NO_FANOUT~
udpdstport2_1[5] => ~NO_FANOUT~
udpdstport2_1[6] => ~NO_FANOUT~
udpdstport2_1[7] => ~NO_FANOUT~
udpdstport2_2[0] => ~NO_FANOUT~
udpdstport2_2[1] => ~NO_FANOUT~
udpdstport2_2[2] => ~NO_FANOUT~
udpdstport2_2[3] => ~NO_FANOUT~
udpdstport2_2[4] => ~NO_FANOUT~
udpdstport2_2[5] => ~NO_FANOUT~
udpdstport2_2[6] => ~NO_FANOUT~
udpdstport2_2[7] => ~NO_FANOUT~
udpsrcport3_1[0] => ~NO_FANOUT~
udpsrcport3_1[1] => ~NO_FANOUT~
udpsrcport3_1[2] => ~NO_FANOUT~
udpsrcport3_1[3] => ~NO_FANOUT~
udpsrcport3_1[4] => ~NO_FANOUT~
udpsrcport3_1[5] => ~NO_FANOUT~
udpsrcport3_1[6] => ~NO_FANOUT~
udpsrcport3_1[7] => ~NO_FANOUT~
udpsrcport3_2[0] => ~NO_FANOUT~
udpsrcport3_2[1] => ~NO_FANOUT~
udpsrcport3_2[2] => ~NO_FANOUT~
udpsrcport3_2[3] => ~NO_FANOUT~
udpsrcport3_2[4] => ~NO_FANOUT~
udpsrcport3_2[5] => ~NO_FANOUT~
udpsrcport3_2[6] => ~NO_FANOUT~
udpsrcport3_2[7] => ~NO_FANOUT~
udpdstport3_1[0] => ~NO_FANOUT~
udpdstport3_1[1] => ~NO_FANOUT~
udpdstport3_1[2] => ~NO_FANOUT~
udpdstport3_1[3] => ~NO_FANOUT~
udpdstport3_1[4] => ~NO_FANOUT~
udpdstport3_1[5] => ~NO_FANOUT~
udpdstport3_1[6] => ~NO_FANOUT~
udpdstport3_1[7] => ~NO_FANOUT~
udpdstport3_2[0] => ~NO_FANOUT~
udpdstport3_2[1] => ~NO_FANOUT~
udpdstport3_2[2] => ~NO_FANOUT~
udpdstport3_2[3] => ~NO_FANOUT~
udpdstport3_2[4] => ~NO_FANOUT~
udpdstport3_2[5] => ~NO_FANOUT~
udpdstport3_2[6] => ~NO_FANOUT~
udpdstport3_2[7] => ~NO_FANOUT~
pingrdaddr[0] <= pingaddr[0].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[1] <= pingaddr[1].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[2] <= pingaddr[2].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[3] <= pingaddr[3].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[4] <= pingaddr[4].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[5] <= pingaddr[5].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[6] <= pingaddr[6].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[7] <= pingaddr[7].DB_MAX_OUTPUT_PORT_TYPE
pingrdaddr[8] <= pingaddr[8].DB_MAX_OUTPUT_PORT_TYPE
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => byte_count.DATAB
pingrddata[0] => byte_count.DATAB
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => tmpfcs.IN1
pingrddata[0] => Add17.IN15
pingrddata[0] => Selector7.IN9
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => byte_count.DATAB
pingrddata[1] => byte_count.DATAB
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => tmpfcs.IN1
pingrddata[1] => Add17.IN14
pingrddata[1] => Selector6.IN9
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => tmpfcs.IN1
pingrddata[2] => byte_count.DATAB
pingrddata[2] => byte_count.DATAB
pingrddata[2] => Add17.IN13
pingrddata[2] => Selector5.IN9
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => tmpfcs.IN1
pingrddata[3] => byte_count.DATAB
pingrddata[3] => byte_count.DATAB
pingrddata[3] => Add16.IN10
pingrddata[3] => Add17.IN12
pingrddata[3] => Selector4.IN10
pingrddata[3] => Equal6.IN4
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => tmpfcs.IN1
pingrddata[4] => byte_count.DATAB
pingrddata[4] => byte_count.DATAB
pingrddata[4] => Add16.IN9
pingrddata[4] => Add17.IN11
pingrddata[4] => Selector3.IN10
pingrddata[4] => Equal6.IN3
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => tmpfcs.IN1
pingrddata[5] => byte_count.DATAB
pingrddata[5] => byte_count.DATAB
pingrddata[5] => Add16.IN8
pingrddata[5] => Add17.IN10
pingrddata[5] => Selector2.IN10
pingrddata[5] => Equal6.IN2
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => tmpfcs.IN1
pingrddata[6] => byte_count.DATAB
pingrddata[6] => byte_count.DATAB
pingrddata[6] => Add16.IN7
pingrddata[6] => Add17.IN9
pingrddata[6] => Selector1.IN10
pingrddata[6] => Equal6.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => tmpfcs.IN1
pingrddata[7] => byte_count.DATAB
pingrddata[7] => byte_count.DATAB
pingrddata[7] => Add16.IN6
pingrddata[7] => Add17.IN8
pingrddata[7] => Selector0.IN10
pingrddata[7] => Equal6.IN0
rxaddrvalid => rxaddrvalid_sync1.DATAB
replyping => replyping_sync1.DATAB
replyarp => replyarp_sync1.DATAB
gmii_txd[0] <= gmii_txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en <= tx_en.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_er <= gmii_tx_er~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_col => gmii_col_reg.DATAB
gmii_crs => gmii_crs_reg.DATAB


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWMAC:u_MWMAC|mwpingram:u_mwpingram
txclk => MWDPRAM:dpram_1.clkB
txclk_en => MWDPRAM:dpram_1.enbB
rxclk => MWDPRAM:dpram_1.clkA
pingrdaddr[0] => MWDPRAM:dpram_1.rd_addrB[0]
pingrdaddr[1] => MWDPRAM:dpram_1.rd_addrB[1]
pingrdaddr[2] => MWDPRAM:dpram_1.rd_addrB[2]
pingrdaddr[3] => MWDPRAM:dpram_1.rd_addrB[3]
pingrdaddr[4] => MWDPRAM:dpram_1.rd_addrB[4]
pingrdaddr[5] => MWDPRAM:dpram_1.rd_addrB[5]
pingrdaddr[6] => MWDPRAM:dpram_1.rd_addrB[6]
pingrdaddr[7] => MWDPRAM:dpram_1.rd_addrB[7]
pingrdaddr[8] => MWDPRAM:dpram_1.rd_addrB[8]
pingrddata[0] <= MWDPRAM:dpram_1.rd_doutB[0]
pingrddata[1] <= MWDPRAM:dpram_1.rd_doutB[1]
pingrddata[2] <= MWDPRAM:dpram_1.rd_doutB[2]
pingrddata[3] <= MWDPRAM:dpram_1.rd_doutB[3]
pingrddata[4] <= MWDPRAM:dpram_1.rd_doutB[4]
pingrddata[5] <= MWDPRAM:dpram_1.rd_doutB[5]
pingrddata[6] <= MWDPRAM:dpram_1.rd_doutB[6]
pingrddata[7] <= MWDPRAM:dpram_1.rd_doutB[7]
pingwraddr[0] => MWDPRAM:dpram_1.wr_addrA[0]
pingwraddr[1] => MWDPRAM:dpram_1.wr_addrA[1]
pingwraddr[2] => MWDPRAM:dpram_1.wr_addrA[2]
pingwraddr[3] => MWDPRAM:dpram_1.wr_addrA[3]
pingwraddr[4] => MWDPRAM:dpram_1.wr_addrA[4]
pingwraddr[5] => MWDPRAM:dpram_1.wr_addrA[5]
pingwraddr[6] => MWDPRAM:dpram_1.wr_addrA[6]
pingwraddr[7] => MWDPRAM:dpram_1.wr_addrA[7]
pingwraddr[8] => MWDPRAM:dpram_1.wr_addrA[8]
pingwrdata[0] => MWDPRAM:dpram_1.wr_dinA[0]
pingwrdata[1] => MWDPRAM:dpram_1.wr_dinA[1]
pingwrdata[2] => MWDPRAM:dpram_1.wr_dinA[2]
pingwrdata[3] => MWDPRAM:dpram_1.wr_dinA[3]
pingwrdata[4] => MWDPRAM:dpram_1.wr_dinA[4]
pingwrdata[5] => MWDPRAM:dpram_1.wr_dinA[5]
pingwrdata[6] => MWDPRAM:dpram_1.wr_dinA[6]
pingwrdata[7] => MWDPRAM:dpram_1.wr_dinA[7]
pingwren => MWDPRAM:dpram_1.wr_enA


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWMAC:u_MWMAC|mwpingram:u_mwpingram|MWDPRAM:dpram_1
clkA => memory~17.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~16.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~15.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~14.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~13.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~12.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~11.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~10.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~9.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_addrA[0] => memory~8.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~7.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~6.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~5.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~4.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~3.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~2.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~1.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~0.DATAIN
wr_addrA[8] => memory.WADDR8
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc
rxclk => FILUDPCRC:u_FILUDPCRC.clk
rxclk => FILPktMUX:u_FILPktMUX.clk
rxclk => FILCmdProc:u_FILCmdProc.rxclk
rxclk => FILDataProc:u_FILDataProc.rxclk
rxclk_en => FILUDPCRC:u_FILUDPCRC.clk_en
RxData[0] => FILUDPCRC:u_FILUDPCRC.dataIn[0]
RxData[1] => FILUDPCRC:u_FILUDPCRC.dataIn[1]
RxData[2] => FILUDPCRC:u_FILUDPCRC.dataIn[2]
RxData[3] => FILUDPCRC:u_FILUDPCRC.dataIn[3]
RxData[4] => FILUDPCRC:u_FILUDPCRC.dataIn[4]
RxData[5] => FILUDPCRC:u_FILUDPCRC.dataIn[5]
RxData[6] => FILUDPCRC:u_FILUDPCRC.dataIn[6]
RxData[7] => FILUDPCRC:u_FILUDPCRC.dataIn[7]
RxDataValid => FILUDPCRC:u_FILUDPCRC.dataVldIn
RxEOP => FILUDPCRC:u_FILUDPCRC.EOPIn
RxCRCOK => FILUDPCRC:u_FILUDPCRC.CRCOK
RxCRCBad => FILUDPCRC:u_FILUDPCRC.CRCBad
RxDstPort[0] => ~NO_FANOUT~
RxDstPort[1] => ~NO_FANOUT~
RxReset <= FILCmdProc:u_FILCmdProc.rxrst
txclk => FILCmdProc:u_FILCmdProc.txclk
txclk => FILDataProc:u_FILDataProc.txclk
txclk => MWUDPPKTBuilder:u_MWUDPPKTBuilder.clk
txclk_en => MWUDPPKTBuilder:u_MWUDPPKTBuilder.clk_en
TxData[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[0]
TxData[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[1]
TxData[2] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[2]
TxData[3] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[3]
TxData[4] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[4]
TxData[5] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[5]
TxData[6] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[6]
TxData[7] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[7]
TxDataValid <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktDataVld
TxEOP <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.txRequest
TxDataLength[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[0]
TxDataLength[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[1]
TxDataLength[2] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[2]
TxDataLength[3] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[3]
TxDataLength[4] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[4]
TxDataLength[5] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[5]
TxDataLength[6] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[6]
TxDataLength[7] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[7]
TxDataLength[8] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[8]
TxDataLength[9] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[9]
TxDataLength[10] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[10]
TxDataLength[11] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[11]
TxDataLength[12] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[12]
TxSrcPort[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktPort[0]
TxSrcPort[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktPort[1]
TxReady => MWUDPPKTBuilder:u_MWUDPPKTBuilder.txReady
TxReset <= FILCmdProc:u_FILCmdProc.txrst
clk => FILCmdProc:u_FILCmdProc.dutclk
clk => FILDataProc:u_FILDataProc.dutclk
rst => FILCmdProc:u_FILCmdProc.reset
dut_rst <= FILCmdProc:u_FILCmdProc.dutrst
dut_din[0] <= FILDataProc:u_FILDataProc.dut_din[0]
dut_din[1] <= FILDataProc:u_FILDataProc.dut_din[1]
dut_din[2] <= FILDataProc:u_FILDataProc.dut_din[2]
dut_din[3] <= FILDataProc:u_FILDataProc.dut_din[3]
dut_din[4] <= FILDataProc:u_FILDataProc.dut_din[4]
dut_din[5] <= FILDataProc:u_FILDataProc.dut_din[5]
dut_din[6] <= FILDataProc:u_FILDataProc.dut_din[6]
dut_din[7] <= FILDataProc:u_FILDataProc.dut_din[7]
dut_dinvld <= FILDataProc:u_FILDataProc.dut_dinvld
dut_dinrdy => FILDataProc:u_FILDataProc.dut_dinrdy
simcycle[0] <= FILDataProc:u_FILDataProc.simcycle[0]
simcycle[1] <= FILDataProc:u_FILDataProc.simcycle[1]
simcycle[2] <= FILDataProc:u_FILDataProc.simcycle[2]
simcycle[3] <= FILDataProc:u_FILDataProc.simcycle[3]
simcycle[4] <= FILDataProc:u_FILDataProc.simcycle[4]
simcycle[5] <= FILDataProc:u_FILDataProc.simcycle[5]
simcycle[6] <= FILDataProc:u_FILDataProc.simcycle[6]
simcycle[7] <= FILDataProc:u_FILDataProc.simcycle[7]
simcycle[8] <= FILDataProc:u_FILDataProc.simcycle[8]
simcycle[9] <= FILDataProc:u_FILDataProc.simcycle[9]
simcycle[10] <= FILDataProc:u_FILDataProc.simcycle[10]
simcycle[11] <= FILDataProc:u_FILDataProc.simcycle[11]
simcycle[12] <= FILDataProc:u_FILDataProc.simcycle[12]
simcycle[13] <= FILDataProc:u_FILDataProc.simcycle[13]
simcycle[14] <= FILDataProc:u_FILDataProc.simcycle[14]
simcycle[15] <= FILDataProc:u_FILDataProc.simcycle[15]
dut_dout[0] => FILDataProc:u_FILDataProc.dut_dout[0]
dut_dout[1] => FILDataProc:u_FILDataProc.dut_dout[1]
dut_dout[2] => FILDataProc:u_FILDataProc.dut_dout[2]
dut_dout[3] => FILDataProc:u_FILDataProc.dut_dout[3]
dut_dout[4] => FILDataProc:u_FILDataProc.dut_dout[4]
dut_dout[5] => FILDataProc:u_FILDataProc.dut_dout[5]
dut_dout[6] => FILDataProc:u_FILDataProc.dut_dout[6]
dut_dout[7] => FILDataProc:u_FILDataProc.dut_dout[7]
dut_doutvld => FILDataProc:u_FILDataProc.dut_doutvld
dut_doutrdy <= FILDataProc:u_FILDataProc.dut_doutrdy


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC
clk => MWDPRAM:u_MWDPRAM.clkA
clk => rdDataVld.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => rdAddr[5].CLK
clk => rdAddr[6].CLK
clk => rdAddr[7].CLK
clk => rdAddr[8].CLK
clk => rdAddr[9].CLK
clk => rdAddr[10].CLK
clk => wrAddrLast[0].CLK
clk => wrAddrLast[1].CLK
clk => wrAddrLast[2].CLK
clk => wrAddrLast[3].CLK
clk => wrAddrLast[4].CLK
clk => wrAddrLast[5].CLK
clk => wrAddrLast[6].CLK
clk => wrAddrLast[7].CLK
clk => wrAddrLast[8].CLK
clk => wrAddrLast[9].CLK
clk => wrAddrLast[10].CLK
clk => wrAddrFirst[0].CLK
clk => wrAddrFirst[1].CLK
clk => wrAddrFirst[2].CLK
clk => wrAddrFirst[3].CLK
clk => wrAddrFirst[4].CLK
clk => wrAddrFirst[5].CLK
clk => wrAddrFirst[6].CLK
clk => wrAddrFirst[7].CLK
clk => wrAddrFirst[8].CLK
clk => wrAddrFirst[9].CLK
clk => wrAddrFirst[10].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => wrAddr[5].CLK
clk => wrAddr[6].CLK
clk => wrAddr[7].CLK
clk => wrAddr[8].CLK
clk => wrAddr[9].CLK
clk => wrAddr[10].CLK
clk => dataVldIn_d.CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => wrState~4.DATAIN
clk_en => dataVldIn_l.IN0
reset => wrState.OUTPUTSELECT
reset => wrState.OUTPUTSELECT
reset => wrState.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdDataVld.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => dataVldIn_l.IN1
EOPIn => wrState.OUTPUTSELECT
EOPIn => wrState.OUTPUTSELECT
EOPIn => wrState.OUTPUTSELECT
EOPIn => MWDPRAM:u_MWDPRAM.wr_dinA[8]
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= rdDataVld.DB_MAX_OUTPUT_PORT_TYPE
EOPOut <= MWDPRAM:u_MWDPRAM.rd_doutB[8]


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM
clkA => memory~20.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~19.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~18.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~17.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~16.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~15.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~14.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~13.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~12.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~11.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX
clk => cmdEOPOut~reg0.CLK
clk => cmdVldOut~reg0.CLK
clk => cmdOut[0]~reg0.CLK
clk => cmdOut[1]~reg0.CLK
clk => cmdOut[2]~reg0.CLK
clk => cmdOut[3]~reg0.CLK
clk => cmdOut[4]~reg0.CLK
clk => cmdOut[5]~reg0.CLK
clk => cmdOut[6]~reg0.CLK
clk => cmdOut[7]~reg0.CLK
clk => dataEOPOut~reg0.CLK
clk => dataVldOut~reg0.CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => state~4.DATAIN
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => dataEOPOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdVldOut.OUTPUTSELECT
reset => cmdEOPOut.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
dataIn[0] => dataOut.DATAA
dataIn[0] => cmdOut.DATAB
dataIn[0] => Selector7.IN2
dataIn[0] => Selector17.IN2
dataIn[1] => dataOut.DATAA
dataIn[1] => cmdOut.DATAB
dataIn[1] => Selector6.IN2
dataIn[1] => Selector16.IN2
dataIn[2] => dataOut.DATAA
dataIn[2] => cmdOut.DATAB
dataIn[2] => Selector5.IN2
dataIn[2] => Selector15.IN2
dataIn[3] => dataOut.DATAA
dataIn[3] => cmdOut.DATAB
dataIn[3] => Selector4.IN2
dataIn[3] => Selector14.IN2
dataIn[4] => dataOut.DATAA
dataIn[4] => cmdOut.DATAB
dataIn[4] => Selector3.IN2
dataIn[4] => Selector13.IN2
dataIn[4] => Equal0.IN2
dataIn[5] => dataOut.DATAA
dataIn[5] => cmdOut.DATAB
dataIn[5] => Selector2.IN2
dataIn[5] => Selector12.IN2
dataIn[5] => Equal0.IN1
dataIn[6] => dataOut.DATAA
dataIn[6] => cmdOut.DATAB
dataIn[6] => Selector1.IN2
dataIn[6] => Selector11.IN2
dataIn[6] => Equal0.IN0
dataIn[7] => dataOut.DATAA
dataIn[7] => cmdOut.DATAB
dataIn[7] => Selector0.IN2
dataIn[7] => Selector10.IN2
dataIn[7] => Equal0.IN3
dataVldIn => dataVldOut.DATAA
dataVldIn => cmdVldOut.DATAB
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataVldOut.OUTPUTSELECT
dataVldIn => dataEOPOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdVldOut.OUTPUTSELECT
dataVldIn => cmdEOPOut.OUTPUTSELECT
dataVldIn => state.OUTPUTSELECT
dataVldIn => state.OUTPUTSELECT
dataVldIn => process_0.IN0
dataVldIn => Selector8.IN2
dataVldIn => Selector18.IN2
dataVldIn => Selector20.IN0
EOPIn => dataEOPOut.DATAA
EOPIn => cmdEOPOut.DATAB
EOPIn => process_0.IN1
EOPIn => Selector9.IN2
EOPIn => Selector19.IN2
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataEOPOut <= dataEOPOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[0] <= cmdOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[1] <= cmdOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[2] <= cmdOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[3] <= cmdOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[4] <= cmdOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[5] <= cmdOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[6] <= cmdOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[7] <= cmdOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdVldOut <= cmdVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdEOPOut <= cmdEOPOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc
rxclk => rxrst_int.CLK
rxclk => rxrst_s.CLK
rxclk => fpga_rst_reg[0].CLK
rxclk => fpga_rst_reg[1].CLK
rxclk => fpga_rst_reg[2].CLK
rxclk => fpga_rst_reg[3].CLK
rxclk => fpga_rst_reg[4].CLK
rxclk => fpga_rst_reg[5].CLK
rxclk => fpga_rst_reg[6].CLK
rxclk => fpga_rst_reg[7].CLK
rxclk => fpga_rst_reg[8].CLK
rxclk => fpga_rst_reg[9].CLK
rxclk => fpga_rst_reg[10].CLK
rxclk => fpga_rst_reg[11].CLK
rxclk => fpga_rst_reg[12].CLK
rxclk => fpga_rst_reg[13].CLK
rxclk => fpga_rst_reg[14].CLK
rxclk => fpga_rst_reg[15].CLK
rxclk => dut_rst_reg[0].CLK
rxclk => dut_rst_reg[1].CLK
rxclk => dut_rst_reg[2].CLK
rxclk => dut_rst_reg[3].CLK
rxclk => dut_rst_reg[4].CLK
rxclk => dut_rst_reg[5].CLK
rxclk => dut_rst_reg[6].CLK
rxclk => dut_rst_reg[7].CLK
rxclk => dut_rst_reg[8].CLK
rxclk => dut_rst_reg[9].CLK
rxclk => dut_rst_reg[10].CLK
rxclk => dut_rst_reg[11].CLK
rxclk => dut_rst_reg[12].CLK
rxclk => dut_rst_reg[13].CLK
rxclk => dut_rst_reg[14].CLK
rxclk => dut_rst_reg[15].CLK
rxclk => get_ver_reg[0].CLK
rxclk => get_ver_reg[1].CLK
rxclk => get_ver_reg[2].CLK
rxclk => get_ver_reg[3].CLK
rxclk => cmd_state.CLK
rxclk => cmdVldReg.CLK
rxclk => cmdReg[0].CLK
rxclk => cmdReg[1].CLK
rxclk => cmdReg[2].CLK
rxclk => cmdReg[3].CLK
rxclk => cmdReg[4].CLK
rxclk => cmdReg[5].CLK
rxclk => cmdReg[6].CLK
rxclk => cmdReg[7].CLK
txclk => txrst_int.CLK
txclk => txrst_s.CLK
txclk => get_ver_s3.CLK
txclk => get_ver_s2.CLK
txclk => get_ver_s1.CLK
txclk => statusEOP~reg0.CLK
txclk => statusVld~reg0.CLK
txclk => status[0]~reg0.CLK
txclk => status[1]~reg0.CLK
txclk => status[2]~reg0.CLK
txclk => status[3]~reg0.CLK
txclk => status[4]~reg0.CLK
txclk => status[5]~reg0.CLK
txclk => status[6]~reg0.CLK
txclk => status[7]~reg0.CLK
txclk => status_state~11.DATAIN
dutclk => dutrst~reg0.CLK
dutclk => dutrst_s.CLK
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => dutrst_s.IN1
reset => rxrst_s.IN1
cmd[0] => cmdReg.DATAB
cmd[1] => cmdReg.DATAB
cmd[2] => cmdReg.DATAB
cmd[3] => cmdReg.DATAB
cmd[4] => cmdReg.DATAB
cmd[5] => cmdReg.DATAB
cmd[6] => cmdReg.DATAB
cmd[7] => cmdReg.DATAB
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => process_0.IN0
cmdVld => cmdVldReg.DATAB
cmdVld => cmd_state.DATAB
cmdEOP => process_0.IN1
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
statusVld <= statusVld~reg0.DB_MAX_OUTPUT_PORT_TYPE
statusEOP <= statusEOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxrst <= rxrst_int.DB_MAX_OUTPUT_PORT_TYPE
txrst <= txrst_int.DB_MAX_OUTPUT_PORT_TYPE
dutrst <= dutrst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc
rxclk => MWAsyncFIFO:u_rxFIFO.data_in_clk
txclk => MWAsyncFIFO:u_txFIFO.data_out_clk
dutclk => MWAsyncFIFO:u_rxFIFO.data_out_clk
dutclk => dut_doutvld_reg.CLK
dutclk => dut_dout_reg[0].CLK
dutclk => dut_dout_reg[1].CLK
dutclk => dut_dout_reg[2].CLK
dutclk => dut_dout_reg[3].CLK
dutclk => dut_dout_reg[4].CLK
dutclk => dut_dout_reg[5].CLK
dutclk => dut_dout_reg[6].CLK
dutclk => dut_dout_reg[7].CLK
dutclk => dut_doutrdy~reg0.CLK
dutclk => tx_cnt[0].CLK
dutclk => tx_cnt[1].CLK
dutclk => tx_cnt[2].CLK
dutclk => tx_cnt[3].CLK
dutclk => tx_cnt[4].CLK
dutclk => tx_cnt[5].CLK
dutclk => tx_cnt[6].CLK
dutclk => tx_cnt[7].CLK
dutclk => tx_cnt[8].CLK
dutclk => tx_cnt[9].CLK
dutclk => tx_cnt[10].CLK
dutclk => tx_cnt[11].CLK
dutclk => tx_cnt[12].CLK
dutclk => tx_cnt[13].CLK
dutclk => tx_cnt[14].CLK
dutclk => tx_cnt[15].CLK
dutclk => tx_dlen_actual[0].CLK
dutclk => tx_dlen_actual[1].CLK
dutclk => tx_dlen_actual[2].CLK
dutclk => tx_dlen_actual[3].CLK
dutclk => tx_dlen_actual[4].CLK
dutclk => tx_dlen_actual[5].CLK
dutclk => tx_dlen_actual[6].CLK
dutclk => tx_dlen_actual[7].CLK
dutclk => tx_dlen_actual[8].CLK
dutclk => tx_dlen_actual[9].CLK
dutclk => tx_dlen_actual[10].CLK
dutclk => tx_dlen_actual[11].CLK
dutclk => tx_dlen_actual[12].CLK
dutclk => tx_dlen_actual[13].CLK
dutclk => tx_dlen_actual[14].CLK
dutclk => tx_dlen_actual[15].CLK
dutclk => txfifo_din_vld.CLK
dutclk => txfifo_din[0].CLK
dutclk => txfifo_din[1].CLK
dutclk => txfifo_din[2].CLK
dutclk => txfifo_din[3].CLK
dutclk => txfifo_din[4].CLK
dutclk => txfifo_din[5].CLK
dutclk => txfifo_din[6].CLK
dutclk => txfifo_din[7].CLK
dutclk => txfifo_din[8].CLK
dutclk => tx_done.CLK
dutclk => skip_RX_HEADER_1.CLK
dutclk => tx_dlen_rdy.CLK
dutclk => tx_dlen_low[0].CLK
dutclk => tx_dlen_low[1].CLK
dutclk => tx_dlen_low[2].CLK
dutclk => tx_dlen_low[3].CLK
dutclk => tx_dlen_low[4].CLK
dutclk => tx_dlen_low[5].CLK
dutclk => tx_dlen_low[6].CLK
dutclk => tx_dlen_low[7].CLK
dutclk => tx_dlen[0].CLK
dutclk => tx_dlen[1].CLK
dutclk => tx_dlen[2].CLK
dutclk => tx_dlen[3].CLK
dutclk => tx_dlen[4].CLK
dutclk => tx_dlen[5].CLK
dutclk => tx_dlen[6].CLK
dutclk => tx_dlen[7].CLK
dutclk => tx_dlen[8].CLK
dutclk => tx_dlen[9].CLK
dutclk => tx_dlen[10].CLK
dutclk => tx_dlen[11].CLK
dutclk => tx_dlen[12].CLK
dutclk => tx_dlen[13].CLK
dutclk => tx_dlen[14].CLK
dutclk => tx_dlen[15].CLK
dutclk => rxfifo_dout_rdy.CLK
dutclk => simcycle_low[0].CLK
dutclk => simcycle_low[1].CLK
dutclk => simcycle_low[2].CLK
dutclk => simcycle_low[3].CLK
dutclk => simcycle_low[4].CLK
dutclk => simcycle_low[5].CLK
dutclk => simcycle_low[6].CLK
dutclk => simcycle_low[7].CLK
dutclk => simcycle[0]~reg0.CLK
dutclk => simcycle[1]~reg0.CLK
dutclk => simcycle[2]~reg0.CLK
dutclk => simcycle[3]~reg0.CLK
dutclk => simcycle[4]~reg0.CLK
dutclk => simcycle[5]~reg0.CLK
dutclk => simcycle[6]~reg0.CLK
dutclk => simcycle[7]~reg0.CLK
dutclk => simcycle[8]~reg0.CLK
dutclk => simcycle[9]~reg0.CLK
dutclk => simcycle[10]~reg0.CLK
dutclk => simcycle[11]~reg0.CLK
dutclk => simcycle[12]~reg0.CLK
dutclk => simcycle[13]~reg0.CLK
dutclk => simcycle[14]~reg0.CLK
dutclk => simcycle[15]~reg0.CLK
dutclk => dut_dinvld~reg0.CLK
dutclk => dut_din[0]~reg0.CLK
dutclk => dut_din[1]~reg0.CLK
dutclk => dut_din[2]~reg0.CLK
dutclk => dut_din[3]~reg0.CLK
dutclk => dut_din[4]~reg0.CLK
dutclk => dut_din[5]~reg0.CLK
dutclk => dut_din[6]~reg0.CLK
dutclk => dut_din[7]~reg0.CLK
dutclk => MWAsyncFIFO:u_txFIFO.data_in_clk
dutclk => tx_state~4.DATAIN
dutclk => rx_state~9.DATAIN
rxrst => ~NO_FANOUT~
txrst => ~NO_FANOUT~
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_dinvld.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => rxfifo_dout_rdy.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_rdy.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => skip_RX_HEADER_1.OUTPUTSELECT
dutrst => tx_done.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din_vld.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => dut_doutrdy.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_doutvld_reg.OUTPUTSELECT
dutrst => MWAsyncFIFO:u_rxFIFO.data_rst
dutrst => MWAsyncFIFO:u_txFIFO.data_rst
rxdata[0] => MWAsyncFIFO:u_rxFIFO.data_in[0]
rxdata[1] => MWAsyncFIFO:u_rxFIFO.data_in[1]
rxdata[2] => MWAsyncFIFO:u_rxFIFO.data_in[2]
rxdata[3] => MWAsyncFIFO:u_rxFIFO.data_in[3]
rxdata[4] => MWAsyncFIFO:u_rxFIFO.data_in[4]
rxdata[5] => MWAsyncFIFO:u_rxFIFO.data_in[5]
rxdata[6] => MWAsyncFIFO:u_rxFIFO.data_in[6]
rxdata[7] => MWAsyncFIFO:u_rxFIFO.data_in[7]
rxvld => MWAsyncFIFO:u_rxFIFO.data_in_vld
rxeop => MWAsyncFIFO:u_rxFIFO.data_in[8]
txdata[0] <= MWAsyncFIFO:u_txFIFO.data_out[0]
txdata[1] <= MWAsyncFIFO:u_txFIFO.data_out[1]
txdata[2] <= MWAsyncFIFO:u_txFIFO.data_out[2]
txdata[3] <= MWAsyncFIFO:u_txFIFO.data_out[3]
txdata[4] <= MWAsyncFIFO:u_txFIFO.data_out[4]
txdata[5] <= MWAsyncFIFO:u_txFIFO.data_out[5]
txdata[6] <= MWAsyncFIFO:u_txFIFO.data_out[6]
txdata[7] <= MWAsyncFIFO:u_txFIFO.data_out[7]
txvld <= MWAsyncFIFO:u_txFIFO.data_out_vld
txeop <= MWAsyncFIFO:u_txFIFO.data_out[8]
txrdy => MWAsyncFIFO:u_txFIFO.data_out_en
dut_din[0] <= dut_din[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[1] <= dut_din[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[2] <= dut_din[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[3] <= dut_din[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[4] <= dut_din[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[5] <= dut_din[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[6] <= dut_din[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[7] <= dut_din[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dinvld <= dut_dinvld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dinrdy => rxfifo_dout_rdy.DATAB
dut_dinrdy => rxfifo_dout_rdy.DATAA
dut_dinrdy => Selector9.IN4
simcycle[0] <= simcycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[1] <= simcycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[2] <= simcycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[3] <= simcycle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[4] <= simcycle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[5] <= simcycle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[6] <= simcycle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[7] <= simcycle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[8] <= simcycle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[9] <= simcycle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[10] <= simcycle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[11] <= simcycle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[12] <= simcycle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[13] <= simcycle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[14] <= simcycle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[15] <= simcycle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dout[0] => txfifo_din.DATAB
dut_dout[0] => Selector47.IN1
dut_dout[1] => txfifo_din.DATAB
dut_dout[1] => Selector46.IN1
dut_dout[2] => txfifo_din.DATAB
dut_dout[2] => Selector45.IN1
dut_dout[3] => txfifo_din.DATAB
dut_dout[3] => Selector44.IN1
dut_dout[4] => txfifo_din.DATAB
dut_dout[4] => Selector43.IN1
dut_dout[5] => txfifo_din.DATAB
dut_dout[5] => Selector42.IN1
dut_dout[6] => txfifo_din.DATAB
dut_dout[6] => Selector41.IN1
dut_dout[7] => txfifo_din.DATAB
dut_dout[7] => Selector40.IN1
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din_vld.DATAA
dut_doutvld => tx_done.OUTPUTSELECT
dut_doutvld => dut_doutrdy.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => Selector48.IN1
dut_doutrdy <= dut_doutrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO
data_in_clk => MWDPRAM:dpram.clkA
data_in_clk => full.CLK
data_in_clk => wr_addr_gray[0].CLK
data_in_clk => wr_addr_gray[1].CLK
data_in_clk => wr_addr_gray[2].CLK
data_in_clk => wr_addr_gray[3].CLK
data_in_clk => wr_addr_gray[4].CLK
data_in_clk => wr_addr_gray[5].CLK
data_in_clk => wr_addr_gray[6].CLK
data_in_clk => wr_addr_gray[7].CLK
data_in_clk => wr_addr_gray[8].CLK
data_in_clk => wr_addr_gray[9].CLK
data_in_clk => wr_addr_gray[10].CLK
data_in_clk => wr_addr_gray[11].CLK
data_in_clk => wr_addr_gray[12].CLK
data_in_clk => wr_addr_bin[0].CLK
data_in_clk => wr_addr_bin[1].CLK
data_in_clk => wr_addr_bin[2].CLK
data_in_clk => wr_addr_bin[3].CLK
data_in_clk => wr_addr_bin[4].CLK
data_in_clk => wr_addr_bin[5].CLK
data_in_clk => wr_addr_bin[6].CLK
data_in_clk => wr_addr_bin[7].CLK
data_in_clk => wr_addr_bin[8].CLK
data_in_clk => wr_addr_bin[9].CLK
data_in_clk => wr_addr_bin[10].CLK
data_in_clk => wr_addr_bin[11].CLK
data_in_clk => wr_addr_bin[12].CLK
data_in_clk => rd_addr_gray_sync2[0].CLK
data_in_clk => rd_addr_gray_sync2[1].CLK
data_in_clk => rd_addr_gray_sync2[2].CLK
data_in_clk => rd_addr_gray_sync2[3].CLK
data_in_clk => rd_addr_gray_sync2[4].CLK
data_in_clk => rd_addr_gray_sync2[5].CLK
data_in_clk => rd_addr_gray_sync2[6].CLK
data_in_clk => rd_addr_gray_sync2[7].CLK
data_in_clk => rd_addr_gray_sync2[8].CLK
data_in_clk => rd_addr_gray_sync2[9].CLK
data_in_clk => rd_addr_gray_sync2[10].CLK
data_in_clk => rd_addr_gray_sync2[11].CLK
data_in_clk => rd_addr_gray_sync2[12].CLK
data_in_clk => rd_addr_gray_sync1[0].CLK
data_in_clk => rd_addr_gray_sync1[1].CLK
data_in_clk => rd_addr_gray_sync1[2].CLK
data_in_clk => rd_addr_gray_sync1[3].CLK
data_in_clk => rd_addr_gray_sync1[4].CLK
data_in_clk => rd_addr_gray_sync1[5].CLK
data_in_clk => rd_addr_gray_sync1[6].CLK
data_in_clk => rd_addr_gray_sync1[7].CLK
data_in_clk => rd_addr_gray_sync1[8].CLK
data_in_clk => rd_addr_gray_sync1[9].CLK
data_in_clk => rd_addr_gray_sync1[10].CLK
data_in_clk => rd_addr_gray_sync1[11].CLK
data_in_clk => rd_addr_gray_sync1[12].CLK
data_in_clk => rst_clkin_sync2.CLK
data_in_clk => rst_clkin_sync1.CLK
data_in[0] => MWDPRAM:dpram.wr_dinA[0]
data_in[1] => MWDPRAM:dpram.wr_dinA[1]
data_in[2] => MWDPRAM:dpram.wr_dinA[2]
data_in[3] => MWDPRAM:dpram.wr_dinA[3]
data_in[4] => MWDPRAM:dpram.wr_dinA[4]
data_in[5] => MWDPRAM:dpram.wr_dinA[5]
data_in[6] => MWDPRAM:dpram.wr_dinA[6]
data_in[7] => MWDPRAM:dpram.wr_dinA[7]
data_in[8] => MWDPRAM:dpram.wr_dinA[8]
data_in_vld => wr_addr_bin_next.IN1
data_in_vld => MWDPRAM:dpram.enbA
data_out_clk => MWDPRAM:dpram.clkB
data_out_clk => dvld.CLK
data_out_clk => empty.CLK
data_out_clk => rd_addr_gray[0].CLK
data_out_clk => rd_addr_gray[1].CLK
data_out_clk => rd_addr_gray[2].CLK
data_out_clk => rd_addr_gray[3].CLK
data_out_clk => rd_addr_gray[4].CLK
data_out_clk => rd_addr_gray[5].CLK
data_out_clk => rd_addr_gray[6].CLK
data_out_clk => rd_addr_gray[7].CLK
data_out_clk => rd_addr_gray[8].CLK
data_out_clk => rd_addr_gray[9].CLK
data_out_clk => rd_addr_gray[10].CLK
data_out_clk => rd_addr_gray[11].CLK
data_out_clk => rd_addr_gray[12].CLK
data_out_clk => rd_addr_bin[0].CLK
data_out_clk => rd_addr_bin[1].CLK
data_out_clk => rd_addr_bin[2].CLK
data_out_clk => rd_addr_bin[3].CLK
data_out_clk => rd_addr_bin[4].CLK
data_out_clk => rd_addr_bin[5].CLK
data_out_clk => rd_addr_bin[6].CLK
data_out_clk => rd_addr_bin[7].CLK
data_out_clk => rd_addr_bin[8].CLK
data_out_clk => rd_addr_bin[9].CLK
data_out_clk => rd_addr_bin[10].CLK
data_out_clk => rd_addr_bin[11].CLK
data_out_clk => rd_addr_bin[12].CLK
data_out_clk => wr_addr_gray_sync1[0].CLK
data_out_clk => wr_addr_gray_sync1[1].CLK
data_out_clk => wr_addr_gray_sync1[2].CLK
data_out_clk => wr_addr_gray_sync1[3].CLK
data_out_clk => wr_addr_gray_sync1[4].CLK
data_out_clk => wr_addr_gray_sync1[5].CLK
data_out_clk => wr_addr_gray_sync1[6].CLK
data_out_clk => wr_addr_gray_sync1[7].CLK
data_out_clk => wr_addr_gray_sync1[8].CLK
data_out_clk => wr_addr_gray_sync1[9].CLK
data_out_clk => wr_addr_gray_sync1[10].CLK
data_out_clk => wr_addr_gray_sync1[11].CLK
data_out_clk => wr_addr_gray_sync1[12].CLK
data_out_clk => wr_addr_gray_sync2[0].CLK
data_out_clk => wr_addr_gray_sync2[1].CLK
data_out_clk => wr_addr_gray_sync2[2].CLK
data_out_clk => wr_addr_gray_sync2[3].CLK
data_out_clk => wr_addr_gray_sync2[4].CLK
data_out_clk => wr_addr_gray_sync2[5].CLK
data_out_clk => wr_addr_gray_sync2[6].CLK
data_out_clk => wr_addr_gray_sync2[7].CLK
data_out_clk => wr_addr_gray_sync2[8].CLK
data_out_clk => wr_addr_gray_sync2[9].CLK
data_out_clk => wr_addr_gray_sync2[10].CLK
data_out_clk => wr_addr_gray_sync2[11].CLK
data_out_clk => wr_addr_gray_sync2[12].CLK
data_out_clk => rst_clkout_sync2.CLK
data_out_clk => rst_clkout_sync1.CLK
data_out_clk => rd_state~1.DATAIN
data_rst => rst_clkout_sync1.DATAIN
data_rst => rst_clkin_sync1.DATAIN
data_out_en => rd_en.IN1
data_out[0] <= MWDPRAM:dpram.rd_doutB[0]
data_out[1] <= MWDPRAM:dpram.rd_doutB[1]
data_out[2] <= MWDPRAM:dpram.rd_doutB[2]
data_out[3] <= MWDPRAM:dpram.rd_doutB[3]
data_out[4] <= MWDPRAM:dpram.rd_doutB[4]
data_out[5] <= MWDPRAM:dpram.rd_doutB[5]
data_out[6] <= MWDPRAM:dpram.rd_doutB[6]
data_out[7] <= MWDPRAM:dpram.rd_doutB[7]
data_out[8] <= MWDPRAM:dpram.rd_doutB[8]
data_out_vld <= dvld.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram
clkA => memory~21.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory~20.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~20.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~19.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~18.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~17.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~16.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~15.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~14.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~13.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~12.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~11.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~10.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~9.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~8.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~7.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~6.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~5.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~4.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~3.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~2.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~1.DATAIN
wr_addrA[10] => memory.WADDR10
wr_addrA[11] => memory~0.DATAIN
wr_addrA[11] => memory.WADDR11
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_addrB[11] => memory.RADDR11
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO
data_in_clk => MWDPRAM:dpram.clkA
data_in_clk => full.CLK
data_in_clk => wr_addr_gray[0].CLK
data_in_clk => wr_addr_gray[1].CLK
data_in_clk => wr_addr_gray[2].CLK
data_in_clk => wr_addr_gray[3].CLK
data_in_clk => wr_addr_gray[4].CLK
data_in_clk => wr_addr_gray[5].CLK
data_in_clk => wr_addr_gray[6].CLK
data_in_clk => wr_addr_gray[7].CLK
data_in_clk => wr_addr_gray[8].CLK
data_in_clk => wr_addr_gray[9].CLK
data_in_clk => wr_addr_gray[10].CLK
data_in_clk => wr_addr_gray[11].CLK
data_in_clk => wr_addr_bin[0].CLK
data_in_clk => wr_addr_bin[1].CLK
data_in_clk => wr_addr_bin[2].CLK
data_in_clk => wr_addr_bin[3].CLK
data_in_clk => wr_addr_bin[4].CLK
data_in_clk => wr_addr_bin[5].CLK
data_in_clk => wr_addr_bin[6].CLK
data_in_clk => wr_addr_bin[7].CLK
data_in_clk => wr_addr_bin[8].CLK
data_in_clk => wr_addr_bin[9].CLK
data_in_clk => wr_addr_bin[10].CLK
data_in_clk => wr_addr_bin[11].CLK
data_in_clk => rd_addr_gray_sync2[0].CLK
data_in_clk => rd_addr_gray_sync2[1].CLK
data_in_clk => rd_addr_gray_sync2[2].CLK
data_in_clk => rd_addr_gray_sync2[3].CLK
data_in_clk => rd_addr_gray_sync2[4].CLK
data_in_clk => rd_addr_gray_sync2[5].CLK
data_in_clk => rd_addr_gray_sync2[6].CLK
data_in_clk => rd_addr_gray_sync2[7].CLK
data_in_clk => rd_addr_gray_sync2[8].CLK
data_in_clk => rd_addr_gray_sync2[9].CLK
data_in_clk => rd_addr_gray_sync2[10].CLK
data_in_clk => rd_addr_gray_sync2[11].CLK
data_in_clk => rd_addr_gray_sync1[0].CLK
data_in_clk => rd_addr_gray_sync1[1].CLK
data_in_clk => rd_addr_gray_sync1[2].CLK
data_in_clk => rd_addr_gray_sync1[3].CLK
data_in_clk => rd_addr_gray_sync1[4].CLK
data_in_clk => rd_addr_gray_sync1[5].CLK
data_in_clk => rd_addr_gray_sync1[6].CLK
data_in_clk => rd_addr_gray_sync1[7].CLK
data_in_clk => rd_addr_gray_sync1[8].CLK
data_in_clk => rd_addr_gray_sync1[9].CLK
data_in_clk => rd_addr_gray_sync1[10].CLK
data_in_clk => rd_addr_gray_sync1[11].CLK
data_in_clk => rst_clkin_sync2.CLK
data_in_clk => rst_clkin_sync1.CLK
data_in[0] => MWDPRAM:dpram.wr_dinA[0]
data_in[1] => MWDPRAM:dpram.wr_dinA[1]
data_in[2] => MWDPRAM:dpram.wr_dinA[2]
data_in[3] => MWDPRAM:dpram.wr_dinA[3]
data_in[4] => MWDPRAM:dpram.wr_dinA[4]
data_in[5] => MWDPRAM:dpram.wr_dinA[5]
data_in[6] => MWDPRAM:dpram.wr_dinA[6]
data_in[7] => MWDPRAM:dpram.wr_dinA[7]
data_in[8] => MWDPRAM:dpram.wr_dinA[8]
data_in_vld => wr_addr_bin_next.IN1
data_in_vld => MWDPRAM:dpram.enbA
data_out_clk => MWDPRAM:dpram.clkB
data_out_clk => dvld.CLK
data_out_clk => empty.CLK
data_out_clk => rd_addr_gray[0].CLK
data_out_clk => rd_addr_gray[1].CLK
data_out_clk => rd_addr_gray[2].CLK
data_out_clk => rd_addr_gray[3].CLK
data_out_clk => rd_addr_gray[4].CLK
data_out_clk => rd_addr_gray[5].CLK
data_out_clk => rd_addr_gray[6].CLK
data_out_clk => rd_addr_gray[7].CLK
data_out_clk => rd_addr_gray[8].CLK
data_out_clk => rd_addr_gray[9].CLK
data_out_clk => rd_addr_gray[10].CLK
data_out_clk => rd_addr_gray[11].CLK
data_out_clk => rd_addr_bin[0].CLK
data_out_clk => rd_addr_bin[1].CLK
data_out_clk => rd_addr_bin[2].CLK
data_out_clk => rd_addr_bin[3].CLK
data_out_clk => rd_addr_bin[4].CLK
data_out_clk => rd_addr_bin[5].CLK
data_out_clk => rd_addr_bin[6].CLK
data_out_clk => rd_addr_bin[7].CLK
data_out_clk => rd_addr_bin[8].CLK
data_out_clk => rd_addr_bin[9].CLK
data_out_clk => rd_addr_bin[10].CLK
data_out_clk => rd_addr_bin[11].CLK
data_out_clk => wr_addr_gray_sync1[0].CLK
data_out_clk => wr_addr_gray_sync1[1].CLK
data_out_clk => wr_addr_gray_sync1[2].CLK
data_out_clk => wr_addr_gray_sync1[3].CLK
data_out_clk => wr_addr_gray_sync1[4].CLK
data_out_clk => wr_addr_gray_sync1[5].CLK
data_out_clk => wr_addr_gray_sync1[6].CLK
data_out_clk => wr_addr_gray_sync1[7].CLK
data_out_clk => wr_addr_gray_sync1[8].CLK
data_out_clk => wr_addr_gray_sync1[9].CLK
data_out_clk => wr_addr_gray_sync1[10].CLK
data_out_clk => wr_addr_gray_sync1[11].CLK
data_out_clk => wr_addr_gray_sync2[0].CLK
data_out_clk => wr_addr_gray_sync2[1].CLK
data_out_clk => wr_addr_gray_sync2[2].CLK
data_out_clk => wr_addr_gray_sync2[3].CLK
data_out_clk => wr_addr_gray_sync2[4].CLK
data_out_clk => wr_addr_gray_sync2[5].CLK
data_out_clk => wr_addr_gray_sync2[6].CLK
data_out_clk => wr_addr_gray_sync2[7].CLK
data_out_clk => wr_addr_gray_sync2[8].CLK
data_out_clk => wr_addr_gray_sync2[9].CLK
data_out_clk => wr_addr_gray_sync2[10].CLK
data_out_clk => wr_addr_gray_sync2[11].CLK
data_out_clk => rst_clkout_sync2.CLK
data_out_clk => rst_clkout_sync1.CLK
data_out_clk => rd_state~1.DATAIN
data_rst => rst_clkout_sync1.DATAIN
data_rst => rst_clkin_sync1.DATAIN
data_out_en => rd_en.IN1
data_out[0] <= MWDPRAM:dpram.rd_doutB[0]
data_out[1] <= MWDPRAM:dpram.rd_doutB[1]
data_out[2] <= MWDPRAM:dpram.rd_doutB[2]
data_out[3] <= MWDPRAM:dpram.rd_doutB[3]
data_out[4] <= MWDPRAM:dpram.rd_doutB[4]
data_out[5] <= MWDPRAM:dpram.rd_doutB[5]
data_out[6] <= MWDPRAM:dpram.rd_doutB[6]
data_out[7] <= MWDPRAM:dpram.rd_doutB[7]
data_out[8] <= MWDPRAM:dpram.rd_doutB[8]
data_out_vld <= dvld.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= full.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram
clkA => memory~20.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~19.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~18.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~17.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~16.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~15.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~14.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~13.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~12.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~11.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder
clk => MWPKTBuffer:u_DATA_BUF.clk
clk => clk_en_d.CLK
clk => txReady_d[0].CLK
clk => txReady_d[1].CLK
clk => txReady_d[2].CLK
clk => txReady_d[3].CLK
clk => txReady_d[4].CLK
clk => txReady_d[5].CLK
clk => txReady_d[6].CLK
clk => txReady_d[7].CLK
clk => thisPKTLen[0].CLK
clk => thisPKTLen[1].CLK
clk => thisPKTLen[2].CLK
clk => thisPKTLen[3].CLK
clk => thisPKTLen[4].CLK
clk => thisPKTLen[5].CLK
clk => thisPKTLen[6].CLK
clk => thisPKTLen[7].CLK
clk => thisPKTLen[8].CLK
clk => thisPKTLen[9].CLK
clk => thisPKTLen[10].CLK
clk => thisPKTLen[11].CLK
clk => thisPKTLen[12].CLK
clk => thisPKTPort[0].CLK
clk => thisPKTPort[1].CLK
clk => dataPKTLoad.CLK
clk => dataPKTEn.CLK
clk => statusPKTLoad.CLK
clk => statusPKTEn.CLK
clk => txRequest~reg0.CLK
clk => dataHeaderReg[0].CLK
clk => dataHeaderReg[1].CLK
clk => dataHeaderReg[2].CLK
clk => dataHeaderReg[3].CLK
clk => dataHeaderReg[4].CLK
clk => dataHeaderReg[5].CLK
clk => dataHeaderReg[6].CLK
clk => dataHeaderReg[7].CLK
clk => dataHeaderReg[8].CLK
clk => dataHeaderReg[9].CLK
clk => dataHeaderReg[10].CLK
clk => dataHeaderReg[11].CLK
clk => dataHeaderReg[12].CLK
clk => dataHeaderReg[13].CLK
clk => dataHeaderReg[14].CLK
clk => dataHeaderReg[15].CLK
clk => dataHeaderReg[16].CLK
clk => dataHeaderReg[17].CLK
clk => dataHeaderReg[18].CLK
clk => dataHeaderReg[19].CLK
clk => dataHeaderReg[20].CLK
clk => dataHeaderReg[21].CLK
clk => dataHeaderReg[22].CLK
clk => dataHeaderReg[23].CLK
clk => dataHeaderReg[24].CLK
clk => dataHeaderReg[25].CLK
clk => dataHeaderReg[26].CLK
clk => dataHeaderReg[27].CLK
clk => dataHeaderReg[28].CLK
clk => dataHeaderReg[29].CLK
clk => dataHeaderReg[30].CLK
clk => dataHeaderReg[31].CLK
clk => dataHeaderReg[32].CLK
clk => dataHeaderReg[33].CLK
clk => dataHeaderReg[34].CLK
clk => dataHeaderReg[35].CLK
clk => dataHeaderReg[36].CLK
clk => dataHeaderReg[37].CLK
clk => dataHeaderReg[38].CLK
clk => dataHeaderReg[39].CLK
clk => waitCycle[0].CLK
clk => waitCycle[1].CLK
clk => waitCycle[2].CLK
clk => waitCycle[3].CLK
clk => seqNumber[0].CLK
clk => seqNumber[1].CLK
clk => seqNumber[2].CLK
clk => seqNumber[3].CLK
clk => seqNumber[4].CLK
clk => seqNumber[5].CLK
clk => seqNumber[6].CLK
clk => seqNumber[7].CLK
clk => seqNumber[8].CLK
clk => seqNumber[9].CLK
clk => seqNumber[10].CLK
clk => seqNumber[11].CLK
clk => seqNumber[12].CLK
clk => seqNumber[13].CLK
clk => seqNumber[14].CLK
clk => seqNumber[15].CLK
clk => pktPort[0]~reg0.CLK
clk => pktPort[1]~reg0.CLK
clk => pktLen[0]~reg0.CLK
clk => pktLen[1]~reg0.CLK
clk => pktLen[2]~reg0.CLK
clk => pktLen[3]~reg0.CLK
clk => pktLen[4]~reg0.CLK
clk => pktLen[5]~reg0.CLK
clk => pktLen[6]~reg0.CLK
clk => pktLen[7]~reg0.CLK
clk => pktLen[8]~reg0.CLK
clk => pktLen[9]~reg0.CLK
clk => pktLen[10]~reg0.CLK
clk => pktLen[11]~reg0.CLK
clk => pktLen[12]~reg0.CLK
clk => pktDataVld~reg0.CLK
clk => pktData[0]~reg0.CLK
clk => pktData[1]~reg0.CLK
clk => pktData[2]~reg0.CLK
clk => pktData[3]~reg0.CLK
clk => pktData[4]~reg0.CLK
clk => pktData[5]~reg0.CLK
clk => pktData[6]~reg0.CLK
clk => pktData[7]~reg0.CLK
clk => MWPKTBuffer:u_STATUS_BUF.clk
clk => pktState~8.DATAIN
clk_en => isclkenToggle.IN1
clk_en => clk_en_d.DATAIN
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktDataVld.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktPort.OUTPUTSELECT
reset => pktPort.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => txRequest.OUTPUTSELECT
reset => statusPKTEn.OUTPUTSELECT
reset => statusPKTLoad.OUTPUTSELECT
reset => dataPKTEn.OUTPUTSELECT
reset => dataPKTLoad.OUTPUTSELECT
reset => thisPKTPort.OUTPUTSELECT
reset => thisPKTPort.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => MWPKTBuffer:u_DATA_BUF.reset
reset => MWPKTBuffer:u_STATUS_BUF.reset
dataIn[0] => MWPKTBuffer:u_DATA_BUF.dataIn[0]
dataIn[1] => MWPKTBuffer:u_DATA_BUF.dataIn[1]
dataIn[2] => MWPKTBuffer:u_DATA_BUF.dataIn[2]
dataIn[3] => MWPKTBuffer:u_DATA_BUF.dataIn[3]
dataIn[4] => MWPKTBuffer:u_DATA_BUF.dataIn[4]
dataIn[5] => MWPKTBuffer:u_DATA_BUF.dataIn[5]
dataIn[6] => MWPKTBuffer:u_DATA_BUF.dataIn[6]
dataIn[7] => MWPKTBuffer:u_DATA_BUF.dataIn[7]
dataVld => MWPKTBuffer:u_DATA_BUF.dataVldIn
dataEOP => MWPKTBuffer:u_DATA_BUF.EOP
statusIn[0] => MWPKTBuffer:u_STATUS_BUF.dataIn[0]
statusIn[1] => MWPKTBuffer:u_STATUS_BUF.dataIn[1]
statusIn[2] => MWPKTBuffer:u_STATUS_BUF.dataIn[2]
statusIn[3] => MWPKTBuffer:u_STATUS_BUF.dataIn[3]
statusIn[4] => MWPKTBuffer:u_STATUS_BUF.dataIn[4]
statusIn[5] => MWPKTBuffer:u_STATUS_BUF.dataIn[5]
statusIn[6] => MWPKTBuffer:u_STATUS_BUF.dataIn[6]
statusIn[7] => MWPKTBuffer:u_STATUS_BUF.dataIn[7]
statusVld => MWPKTBuffer:u_STATUS_BUF.dataVldIn
statusEOP => MWPKTBuffer:u_STATUS_BUF.EOP
statusPort[0] => MWPKTBuffer:u_STATUS_BUF.dataPort[0]
statusPort[1] => MWPKTBuffer:u_STATUS_BUF.dataPort[1]
dataReady <= MWPKTBuffer:u_DATA_BUF.bufferReady
statusReady <= MWPKTBuffer:u_STATUS_BUF.bufferReady
txReady => txReady_d.DATAA
txRequest <= txRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[0] <= pktData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[1] <= pktData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[2] <= pktData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[3] <= pktData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[4] <= pktData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[5] <= pktData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[6] <= pktData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[7] <= pktData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktDataVld <= pktDataVld~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktPort[0] <= pktPort[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktPort[1] <= pktPort[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[0] <= pktLen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[1] <= pktLen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[2] <= pktLen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[3] <= pktLen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[4] <= pktLen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[5] <= pktLen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[6] <= pktLen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[7] <= pktLen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[8] <= pktLen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[9] <= pktLen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[10] <= pktLen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[11] <= pktLen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[12] <= pktLen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF
clk => MWDPRAM:u_MWDPRAM.clkA
clk => pktInfo_rdAddr[0].CLK
clk => pktInfo_rdAddr[1].CLK
clk => pktInfo_rdAddr[2].CLK
clk => pktInfo_wrAddr[0].CLK
clk => pktInfo_wrAddr[1].CLK
clk => pktInfo_wrAddr[2].CLK
clk => payloadLen[0].CLK
clk => payloadLen[1].CLK
clk => payloadLen[2].CLK
clk => payloadLen[3].CLK
clk => payloadLen[4].CLK
clk => payloadLen[5].CLK
clk => payloadLen[6].CLK
clk => payloadLen[7].CLK
clk => payloadLen[8].CLK
clk => payloadLen[9].CLK
clk => payloadLen[10].CLK
clk => payloadLen[11].CLK
clk => dataVldOut~reg0.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => rdAddr[5].CLK
clk => rdAddr[6].CLK
clk => rdAddr[7].CLK
clk => rdAddr[8].CLK
clk => rdAddr[9].CLK
clk => rdAddr[10].CLK
clk => rdAddr[11].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => wrAddr[5].CLK
clk => wrAddr[6].CLK
clk => wrAddr[7].CLK
clk => wrAddr[8].CLK
clk => wrAddr[9].CLK
clk => wrAddr[10].CLK
clk => wrAddr[11].CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => MWDPRAM:u_PKTINFO.clkA
clk => MWDPRAM:u_PKTINFO.clkB
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => pktInfo_wrDataVld.IN0
dataVldIn => MWDPRAM:u_MWDPRAM.wr_enA
EOP => pktInfo_wrDataVld.IN1
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
dataPort[0] => MWDPRAM:u_PKTINFO.wr_dinA[12]
dataPort[1] => MWDPRAM:u_PKTINFO.wr_dinA[13]
bufferReady <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rdEn => process_1.IN1
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKTReady <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
PKTLen[0] <= MWDPRAM:u_PKTINFO.rd_doutB[0]
PKTLen[1] <= MWDPRAM:u_PKTINFO.rd_doutB[1]
PKTLen[2] <= MWDPRAM:u_PKTINFO.rd_doutB[2]
PKTLen[3] <= MWDPRAM:u_PKTINFO.rd_doutB[3]
PKTLen[4] <= MWDPRAM:u_PKTINFO.rd_doutB[4]
PKTLen[5] <= MWDPRAM:u_PKTINFO.rd_doutB[5]
PKTLen[6] <= MWDPRAM:u_PKTINFO.rd_doutB[6]
PKTLen[7] <= MWDPRAM:u_PKTINFO.rd_doutB[7]
PKTLen[8] <= MWDPRAM:u_PKTINFO.rd_doutB[8]
PKTLen[9] <= MWDPRAM:u_PKTINFO.rd_doutB[9]
PKTLen[10] <= MWDPRAM:u_PKTINFO.rd_doutB[10]
PKTLen[11] <= MWDPRAM:u_PKTINFO.rd_doutB[11]
PKTPort[0] <= MWDPRAM:u_PKTINFO.rd_doutB[12]
PKTPort[1] <= MWDPRAM:u_PKTINFO.rd_doutB[13]


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM
clkA => memory~19.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~18.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~17.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~16.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~15.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~14.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~13.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~12.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~11.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO
clkA => memory~16.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~15.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~14.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~13.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~12.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~11.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~10.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~9.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~8.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~7.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_dinA[9] => memory~6.DATAIN
wr_dinA[9] => memory.DATAIN9
wr_dinA[10] => memory~5.DATAIN
wr_dinA[10] => memory.DATAIN10
wr_dinA[11] => memory~4.DATAIN
wr_dinA[11] => memory.DATAIN11
wr_dinA[12] => memory~3.DATAIN
wr_dinA[12] => memory.DATAIN12
wr_dinA[13] => memory~2.DATAIN
wr_dinA[13] => memory.DATAIN13
wr_addrA[0] => memory~1.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~0.DATAIN
wr_addrA[1] => memory.WADDR1
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
clkB => rd_doutB[9]~reg0.CLK
clkB => rd_doutB[10]~reg0.CLK
clkB => rd_doutB[11]~reg0.CLK
clkB => rd_doutB[12]~reg0.CLK
clkB => rd_doutB[13]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
enbB => rd_doutB[9]~reg0.ENA
enbB => rd_doutB[10]~reg0.ENA
enbB => rd_doutB[11]~reg0.ENA
enbB => rd_doutB[12]~reg0.ENA
enbB => rd_doutB[13]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[9] <= rd_doutB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[10] <= rd_doutB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[11] <= rd_doutB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[12] <= rd_doutB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[13] <= rd_doutB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF
clk => MWDPRAM:u_MWDPRAM.clkA
clk => pktInfo_rdAddr[0].CLK
clk => pktInfo_rdAddr[1].CLK
clk => pktInfo_rdAddr[2].CLK
clk => pktInfo_wrAddr[0].CLK
clk => pktInfo_wrAddr[1].CLK
clk => pktInfo_wrAddr[2].CLK
clk => payloadLen[0].CLK
clk => payloadLen[1].CLK
clk => payloadLen[2].CLK
clk => payloadLen[3].CLK
clk => payloadLen[4].CLK
clk => dataVldOut~reg0.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => MWDPRAM:u_PKTINFO.clkA
clk => MWDPRAM:u_PKTINFO.clkB
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => pktInfo_wrDataVld.IN0
dataVldIn => MWDPRAM:u_MWDPRAM.wr_enA
EOP => pktInfo_wrDataVld.IN1
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
dataPort[0] => MWDPRAM:u_PKTINFO.wr_dinA[5]
dataPort[1] => MWDPRAM:u_PKTINFO.wr_dinA[6]
bufferReady <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rdEn => process_1.IN1
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKTReady <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
PKTLen[0] <= MWDPRAM:u_PKTINFO.rd_doutB[0]
PKTLen[1] <= MWDPRAM:u_PKTINFO.rd_doutB[1]
PKTLen[2] <= MWDPRAM:u_PKTINFO.rd_doutB[2]
PKTLen[3] <= MWDPRAM:u_PKTINFO.rd_doutB[3]
PKTLen[4] <= MWDPRAM:u_PKTINFO.rd_doutB[4]
PKTPort[0] <= MWDPRAM:u_PKTINFO.rd_doutB[5]
PKTPort[1] <= MWDPRAM:u_PKTINFO.rd_doutB[6]


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM
clkA => memory~12.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~11.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~10.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~9.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~8.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~7.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~6.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~5.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~4.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_addrA[0] => memory~3.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~2.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~1.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~0.DATAIN
wr_addrA[3] => memory.WADDR3
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO
clkA => memory~9.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~8.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~7.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~6.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~5.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~4.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~3.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~2.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_addrA[0] => memory~1.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~0.DATAIN
wr_addrA[1] => memory.WADDR1
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop
clk => mwfil_chifcore:u_mwfil_chifcore.clk
clk => top_level_wrapper:u_dut.clk
reset => mwfil_chifcore:u_mwfil_chifcore.reset
reset => top_level_wrapper:u_dut.reset
din[0] => mwfil_chifcore:u_mwfil_chifcore.din[0]
din[1] => mwfil_chifcore:u_mwfil_chifcore.din[1]
din[2] => mwfil_chifcore:u_mwfil_chifcore.din[2]
din[3] => mwfil_chifcore:u_mwfil_chifcore.din[3]
din[4] => mwfil_chifcore:u_mwfil_chifcore.din[4]
din[5] => mwfil_chifcore:u_mwfil_chifcore.din[5]
din[6] => mwfil_chifcore:u_mwfil_chifcore.din[6]
din[7] => mwfil_chifcore:u_mwfil_chifcore.din[7]
din_valid => mwfil_chifcore:u_mwfil_chifcore.din_valid
dout_ready => mwfil_chifcore:u_mwfil_chifcore.dout_ready
simcycle[0] => mwfil_chifcore:u_mwfil_chifcore.simcycle[0]
simcycle[1] => mwfil_chifcore:u_mwfil_chifcore.simcycle[1]
simcycle[2] => mwfil_chifcore:u_mwfil_chifcore.simcycle[2]
simcycle[3] => mwfil_chifcore:u_mwfil_chifcore.simcycle[3]
simcycle[4] => mwfil_chifcore:u_mwfil_chifcore.simcycle[4]
simcycle[5] => mwfil_chifcore:u_mwfil_chifcore.simcycle[5]
simcycle[6] => mwfil_chifcore:u_mwfil_chifcore.simcycle[6]
simcycle[7] => mwfil_chifcore:u_mwfil_chifcore.simcycle[7]
simcycle[8] => mwfil_chifcore:u_mwfil_chifcore.simcycle[8]
simcycle[9] => mwfil_chifcore:u_mwfil_chifcore.simcycle[9]
simcycle[10] => mwfil_chifcore:u_mwfil_chifcore.simcycle[10]
simcycle[11] => mwfil_chifcore:u_mwfil_chifcore.simcycle[11]
simcycle[12] => mwfil_chifcore:u_mwfil_chifcore.simcycle[12]
simcycle[13] => mwfil_chifcore:u_mwfil_chifcore.simcycle[13]
simcycle[14] => mwfil_chifcore:u_mwfil_chifcore.simcycle[14]
simcycle[15] => mwfil_chifcore:u_mwfil_chifcore.simcycle[15]
din_ready <= mwfil_chifcore:u_mwfil_chifcore.din_ready
dout[0] <= mwfil_chifcore:u_mwfil_chifcore.dout[0]
dout[1] <= mwfil_chifcore:u_mwfil_chifcore.dout[1]
dout[2] <= mwfil_chifcore:u_mwfil_chifcore.dout[2]
dout[3] <= mwfil_chifcore:u_mwfil_chifcore.dout[3]
dout[4] <= mwfil_chifcore:u_mwfil_chifcore.dout[4]
dout[5] <= mwfil_chifcore:u_mwfil_chifcore.dout[5]
dout[6] <= mwfil_chifcore:u_mwfil_chifcore.dout[6]
dout[7] <= mwfil_chifcore:u_mwfil_chifcore.dout[7]
dout_valid <= mwfil_chifcore:u_mwfil_chifcore.dout_valid


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore
din[0] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[0]
din[1] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[1]
din[2] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[2]
din[3] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[3]
din[4] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[4]
din[5] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[5]
din[6] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[6]
din[7] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[7]
din_valid => mwfil_bus2dut:NormalBlock:u_bus2dut.din_valid
din_ready <= mwfil_bus2dut:NormalBlock:u_bus2dut.din_ready
dout[0] <= mwfil_dut2bus:u_dut2bus.dout[0]
dout[1] <= mwfil_dut2bus:u_dut2bus.dout[1]
dout[2] <= mwfil_dut2bus:u_dut2bus.dout[2]
dout[3] <= mwfil_dut2bus:u_dut2bus.dout[3]
dout[4] <= mwfil_dut2bus:u_dut2bus.dout[4]
dout[5] <= mwfil_dut2bus:u_dut2bus.dout[5]
dout[6] <= mwfil_dut2bus:u_dut2bus.dout[6]
dout[7] <= mwfil_dut2bus:u_dut2bus.dout[7]
dout_valid <= mwfil_dut2bus:u_dut2bus.dout_valid
dout_ready => mwfil_dut2bus:u_dut2bus.dout_ready
clk => mwfil_bus2dut:NormalBlock:u_bus2dut.clk
clk => mwfil_udfifo:NormalBlock:u_b2dfifo.clk
clk => mwfil_controller:u_controller.clk
clk => mwfil_udfifo:u_d2bfifo.clk
clk => mwfil_dut2bus:u_dut2bus.clk
reset => mwfil_bus2dut:NormalBlock:u_bus2dut.reset
reset => mwfil_udfifo:NormalBlock:u_b2dfifo.sclr
reset => mwfil_controller:u_controller.reset
reset => mwfil_udfifo:u_d2bfifo.sclr
reset => mwfil_dut2bus:u_dut2bus.reset
simcycle[0] => mwfil_controller:u_controller.simcycle[0]
simcycle[1] => mwfil_controller:u_controller.simcycle[1]
simcycle[2] => mwfil_controller:u_controller.simcycle[2]
simcycle[3] => mwfil_controller:u_controller.simcycle[3]
simcycle[4] => mwfil_controller:u_controller.simcycle[4]
simcycle[5] => mwfil_controller:u_controller.simcycle[5]
simcycle[6] => mwfil_controller:u_controller.simcycle[6]
simcycle[7] => mwfil_controller:u_controller.simcycle[7]
simcycle[8] => mwfil_controller:u_controller.simcycle[8]
simcycle[9] => mwfil_controller:u_controller.simcycle[9]
simcycle[10] => mwfil_controller:u_controller.simcycle[10]
simcycle[11] => mwfil_controller:u_controller.simcycle[11]
simcycle[12] => mwfil_controller:u_controller.simcycle[12]
simcycle[13] => mwfil_controller:u_controller.simcycle[13]
simcycle[14] => mwfil_controller:u_controller.simcycle[14]
simcycle[15] => mwfil_controller:u_controller.simcycle[15]
dut_din[0] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[0]
dut_din[1] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[1]
dut_din[2] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[2]
dut_din[3] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[3]
dut_din[4] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[4]
dut_din[5] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[5]
dut_din[6] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[6]
dut_din[7] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[7]
dut_din[8] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[8]
dut_din[9] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[9]
dut_din[10] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[10]
dut_din[11] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[11]
dut_din[12] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[12]
dut_din[13] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[13]
dut_din[14] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[14]
dut_din[15] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[15]
dut_din[16] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[16]
dut_din[17] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[17]
dut_din[18] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[18]
dut_din[19] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[19]
dut_din[20] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[20]
dut_din[21] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[21]
dut_din[22] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[22]
dut_din[23] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[23]
dut_din[24] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[24]
dut_din[25] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[25]
dut_din[26] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[26]
dut_din[27] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[27]
dut_din[28] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[28]
dut_din[29] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[29]
dut_din[30] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[30]
dut_din[31] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[31]
dut_dout[0] => mwfil_udfifo:u_d2bfifo.data[0]
dut_dout[1] => mwfil_udfifo:u_d2bfifo.data[1]
dut_dout[2] => mwfil_udfifo:u_d2bfifo.data[2]
dut_dout[3] => mwfil_udfifo:u_d2bfifo.data[3]
dut_dout[4] => mwfil_udfifo:u_d2bfifo.data[4]
dut_dout[5] => mwfil_udfifo:u_d2bfifo.data[5]
dut_dout[6] => mwfil_udfifo:u_d2bfifo.data[6]
dut_dout[7] => mwfil_udfifo:u_d2bfifo.data[7]
dut_dout[8] => mwfil_udfifo:u_d2bfifo.data[8]
dut_dout[9] => mwfil_udfifo:u_d2bfifo.data[9]
dut_dout[10] => mwfil_udfifo:u_d2bfifo.data[10]
dut_dout[11] => mwfil_udfifo:u_d2bfifo.data[11]
dut_dout[12] => mwfil_udfifo:u_d2bfifo.data[12]
dut_dout[13] => mwfil_udfifo:u_d2bfifo.data[13]
dut_dout[14] => mwfil_udfifo:u_d2bfifo.data[14]
dut_dout[15] => mwfil_udfifo:u_d2bfifo.data[15]
dut_dout[16] => mwfil_udfifo:u_d2bfifo.data[16]
dut_dout[17] => mwfil_udfifo:u_d2bfifo.data[17]
dut_dout[18] => mwfil_udfifo:u_d2bfifo.data[18]
dut_dout[19] => mwfil_udfifo:u_d2bfifo.data[19]
dut_dout[20] => mwfil_udfifo:u_d2bfifo.data[20]
dut_dout[21] => mwfil_udfifo:u_d2bfifo.data[21]
dut_dout[22] => mwfil_udfifo:u_d2bfifo.data[22]
dut_dout[23] => mwfil_udfifo:u_d2bfifo.data[23]
dut_dout[24] => mwfil_udfifo:u_d2bfifo.data[24]
dut_dout[25] => mwfil_udfifo:u_d2bfifo.data[25]
dut_dout[26] => mwfil_udfifo:u_d2bfifo.data[26]
dut_dout[27] => mwfil_udfifo:u_d2bfifo.data[27]
dut_dout[28] => mwfil_udfifo:u_d2bfifo.data[28]
dut_dout[29] => mwfil_udfifo:u_d2bfifo.data[29]
dut_dout[30] => mwfil_udfifo:u_d2bfifo.data[30]
dut_dout[31] => mwfil_udfifo:u_d2bfifo.data[31]
dut_enable <= mwfil_controller:u_controller.dut_enable


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut
din[0] => shiftreg.DATAB
din[0] => fifo_data[24].DATAIN
din[1] => shiftreg.DATAB
din[1] => fifo_data[25].DATAIN
din[2] => shiftreg.DATAB
din[2] => fifo_data[26].DATAIN
din[3] => shiftreg.DATAB
din[3] => fifo_data[27].DATAIN
din[4] => shiftreg.DATAB
din[4] => fifo_data[28].DATAIN
din[5] => shiftreg.DATAB
din[5] => fifo_data[29].DATAIN
din[6] => shiftreg.DATAB
din[6] => fifo_data[30].DATAIN
din[7] => shiftreg.DATAB
din[7] => fifo_data[31].DATAIN
din_valid => fifo_wrreq.IN1
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_ready <= fifo_full.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[0] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[1] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[2] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[3] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[4] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[5] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[6] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[7] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[8] <= shiftreg[16].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[9] <= shiftreg[17].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[10] <= shiftreg[18].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[11] <= shiftreg[19].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[12] <= shiftreg[20].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[13] <= shiftreg[21].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[14] <= shiftreg[22].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[15] <= shiftreg[23].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[16] <= shiftreg[24].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[17] <= shiftreg[25].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[18] <= shiftreg[26].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[19] <= shiftreg[27].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[20] <= shiftreg[28].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[21] <= shiftreg[29].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[22] <= shiftreg[30].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[23] <= shiftreg[31].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[24] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[25] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[26] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[27] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[28] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[29] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[30] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[31] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
fifo_wrreq <= fifo_wrreq.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => din_ready.DATAIN
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
clk => shiftreg[16].CLK
clk => shiftreg[17].CLK
clk => shiftreg[18].CLK
clk => shiftreg[19].CLK
clk => shiftreg[20].CLK
clk => shiftreg[21].CLK
clk => shiftreg[22].CLK
clk => shiftreg[23].CLK
clk => shiftreg[24].CLK
clk => shiftreg[25].CLK
clk => shiftreg[26].CLK
clk => shiftreg[27].CLK
clk => shiftreg[28].CLK
clk => shiftreg[29].CLK
clk => shiftreg[30].CLK
clk => shiftreg[31].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => shiftreg[12].ENA
reset => shiftreg[11].ENA
reset => shiftreg[10].ENA
reset => shiftreg[9].ENA
reset => shiftreg[8].ENA
reset => shiftreg[13].ENA
reset => shiftreg[14].ENA
reset => shiftreg[15].ENA
reset => shiftreg[16].ENA
reset => shiftreg[17].ENA
reset => shiftreg[18].ENA
reset => shiftreg[19].ENA
reset => shiftreg[20].ENA
reset => shiftreg[21].ENA
reset => shiftreg[22].ENA
reset => shiftreg[23].ENA
reset => shiftreg[24].ENA
reset => shiftreg[25].ENA
reset => shiftreg[26].ENA
reset => shiftreg[27].ENA
reset => shiftreg[28].ENA
reset => shiftreg[29].ENA
reset => shiftreg[30].ENA
reset => shiftreg[31].ENA


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo
clk => mwfil_dpscram:u_dpscram.clk
clk => sclr_d1.CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => rdreq_d1.CLK
clk => empty_tmp_d1.CLK
clk => full_tmp.CLK
clk => empty_tmp.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => empty_tmp.OUTPUTSELECT
sclr => full_tmp.OUTPUTSELECT
sclr => empty_tmp_d1.OUTPUTSELECT
sclr => rdreq_d1.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => sclr_d1.DATAIN
usedw[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_tmp.DB_MAX_OUTPUT_PORT_TYPE
full <= full_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
wrreq => wr_en.IN1
wrreq => process_0.IN0
wrreq => process_0.IN1
wrreq => process_0.IN0
data[0] => mwfil_dpscram:u_dpscram.wr_din[0]
data[1] => mwfil_dpscram:u_dpscram.wr_din[1]
data[2] => mwfil_dpscram:u_dpscram.wr_din[2]
data[3] => mwfil_dpscram:u_dpscram.wr_din[3]
data[4] => mwfil_dpscram:u_dpscram.wr_din[4]
data[5] => mwfil_dpscram:u_dpscram.wr_din[5]
data[6] => mwfil_dpscram:u_dpscram.wr_din[6]
data[7] => mwfil_dpscram:u_dpscram.wr_din[7]
data[8] => mwfil_dpscram:u_dpscram.wr_din[8]
data[9] => mwfil_dpscram:u_dpscram.wr_din[9]
data[10] => mwfil_dpscram:u_dpscram.wr_din[10]
data[11] => mwfil_dpscram:u_dpscram.wr_din[11]
data[12] => mwfil_dpscram:u_dpscram.wr_din[12]
data[13] => mwfil_dpscram:u_dpscram.wr_din[13]
data[14] => mwfil_dpscram:u_dpscram.wr_din[14]
data[15] => mwfil_dpscram:u_dpscram.wr_din[15]
data[16] => mwfil_dpscram:u_dpscram.wr_din[16]
data[17] => mwfil_dpscram:u_dpscram.wr_din[17]
data[18] => mwfil_dpscram:u_dpscram.wr_din[18]
data[19] => mwfil_dpscram:u_dpscram.wr_din[19]
data[20] => mwfil_dpscram:u_dpscram.wr_din[20]
data[21] => mwfil_dpscram:u_dpscram.wr_din[21]
data[22] => mwfil_dpscram:u_dpscram.wr_din[22]
data[23] => mwfil_dpscram:u_dpscram.wr_din[23]
data[24] => mwfil_dpscram:u_dpscram.wr_din[24]
data[25] => mwfil_dpscram:u_dpscram.wr_din[25]
data[26] => mwfil_dpscram:u_dpscram.wr_din[26]
data[27] => mwfil_dpscram:u_dpscram.wr_din[27]
data[28] => mwfil_dpscram:u_dpscram.wr_din[28]
data[29] => mwfil_dpscram:u_dpscram.wr_din[29]
data[30] => mwfil_dpscram:u_dpscram.wr_din[30]
data[31] => mwfil_dpscram:u_dpscram.wr_din[31]
rdreq => wr_en.IN1
rdreq => process_0.IN1
rdreq => process_0.IN1
rdreq => rdreq_d1.DATAA
rdreq => process_0.IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram
clk => mem~36.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => rd_dout[8]~reg0.CLK
clk => rd_dout[9]~reg0.CLK
clk => rd_dout[10]~reg0.CLK
clk => rd_dout[11]~reg0.CLK
clk => rd_dout[12]~reg0.CLK
clk => rd_dout[13]~reg0.CLK
clk => rd_dout[14]~reg0.CLK
clk => rd_dout[15]~reg0.CLK
clk => rd_dout[16]~reg0.CLK
clk => rd_dout[17]~reg0.CLK
clk => rd_dout[18]~reg0.CLK
clk => rd_dout[19]~reg0.CLK
clk => rd_dout[20]~reg0.CLK
clk => rd_dout[21]~reg0.CLK
clk => rd_dout[22]~reg0.CLK
clk => rd_dout[23]~reg0.CLK
clk => rd_dout[24]~reg0.CLK
clk => rd_dout[25]~reg0.CLK
clk => rd_dout[26]~reg0.CLK
clk => rd_dout[27]~reg0.CLK
clk => rd_dout[28]~reg0.CLK
clk => rd_dout[29]~reg0.CLK
clk => rd_dout[30]~reg0.CLK
clk => rd_dout[31]~reg0.CLK
clk => mem.CLK0
wr_en => mem~36.DATAIN
wr_en => mem.WE
wr_addr[0] => mem~3.DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem~2.DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem~1.DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem~0.DATAIN
wr_addr[3] => mem.WADDR3
wr_din[0] => mem~35.DATAIN
wr_din[0] => mem.DATAIN
wr_din[1] => mem~34.DATAIN
wr_din[1] => mem.DATAIN1
wr_din[2] => mem~33.DATAIN
wr_din[2] => mem.DATAIN2
wr_din[3] => mem~32.DATAIN
wr_din[3] => mem.DATAIN3
wr_din[4] => mem~31.DATAIN
wr_din[4] => mem.DATAIN4
wr_din[5] => mem~30.DATAIN
wr_din[5] => mem.DATAIN5
wr_din[6] => mem~29.DATAIN
wr_din[6] => mem.DATAIN6
wr_din[7] => mem~28.DATAIN
wr_din[7] => mem.DATAIN7
wr_din[8] => mem~27.DATAIN
wr_din[8] => mem.DATAIN8
wr_din[9] => mem~26.DATAIN
wr_din[9] => mem.DATAIN9
wr_din[10] => mem~25.DATAIN
wr_din[10] => mem.DATAIN10
wr_din[11] => mem~24.DATAIN
wr_din[11] => mem.DATAIN11
wr_din[12] => mem~23.DATAIN
wr_din[12] => mem.DATAIN12
wr_din[13] => mem~22.DATAIN
wr_din[13] => mem.DATAIN13
wr_din[14] => mem~21.DATAIN
wr_din[14] => mem.DATAIN14
wr_din[15] => mem~20.DATAIN
wr_din[15] => mem.DATAIN15
wr_din[16] => mem~19.DATAIN
wr_din[16] => mem.DATAIN16
wr_din[17] => mem~18.DATAIN
wr_din[17] => mem.DATAIN17
wr_din[18] => mem~17.DATAIN
wr_din[18] => mem.DATAIN18
wr_din[19] => mem~16.DATAIN
wr_din[19] => mem.DATAIN19
wr_din[20] => mem~15.DATAIN
wr_din[20] => mem.DATAIN20
wr_din[21] => mem~14.DATAIN
wr_din[21] => mem.DATAIN21
wr_din[22] => mem~13.DATAIN
wr_din[22] => mem.DATAIN22
wr_din[23] => mem~12.DATAIN
wr_din[23] => mem.DATAIN23
wr_din[24] => mem~11.DATAIN
wr_din[24] => mem.DATAIN24
wr_din[25] => mem~10.DATAIN
wr_din[25] => mem.DATAIN25
wr_din[26] => mem~9.DATAIN
wr_din[26] => mem.DATAIN26
wr_din[27] => mem~8.DATAIN
wr_din[27] => mem.DATAIN27
wr_din[28] => mem~7.DATAIN
wr_din[28] => mem.DATAIN28
wr_din[29] => mem~6.DATAIN
wr_din[29] => mem.DATAIN29
wr_din[30] => mem~5.DATAIN
wr_din[30] => mem.DATAIN30
wr_din[31] => mem~4.DATAIN
wr_din[31] => mem.DATAIN31
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= rd_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= rd_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= rd_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= rd_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= rd_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= rd_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= rd_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= rd_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[16] <= rd_dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[17] <= rd_dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[18] <= rd_dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[19] <= rd_dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[20] <= rd_dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[21] <= rd_dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[22] <= rd_dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[23] <= rd_dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[24] <= rd_dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[25] <= rd_dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[26] <= rd_dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[27] <= rd_dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[28] <= rd_dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[29] <= rd_dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[30] <= rd_dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[31] <= rd_dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller
b2d_fifo_empty => b2d_fifo_rdreq_int.IN1
b2d_fifo_rdreq <= b2d_fifo_rdreq_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_wrreq <= dut_enable_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_full => dut_enable_int.IN1
dut_enable <= dut_enable_int.DB_MAX_OUTPUT_PORT_TYPE
clk => dut_enable_int.CLK
clk => simrem[0].CLK
clk => simrem[1].CLK
clk => simrem[2].CLK
clk => simrem[3].CLK
clk => simrem[4].CLK
clk => simrem[5].CLK
clk => simrem[6].CLK
clk => simrem[7].CLK
clk => simrem[8].CLK
clk => simrem[9].CLK
clk => simrem[10].CLK
clk => simrem[11].CLK
clk => simrem[12].CLK
clk => simrem[13].CLK
clk => simrem[14].CLK
clk => simrem[15].CLK
clk => reset_d1.CLK
reset => dut_enable_int.IN1
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => dut_enable_int.OUTPUTSELECT
reset => reset_d1.DATAIN
simcycle[0] => simrem.DATAB
simcycle[1] => simrem.DATAB
simcycle[2] => simrem.DATAB
simcycle[3] => simrem.DATAB
simcycle[4] => simrem.DATAB
simcycle[5] => simrem.DATAB
simcycle[6] => simrem.DATAB
simcycle[7] => simrem.DATAB
simcycle[8] => simrem.DATAB
simcycle[9] => simrem.DATAB
simcycle[10] => simrem.DATAB
simcycle[11] => simrem.DATAB
simcycle[12] => simrem.DATAB
simcycle[13] => simrem.DATAB
simcycle[14] => simrem.DATAB
simcycle[15] => simrem.DATAB


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo
clk => mwfil_dpscram:u_dpscram.clk
clk => sclr_d1.CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => rdreq_d1.CLK
clk => empty_tmp_d1.CLK
clk => full_tmp.CLK
clk => empty_tmp.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => empty_tmp.OUTPUTSELECT
sclr => full_tmp.OUTPUTSELECT
sclr => empty_tmp_d1.OUTPUTSELECT
sclr => rdreq_d1.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => sclr_d1.DATAIN
usedw[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_tmp.DB_MAX_OUTPUT_PORT_TYPE
full <= full_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
wrreq => wr_en.IN1
wrreq => process_0.IN0
wrreq => process_0.IN1
wrreq => process_0.IN0
data[0] => mwfil_dpscram:u_dpscram.wr_din[0]
data[1] => mwfil_dpscram:u_dpscram.wr_din[1]
data[2] => mwfil_dpscram:u_dpscram.wr_din[2]
data[3] => mwfil_dpscram:u_dpscram.wr_din[3]
data[4] => mwfil_dpscram:u_dpscram.wr_din[4]
data[5] => mwfil_dpscram:u_dpscram.wr_din[5]
data[6] => mwfil_dpscram:u_dpscram.wr_din[6]
data[7] => mwfil_dpscram:u_dpscram.wr_din[7]
data[8] => mwfil_dpscram:u_dpscram.wr_din[8]
data[9] => mwfil_dpscram:u_dpscram.wr_din[9]
data[10] => mwfil_dpscram:u_dpscram.wr_din[10]
data[11] => mwfil_dpscram:u_dpscram.wr_din[11]
data[12] => mwfil_dpscram:u_dpscram.wr_din[12]
data[13] => mwfil_dpscram:u_dpscram.wr_din[13]
data[14] => mwfil_dpscram:u_dpscram.wr_din[14]
data[15] => mwfil_dpscram:u_dpscram.wr_din[15]
data[16] => mwfil_dpscram:u_dpscram.wr_din[16]
data[17] => mwfil_dpscram:u_dpscram.wr_din[17]
data[18] => mwfil_dpscram:u_dpscram.wr_din[18]
data[19] => mwfil_dpscram:u_dpscram.wr_din[19]
data[20] => mwfil_dpscram:u_dpscram.wr_din[20]
data[21] => mwfil_dpscram:u_dpscram.wr_din[21]
data[22] => mwfil_dpscram:u_dpscram.wr_din[22]
data[23] => mwfil_dpscram:u_dpscram.wr_din[23]
data[24] => mwfil_dpscram:u_dpscram.wr_din[24]
data[25] => mwfil_dpscram:u_dpscram.wr_din[25]
data[26] => mwfil_dpscram:u_dpscram.wr_din[26]
data[27] => mwfil_dpscram:u_dpscram.wr_din[27]
data[28] => mwfil_dpscram:u_dpscram.wr_din[28]
data[29] => mwfil_dpscram:u_dpscram.wr_din[29]
data[30] => mwfil_dpscram:u_dpscram.wr_din[30]
data[31] => mwfil_dpscram:u_dpscram.wr_din[31]
rdreq => wr_en.IN1
rdreq => process_0.IN1
rdreq => process_0.IN1
rdreq => rdreq_d1.DATAA
rdreq => process_0.IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram
clk => mem~36.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => rd_dout[8]~reg0.CLK
clk => rd_dout[9]~reg0.CLK
clk => rd_dout[10]~reg0.CLK
clk => rd_dout[11]~reg0.CLK
clk => rd_dout[12]~reg0.CLK
clk => rd_dout[13]~reg0.CLK
clk => rd_dout[14]~reg0.CLK
clk => rd_dout[15]~reg0.CLK
clk => rd_dout[16]~reg0.CLK
clk => rd_dout[17]~reg0.CLK
clk => rd_dout[18]~reg0.CLK
clk => rd_dout[19]~reg0.CLK
clk => rd_dout[20]~reg0.CLK
clk => rd_dout[21]~reg0.CLK
clk => rd_dout[22]~reg0.CLK
clk => rd_dout[23]~reg0.CLK
clk => rd_dout[24]~reg0.CLK
clk => rd_dout[25]~reg0.CLK
clk => rd_dout[26]~reg0.CLK
clk => rd_dout[27]~reg0.CLK
clk => rd_dout[28]~reg0.CLK
clk => rd_dout[29]~reg0.CLK
clk => rd_dout[30]~reg0.CLK
clk => rd_dout[31]~reg0.CLK
clk => mem.CLK0
wr_en => mem~36.DATAIN
wr_en => mem.WE
wr_addr[0] => mem~3.DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem~2.DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem~1.DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem~0.DATAIN
wr_addr[3] => mem.WADDR3
wr_din[0] => mem~35.DATAIN
wr_din[0] => mem.DATAIN
wr_din[1] => mem~34.DATAIN
wr_din[1] => mem.DATAIN1
wr_din[2] => mem~33.DATAIN
wr_din[2] => mem.DATAIN2
wr_din[3] => mem~32.DATAIN
wr_din[3] => mem.DATAIN3
wr_din[4] => mem~31.DATAIN
wr_din[4] => mem.DATAIN4
wr_din[5] => mem~30.DATAIN
wr_din[5] => mem.DATAIN5
wr_din[6] => mem~29.DATAIN
wr_din[6] => mem.DATAIN6
wr_din[7] => mem~28.DATAIN
wr_din[7] => mem.DATAIN7
wr_din[8] => mem~27.DATAIN
wr_din[8] => mem.DATAIN8
wr_din[9] => mem~26.DATAIN
wr_din[9] => mem.DATAIN9
wr_din[10] => mem~25.DATAIN
wr_din[10] => mem.DATAIN10
wr_din[11] => mem~24.DATAIN
wr_din[11] => mem.DATAIN11
wr_din[12] => mem~23.DATAIN
wr_din[12] => mem.DATAIN12
wr_din[13] => mem~22.DATAIN
wr_din[13] => mem.DATAIN13
wr_din[14] => mem~21.DATAIN
wr_din[14] => mem.DATAIN14
wr_din[15] => mem~20.DATAIN
wr_din[15] => mem.DATAIN15
wr_din[16] => mem~19.DATAIN
wr_din[16] => mem.DATAIN16
wr_din[17] => mem~18.DATAIN
wr_din[17] => mem.DATAIN17
wr_din[18] => mem~17.DATAIN
wr_din[18] => mem.DATAIN18
wr_din[19] => mem~16.DATAIN
wr_din[19] => mem.DATAIN19
wr_din[20] => mem~15.DATAIN
wr_din[20] => mem.DATAIN20
wr_din[21] => mem~14.DATAIN
wr_din[21] => mem.DATAIN21
wr_din[22] => mem~13.DATAIN
wr_din[22] => mem.DATAIN22
wr_din[23] => mem~12.DATAIN
wr_din[23] => mem.DATAIN23
wr_din[24] => mem~11.DATAIN
wr_din[24] => mem.DATAIN24
wr_din[25] => mem~10.DATAIN
wr_din[25] => mem.DATAIN25
wr_din[26] => mem~9.DATAIN
wr_din[26] => mem.DATAIN26
wr_din[27] => mem~8.DATAIN
wr_din[27] => mem.DATAIN27
wr_din[28] => mem~7.DATAIN
wr_din[28] => mem.DATAIN28
wr_din[29] => mem~6.DATAIN
wr_din[29] => mem.DATAIN29
wr_din[30] => mem~5.DATAIN
wr_din[30] => mem.DATAIN30
wr_din[31] => mem~4.DATAIN
wr_din[31] => mem.DATAIN31
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= rd_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= rd_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= rd_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= rd_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= rd_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= rd_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= rd_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= rd_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[16] <= rd_dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[17] <= rd_dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[18] <= rd_dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[19] <= rd_dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[20] <= rd_dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[21] <= rd_dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[22] <= rd_dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[23] <= rd_dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[24] <= rd_dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[25] <= rd_dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[26] <= rd_dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[27] <= rd_dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[28] <= rd_dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[29] <= rd_dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[30] <= rd_dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[31] <= rd_dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus
d2b_fifo_q[0] => dout.DATAB
d2b_fifo_q[0] => shiftreg.DATAB
d2b_fifo_q[1] => dout.DATAB
d2b_fifo_q[1] => shiftreg.DATAB
d2b_fifo_q[2] => dout.DATAB
d2b_fifo_q[2] => shiftreg.DATAB
d2b_fifo_q[3] => dout.DATAB
d2b_fifo_q[3] => shiftreg.DATAB
d2b_fifo_q[4] => dout.DATAB
d2b_fifo_q[4] => shiftreg.DATAB
d2b_fifo_q[5] => dout.DATAB
d2b_fifo_q[5] => shiftreg.DATAB
d2b_fifo_q[6] => dout.DATAB
d2b_fifo_q[6] => shiftreg.DATAB
d2b_fifo_q[7] => dout.DATAB
d2b_fifo_q[7] => shiftreg.DATAB
d2b_fifo_q[8] => shiftreg.DATAB
d2b_fifo_q[8] => shiftreg.DATAB
d2b_fifo_q[9] => shiftreg.DATAB
d2b_fifo_q[9] => shiftreg.DATAB
d2b_fifo_q[10] => shiftreg.DATAB
d2b_fifo_q[10] => shiftreg.DATAB
d2b_fifo_q[11] => shiftreg.DATAB
d2b_fifo_q[11] => shiftreg.DATAB
d2b_fifo_q[12] => shiftreg.DATAB
d2b_fifo_q[12] => shiftreg.DATAB
d2b_fifo_q[13] => shiftreg.DATAB
d2b_fifo_q[13] => shiftreg.DATAB
d2b_fifo_q[14] => shiftreg.DATAB
d2b_fifo_q[14] => shiftreg.DATAB
d2b_fifo_q[15] => shiftreg.DATAB
d2b_fifo_q[15] => shiftreg.DATAB
d2b_fifo_q[16] => shiftreg.DATAB
d2b_fifo_q[16] => shiftreg.DATAB
d2b_fifo_q[17] => shiftreg.DATAB
d2b_fifo_q[17] => shiftreg.DATAB
d2b_fifo_q[18] => shiftreg.DATAB
d2b_fifo_q[18] => shiftreg.DATAB
d2b_fifo_q[19] => shiftreg.DATAB
d2b_fifo_q[19] => shiftreg.DATAB
d2b_fifo_q[20] => shiftreg.DATAB
d2b_fifo_q[20] => shiftreg.DATAB
d2b_fifo_q[21] => shiftreg.DATAB
d2b_fifo_q[21] => shiftreg.DATAB
d2b_fifo_q[22] => shiftreg.DATAB
d2b_fifo_q[22] => shiftreg.DATAB
d2b_fifo_q[23] => shiftreg.DATAB
d2b_fifo_q[23] => shiftreg.DATAB
d2b_fifo_q[24] => shiftreg.DATAB
d2b_fifo_q[24] => shiftreg.DATAB
d2b_fifo_q[25] => shiftreg.DATAB
d2b_fifo_q[25] => shiftreg.DATAB
d2b_fifo_q[26] => shiftreg.DATAB
d2b_fifo_q[26] => shiftreg.DATAB
d2b_fifo_q[27] => shiftreg.DATAB
d2b_fifo_q[27] => shiftreg.DATAB
d2b_fifo_q[28] => shiftreg.DATAB
d2b_fifo_q[28] => shiftreg.DATAB
d2b_fifo_q[29] => shiftreg.DATAB
d2b_fifo_q[29] => shiftreg.DATAB
d2b_fifo_q[30] => shiftreg.DATAB
d2b_fifo_q[30] => shiftreg.DATAB
d2b_fifo_q[31] => shiftreg.DATAB
d2b_fifo_q[31] => shiftreg.DATAB
d2b_fifo_rdreq <= d2b_fifo_rdreq_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_empty => d2b_fifo_rdreq_int.IN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_ready => remword_next.IN1
dout_ready => remword_next.IN1
dout_ready => process_0.IN1
dout_ready => process_0.IN1
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
clk => shiftreg[16].CLK
clk => shiftreg[17].CLK
clk => shiftreg[18].CLK
clk => shiftreg[19].CLK
clk => shiftreg[20].CLK
clk => shiftreg[21].CLK
clk => shiftreg[22].CLK
clk => shiftreg[23].CLK
clk => shiftreg[24].CLK
clk => shiftreg[25].CLK
clk => shiftreg[26].CLK
clk => shiftreg[27].CLK
clk => shiftreg[28].CLK
clk => shiftreg[29].CLK
clk => shiftreg[30].CLK
clk => shiftreg[31].CLK
clk => dout_valid~reg0.CLK
clk => d2b_fifo_valid.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => remword[0].CLK
clk => remword[1].CLK
clk => remword[2].CLK
reset => remword.OUTPUTSELECT
reset => remword.OUTPUTSELECT
reset => remword.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => shiftreg[0].ENA
reset => shiftreg[1].ENA
reset => shiftreg[2].ENA
reset => shiftreg[3].ENA
reset => shiftreg[4].ENA
reset => shiftreg[5].ENA
reset => shiftreg[6].ENA
reset => shiftreg[7].ENA
reset => shiftreg[8].ENA
reset => shiftreg[9].ENA
reset => shiftreg[10].ENA
reset => shiftreg[11].ENA
reset => shiftreg[12].ENA
reset => shiftreg[13].ENA
reset => shiftreg[14].ENA
reset => shiftreg[15].ENA
reset => shiftreg[16].ENA
reset => shiftreg[17].ENA
reset => shiftreg[18].ENA
reset => shiftreg[19].ENA
reset => shiftreg[20].ENA
reset => shiftreg[21].ENA
reset => shiftreg[22].ENA
reset => shiftreg[23].ENA
reset => shiftreg[24].ENA
reset => shiftreg[25].ENA
reset => shiftreg[26].ENA
reset => shiftreg[27].ENA
reset => shiftreg[28].ENA
reset => shiftreg[29].ENA
reset => shiftreg[30].ENA
reset => shiftreg[31].ENA
reset => dout_valid~reg0.ENA
reset => d2b_fifo_valid.ENA


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut
clk => top_level:u_top_level.clk125
enb => top_level:u_top_level.enb
reset => top_level:u_top_level.reset
din[0] => top_level:u_top_level.din[0]
din[1] => top_level:u_top_level.din[1]
din[2] => top_level:u_top_level.din[2]
din[3] => top_level:u_top_level.din[3]
din[4] => top_level:u_top_level.din[4]
din[5] => top_level:u_top_level.din[5]
din[6] => top_level:u_top_level.din[6]
din[7] => top_level:u_top_level.din[7]
din[8] => top_level:u_top_level.din[8]
din[9] => top_level:u_top_level.din[9]
din[10] => top_level:u_top_level.din[10]
din[11] => top_level:u_top_level.din[11]
din[12] => top_level:u_top_level.din[12]
din[13] => top_level:u_top_level.din[13]
din[14] => top_level:u_top_level.din[14]
din[15] => top_level:u_top_level.din[15]
din[16] => top_level:u_top_level.din[16]
din[17] => top_level:u_top_level.din[17]
din[18] => top_level:u_top_level.din[18]
din[19] => top_level:u_top_level.din[19]
din[20] => top_level:u_top_level.din[20]
din[21] => top_level:u_top_level.din[21]
din[22] => top_level:u_top_level.din[22]
din[23] => top_level:u_top_level.din[23]
din[24] => top_level:u_top_level.din[24]
din[25] => top_level:u_top_level.din[25]
din[26] => top_level:u_top_level.din[26]
din[27] => top_level:u_top_level.din[27]
din[28] => top_level:u_top_level.din[28]
din[29] => top_level:u_top_level.din[29]
din[30] => top_level:u_top_level.din[30]
din[31] => top_level:u_top_level.din[31]
dout[0] <= top_level:u_top_level.dout[0]
dout[1] <= top_level:u_top_level.dout[1]
dout[2] <= top_level:u_top_level.dout[2]
dout[3] <= top_level:u_top_level.dout[3]
dout[4] <= top_level:u_top_level.dout[4]
dout[5] <= top_level:u_top_level.dout[5]
dout[6] <= top_level:u_top_level.dout[6]
dout[7] <= top_level:u_top_level.dout[7]
dout[8] <= top_level:u_top_level.dout[8]
dout[9] <= top_level:u_top_level.dout[9]
dout[10] <= top_level:u_top_level.dout[10]
dout[11] <= top_level:u_top_level.dout[11]
dout[12] <= top_level:u_top_level.dout[12]
dout[13] <= top_level:u_top_level.dout[13]
dout[14] <= top_level:u_top_level.dout[14]
dout[15] <= top_level:u_top_level.dout[15]
dout[16] <= top_level:u_top_level.dout[16]
dout[17] <= top_level:u_top_level.dout[17]
dout[18] <= top_level:u_top_level.dout[18]
dout[19] <= top_level:u_top_level.dout[19]
dout[20] <= top_level:u_top_level.dout[20]
dout[21] <= top_level:u_top_level.dout[21]
dout[22] <= top_level:u_top_level.dout[22]
dout[23] <= top_level:u_top_level.dout[23]
dout[24] <= top_level:u_top_level.dout[24]
dout[25] <= top_level:u_top_level.dout[25]
dout[26] <= top_level:u_top_level.dout[26]
dout[27] <= top_level:u_top_level.dout[27]
dout[28] <= top_level:u_top_level.dout[28]
dout[29] <= top_level:u_top_level.dout[29]
dout[30] <= top_level:u_top_level.dout[30]
dout[31] <= top_level:u_top_level.dout[31]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level
clk125 => in_adapt:in_adapter.clk_a
clk125 => in_adapt:in_adapter.clk_b
clk125 => out_adapt:out_adapter.clk_a
clk125 => out_adapt:out_adapter.clk_b
reset => in_adapt:in_adapter.reset
reset => out_adapt:out_adapter.reset
enb => in_adapt:in_adapter.enb
enb => out_adapt:out_adapter.enb
din[0] => in_adapt:in_adapter.din[0]
din[1] => in_adapt:in_adapter.din[1]
din[2] => in_adapt:in_adapter.din[2]
din[3] => in_adapt:in_adapter.din[3]
din[4] => in_adapt:in_adapter.din[4]
din[5] => in_adapt:in_adapter.din[5]
din[6] => in_adapt:in_adapter.din[6]
din[7] => in_adapt:in_adapter.din[7]
din[8] => in_adapt:in_adapter.din[8]
din[9] => in_adapt:in_adapter.din[9]
din[10] => in_adapt:in_adapter.din[10]
din[11] => in_adapt:in_adapter.din[11]
din[12] => in_adapt:in_adapter.din[12]
din[13] => in_adapt:in_adapter.din[13]
din[14] => in_adapt:in_adapter.din[14]
din[15] => in_adapt:in_adapter.din[15]
din[16] => in_adapt:in_adapter.din[16]
din[17] => in_adapt:in_adapter.din[17]
din[18] => in_adapt:in_adapter.din[18]
din[19] => in_adapt:in_adapter.din[19]
din[20] => in_adapt:in_adapter.din[20]
din[21] => in_adapt:in_adapter.din[21]
din[22] => in_adapt:in_adapter.din[22]
din[23] => in_adapt:in_adapter.din[23]
din[24] => in_adapt:in_adapter.din[24]
din[25] => in_adapt:in_adapter.din[25]
din[26] => in_adapt:in_adapter.din[26]
din[27] => in_adapt:in_adapter.din[27]
din[28] => in_adapt:in_adapter.din[28]
din[29] => in_adapt:in_adapter.din[29]
din[30] => in_adapt:in_adapter.din[30]
din[31] => in_adapt:in_adapter.din[31]
dout[0] <= out_adapt:out_adapter.dout[0]
dout[1] <= out_adapt:out_adapter.dout[1]
dout[2] <= out_adapt:out_adapter.dout[2]
dout[3] <= out_adapt:out_adapter.dout[3]
dout[4] <= out_adapt:out_adapter.dout[4]
dout[5] <= out_adapt:out_adapter.dout[5]
dout[6] <= out_adapt:out_adapter.dout[6]
dout[7] <= out_adapt:out_adapter.dout[7]
dout[8] <= out_adapt:out_adapter.dout[8]
dout[9] <= out_adapt:out_adapter.dout[9]
dout[10] <= out_adapt:out_adapter.dout[10]
dout[11] <= out_adapt:out_adapter.dout[11]
dout[12] <= out_adapt:out_adapter.dout[12]
dout[13] <= out_adapt:out_adapter.dout[13]
dout[14] <= out_adapt:out_adapter.dout[14]
dout[15] <= out_adapt:out_adapter.dout[15]
dout[16] <= out_adapt:out_adapter.dout[16]
dout[17] <= out_adapt:out_adapter.dout[17]
dout[18] <= out_adapt:out_adapter.dout[18]
dout[19] <= out_adapt:out_adapter.dout[19]
dout[20] <= out_adapt:out_adapter.dout[20]
dout[21] <= out_adapt:out_adapter.dout[21]
dout[22] <= out_adapt:out_adapter.dout[22]
dout[23] <= out_adapt:out_adapter.dout[23]
dout[24] <= out_adapt:out_adapter.dout[24]
dout[25] <= out_adapt:out_adapter.dout[25]
dout[26] <= out_adapt:out_adapter.dout[26]
dout[27] <= out_adapt:out_adapter.dout[27]
dout[28] <= out_adapt:out_adapter.dout[28]
dout[29] <= out_adapt:out_adapter.dout[29]
dout[30] <= out_adapt:out_adapter.dout[30]
dout[31] <= out_adapt:out_adapter.dout[31]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter
clk_a => in_storing:entry.clk_a
clk_a => fifo:buf.wrclk
clk_b => fifo:buf.rdclk
clk_b => in_conv:output.clk_b
enb => in_storing:entry.enb
enb => in_conv:output.enb
reset => in_storing:entry.reset
reset => in_conv:output.reset
din[0] => in_storing:entry.din[0]
din[1] => in_storing:entry.din[1]
din[2] => in_storing:entry.din[2]
din[3] => in_storing:entry.din[3]
din[4] => in_storing:entry.din[4]
din[5] => in_storing:entry.din[5]
din[6] => in_storing:entry.din[6]
din[7] => in_storing:entry.din[7]
din[8] => in_storing:entry.din[8]
din[9] => in_storing:entry.din[9]
din[10] => in_storing:entry.din[10]
din[11] => in_storing:entry.din[11]
din[12] => in_storing:entry.din[12]
din[13] => in_storing:entry.din[13]
din[14] => in_storing:entry.din[14]
din[15] => in_storing:entry.din[15]
din[16] => in_storing:entry.din[16]
din[17] => in_storing:entry.din[17]
din[18] => in_storing:entry.din[18]
din[19] => in_storing:entry.din[19]
din[20] => in_storing:entry.din[20]
din[21] => in_storing:entry.din[21]
din[22] => in_storing:entry.din[22]
din[23] => in_storing:entry.din[23]
din[24] => in_storing:entry.din[24]
din[25] => in_storing:entry.din[25]
din[26] => in_storing:entry.din[26]
din[27] => in_storing:entry.din[27]
din[28] => in_storing:entry.din[28]
din[29] => in_storing:entry.din[29]
din[30] => in_storing:entry.din[30]
din[31] => in_storing:entry.din[31]
ast_source_ready => in_conv:output.ast_source_ready
ast_source_valid <= in_conv:output.ast_source_valid
ast_source_sop <= in_conv:output.ast_source_sop
ast_source_eop <= in_conv:output.ast_source_eop
ast_source_data[0] <= in_conv:output.ast_source_data[0]
ast_source_data[1] <= in_conv:output.ast_source_data[1]
ast_source_data[2] <= in_conv:output.ast_source_data[2]
ast_source_data[3] <= in_conv:output.ast_source_data[3]
ast_source_data[4] <= in_conv:output.ast_source_data[4]
ast_source_data[5] <= in_conv:output.ast_source_data[5]
ast_source_data[6] <= in_conv:output.ast_source_data[6]
ast_source_data[7] <= in_conv:output.ast_source_data[7]
ast_source_data[8] <= in_conv:output.ast_source_data[8]
ast_source_data[9] <= in_conv:output.ast_source_data[9]
ast_source_data[10] <= in_conv:output.ast_source_data[10]
ast_source_data[11] <= in_conv:output.ast_source_data[11]
ast_source_data[12] <= in_conv:output.ast_source_data[12]
ast_source_data[13] <= in_conv:output.ast_source_data[13]
ast_source_data[14] <= in_conv:output.ast_source_data[14]
ast_source_data[15] <= in_conv:output.ast_source_data[15]
ast_source_data[16] <= in_conv:output.ast_source_data[16]
ast_source_data[17] <= in_conv:output.ast_source_data[17]
ast_source_data[18] <= in_conv:output.ast_source_data[18]
ast_source_data[19] <= in_conv:output.ast_source_data[19]
ast_source_data[20] <= in_conv:output.ast_source_data[20]
ast_source_data[21] <= in_conv:output.ast_source_data[21]
ast_source_data[22] <= in_conv:output.ast_source_data[22]
ast_source_data[23] <= in_conv:output.ast_source_data[23]
ast_source_data[24] <= in_conv:output.ast_source_data[24]
ast_source_data[25] <= in_conv:output.ast_source_data[25]
ast_source_data[26] <= in_conv:output.ast_source_data[26]
ast_source_data[27] <= in_conv:output.ast_source_data[27]
ast_source_data[28] <= in_conv:output.ast_source_data[28]
ast_source_data[29] <= in_conv:output.ast_source_data[29]
ast_source_data[30] <= in_conv:output.ast_source_data[30]
ast_source_data[31] <= in_conv:output.ast_source_data[31]
ast_source_channel[0] <= in_conv:output.ast_source_channel[0]
ast_source_channel[1] <= in_conv:output.ast_source_channel[1]
ast_source_channel[2] <= in_conv:output.ast_source_channel[2]
ast_source_channel[3] <= in_conv:output.ast_source_channel[3]
ast_source_channel[4] <= in_conv:output.ast_source_channel[4]
ast_source_channel[5] <= in_conv:output.ast_source_channel[5]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_storing:entry
clk_a => s_wren.CLK
clk_a => s_data[0].CLK
clk_a => s_data[1].CLK
clk_a => s_data[2].CLK
clk_a => s_data[3].CLK
clk_a => s_data[4].CLK
clk_a => s_data[5].CLK
clk_a => s_data[6].CLK
clk_a => s_data[7].CLK
clk_a => s_data[8].CLK
clk_a => s_data[9].CLK
clk_a => s_data[10].CLK
clk_a => s_data[11].CLK
clk_a => s_data[12].CLK
clk_a => s_data[13].CLK
clk_a => s_data[14].CLK
clk_a => s_data[15].CLK
clk_a => s_data[16].CLK
clk_a => s_data[17].CLK
clk_a => s_data[18].CLK
clk_a => s_data[19].CLK
clk_a => s_data[20].CLK
clk_a => s_data[21].CLK
clk_a => s_data[22].CLK
clk_a => s_data[23].CLK
clk_a => s_data[24].CLK
clk_a => s_data[25].CLK
clk_a => s_data[26].CLK
clk_a => s_data[27].CLK
clk_a => s_data[28].CLK
clk_a => s_data[29].CLK
clk_a => s_data[30].CLK
clk_a => s_data[31].CLK
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_wren.DATAIN
reset => s_wren.ACLR
din[0] => s_data.DATAB
din[1] => s_data.DATAB
din[2] => s_data.DATAB
din[3] => s_data.DATAB
din[4] => s_data.DATAB
din[5] => s_data.DATAB
din[6] => s_data.DATAB
din[7] => s_data.DATAB
din[8] => s_data.DATAB
din[9] => s_data.DATAB
din[10] => s_data.DATAB
din[11] => s_data.DATAB
din[12] => s_data.DATAB
din[13] => s_data.DATAB
din[14] => s_data.DATAB
din[15] => s_data.DATAB
din[16] => s_data.DATAB
din[17] => s_data.DATAB
din[18] => s_data.DATAB
din[19] => s_data.DATAB
din[20] => s_data.DATAB
din[21] => s_data.DATAB
din[22] => s_data.DATAB
din[23] => s_data.DATAB
din[24] => s_data.DATAB
din[25] => s_data.DATAB
din[26] => s_data.DATAB
din[27] => s_data.DATAB
din[28] => s_data.DATAB
din[29] => s_data.DATAB
din[30] => s_data.DATAB
din[31] => s_data.DATAB
data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
wrreq <= s_wren.DB_MAX_OUTPUT_PORT_TYPE
rdempty => ~NO_FANOUT~
wrfull => ~NO_FANOUT~


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
data[16] => dcfifo_aol1:auto_generated.data[16]
data[17] => dcfifo_aol1:auto_generated.data[17]
data[18] => dcfifo_aol1:auto_generated.data[18]
data[19] => dcfifo_aol1:auto_generated.data[19]
data[20] => dcfifo_aol1:auto_generated.data[20]
data[21] => dcfifo_aol1:auto_generated.data[21]
data[22] => dcfifo_aol1:auto_generated.data[22]
data[23] => dcfifo_aol1:auto_generated.data[23]
data[24] => dcfifo_aol1:auto_generated.data[24]
data[25] => dcfifo_aol1:auto_generated.data[25]
data[26] => dcfifo_aol1:auto_generated.data[26]
data[27] => dcfifo_aol1:auto_generated.data[27]
data[28] => dcfifo_aol1:auto_generated.data[28]
data[29] => dcfifo_aol1:auto_generated.data[29]
data[30] => dcfifo_aol1:auto_generated.data[30]
data[31] => dcfifo_aol1:auto_generated.data[31]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
q[16] <= dcfifo_aol1:auto_generated.q[16]
q[17] <= dcfifo_aol1:auto_generated.q[17]
q[18] <= dcfifo_aol1:auto_generated.q[18]
q[19] <= dcfifo_aol1:auto_generated.q[19]
q[20] <= dcfifo_aol1:auto_generated.q[20]
q[21] <= dcfifo_aol1:auto_generated.q[21]
q[22] <= dcfifo_aol1:auto_generated.q[22]
q[23] <= dcfifo_aol1:auto_generated.q[23]
q[24] <= dcfifo_aol1:auto_generated.q[24]
q[25] <= dcfifo_aol1:auto_generated.q[25]
q[26] <= dcfifo_aol1:auto_generated.q[26]
q[27] <= dcfifo_aol1:auto_generated.q[27]
q[28] <= dcfifo_aol1:auto_generated.q[28]
q[29] <= dcfifo_aol1:auto_generated.q[29]
q[30] <= dcfifo_aol1:auto_generated.q[30]
q[31] <= dcfifo_aol1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_aol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aol1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
data[0] => altsyncram_0la1:fifo_ram.data_a[0]
data[1] => altsyncram_0la1:fifo_ram.data_a[1]
data[2] => altsyncram_0la1:fifo_ram.data_a[2]
data[3] => altsyncram_0la1:fifo_ram.data_a[3]
data[4] => altsyncram_0la1:fifo_ram.data_a[4]
data[5] => altsyncram_0la1:fifo_ram.data_a[5]
data[6] => altsyncram_0la1:fifo_ram.data_a[6]
data[7] => altsyncram_0la1:fifo_ram.data_a[7]
data[8] => altsyncram_0la1:fifo_ram.data_a[8]
data[9] => altsyncram_0la1:fifo_ram.data_a[9]
data[10] => altsyncram_0la1:fifo_ram.data_a[10]
data[11] => altsyncram_0la1:fifo_ram.data_a[11]
data[12] => altsyncram_0la1:fifo_ram.data_a[12]
data[13] => altsyncram_0la1:fifo_ram.data_a[13]
data[14] => altsyncram_0la1:fifo_ram.data_a[14]
data[15] => altsyncram_0la1:fifo_ram.data_a[15]
data[16] => altsyncram_0la1:fifo_ram.data_a[16]
data[17] => altsyncram_0la1:fifo_ram.data_a[17]
data[18] => altsyncram_0la1:fifo_ram.data_a[18]
data[19] => altsyncram_0la1:fifo_ram.data_a[19]
data[20] => altsyncram_0la1:fifo_ram.data_a[20]
data[21] => altsyncram_0la1:fifo_ram.data_a[21]
data[22] => altsyncram_0la1:fifo_ram.data_a[22]
data[23] => altsyncram_0la1:fifo_ram.data_a[23]
data[24] => altsyncram_0la1:fifo_ram.data_a[24]
data[25] => altsyncram_0la1:fifo_ram.data_a[25]
data[26] => altsyncram_0la1:fifo_ram.data_a[26]
data[27] => altsyncram_0la1:fifo_ram.data_a[27]
data[28] => altsyncram_0la1:fifo_ram.data_a[28]
data[29] => altsyncram_0la1:fifo_ram.data_a[29]
data[30] => altsyncram_0la1:fifo_ram.data_a[30]
data[31] => altsyncram_0la1:fifo_ram.data_a[31]
q[0] <= altsyncram_0la1:fifo_ram.q_b[0]
q[1] <= altsyncram_0la1:fifo_ram.q_b[1]
q[2] <= altsyncram_0la1:fifo_ram.q_b[2]
q[3] <= altsyncram_0la1:fifo_ram.q_b[3]
q[4] <= altsyncram_0la1:fifo_ram.q_b[4]
q[5] <= altsyncram_0la1:fifo_ram.q_b[5]
q[6] <= altsyncram_0la1:fifo_ram.q_b[6]
q[7] <= altsyncram_0la1:fifo_ram.q_b[7]
q[8] <= altsyncram_0la1:fifo_ram.q_b[8]
q[9] <= altsyncram_0la1:fifo_ram.q_b[9]
q[10] <= altsyncram_0la1:fifo_ram.q_b[10]
q[11] <= altsyncram_0la1:fifo_ram.q_b[11]
q[12] <= altsyncram_0la1:fifo_ram.q_b[12]
q[13] <= altsyncram_0la1:fifo_ram.q_b[13]
q[14] <= altsyncram_0la1:fifo_ram.q_b[14]
q[15] <= altsyncram_0la1:fifo_ram.q_b[15]
q[16] <= altsyncram_0la1:fifo_ram.q_b[16]
q[17] <= altsyncram_0la1:fifo_ram.q_b[17]
q[18] <= altsyncram_0la1:fifo_ram.q_b[18]
q[19] <= altsyncram_0la1:fifo_ram.q_b[19]
q[20] <= altsyncram_0la1:fifo_ram.q_b[20]
q[21] <= altsyncram_0la1:fifo_ram.q_b[21]
q[22] <= altsyncram_0la1:fifo_ram.q_b[22]
q[23] <= altsyncram_0la1:fifo_ram.q_b[23]
q[24] <= altsyncram_0la1:fifo_ram.q_b[24]
q[25] <= altsyncram_0la1:fifo_ram.q_b[25]
q[26] <= altsyncram_0la1:fifo_ram.q_b[26]
q[27] <= altsyncram_0la1:fifo_ram.q_b[27]
q[28] <= altsyncram_0la1:fifo_ram.q_b[28]
q[29] <= altsyncram_0la1:fifo_ram.q_b[29]
q[30] <= altsyncram_0la1:fifo_ram.q_b[30]
q[31] <= altsyncram_0la1:fifo_ram.q_b[31]
rdclk => a_graycounter_mh6:rdptr_g1p.clock
rdclk => altsyncram_0la1:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ivb:wrptr_g1p.clock
wrclk => altsyncram_0la1:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe15.clock
d[0] => dffpipe_c09:dffpipe15.d[0]
d[1] => dffpipe_c09:dffpipe15.d[1]
d[2] => dffpipe_c09:dffpipe15.d[2]
d[3] => dffpipe_c09:dffpipe15.d[3]
d[4] => dffpipe_c09:dffpipe15.d[4]
d[5] => dffpipe_c09:dffpipe15.d[5]
d[6] => dffpipe_c09:dffpipe15.d[6]
d[7] => dffpipe_c09:dffpipe15.d[7]
d[8] => dffpipe_c09:dffpipe15.d[8]
d[9] => dffpipe_c09:dffpipe15.d[9]
d[10] => dffpipe_c09:dffpipe15.d[10]
q[0] <= dffpipe_c09:dffpipe15.q[0]
q[1] <= dffpipe_c09:dffpipe15.q[1]
q[2] <= dffpipe_c09:dffpipe15.q[2]
q[3] <= dffpipe_c09:dffpipe15.q[3]
q[4] <= dffpipe_c09:dffpipe15.q[4]
q[5] <= dffpipe_c09:dffpipe15.q[5]
q[6] <= dffpipe_c09:dffpipe15.q[6]
q[7] <= dffpipe_c09:dffpipe15.q[7]
q[8] <= dffpipe_c09:dffpipe15.q[8]
q[9] <= dffpipe_c09:dffpipe15.q[9]
q[10] <= dffpipe_c09:dffpipe15.q[10]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output
clk_b => s_data[0].CLK
clk_b => s_data[1].CLK
clk_b => s_data[2].CLK
clk_b => s_data[3].CLK
clk_b => s_data[4].CLK
clk_b => s_data[5].CLK
clk_b => s_data[6].CLK
clk_b => s_data[7].CLK
clk_b => s_data[8].CLK
clk_b => s_data[9].CLK
clk_b => s_data[10].CLK
clk_b => s_data[11].CLK
clk_b => s_data[12].CLK
clk_b => s_data[13].CLK
clk_b => s_data[14].CLK
clk_b => s_data[15].CLK
clk_b => s_data[16].CLK
clk_b => s_data[17].CLK
clk_b => s_data[18].CLK
clk_b => s_data[19].CLK
clk_b => s_data[20].CLK
clk_b => s_data[21].CLK
clk_b => s_data[22].CLK
clk_b => s_data[23].CLK
clk_b => s_data[24].CLK
clk_b => s_data[25].CLK
clk_b => s_data[26].CLK
clk_b => s_data[27].CLK
clk_b => s_data[28].CLK
clk_b => s_data[29].CLK
clk_b => s_data[30].CLK
clk_b => s_data[31].CLK
clk_b => s_valid.CLK
clk_b => s_rden.CLK
clk_b => state~4.DATAIN
enb => ~NO_FANOUT~
reset => s_valid.ACLR
reset => s_rden.ACLR
reset => state~6.DATAIN
rdreq <= s_rden.DB_MAX_OUTPUT_PORT_TYPE
q[0] => s_data[0].DATAIN
q[1] => s_data[1].DATAIN
q[2] => s_data[2].DATAIN
q[3] => s_data[3].DATAIN
q[4] => s_data[4].DATAIN
q[5] => s_data[5].DATAIN
q[6] => s_data[6].DATAIN
q[7] => s_data[7].DATAIN
q[8] => s_data[8].DATAIN
q[9] => s_data[9].DATAIN
q[10] => s_data[10].DATAIN
q[11] => s_data[11].DATAIN
q[12] => s_data[12].DATAIN
q[13] => s_data[13].DATAIN
q[14] => s_data[14].DATAIN
q[15] => s_data[15].DATAIN
q[16] => s_data[16].DATAIN
q[17] => s_data[17].DATAIN
q[18] => s_data[18].DATAIN
q[19] => s_data[19].DATAIN
q[20] => s_data[20].DATAIN
q[21] => s_data[21].DATAIN
q[22] => s_data[22].DATAIN
q[23] => s_data[23].DATAIN
q[24] => s_data[24].DATAIN
q[25] => s_data[25].DATAIN
q[26] => s_data[26].DATAIN
q[27] => s_data[27].DATAIN
q[28] => s_data[28].DATAIN
q[29] => s_data[29].DATAIN
q[30] => s_data[30].DATAIN
q[31] => s_data[31].DATAIN
rdempty => state.OUTPUTSELECT
rdempty => state.OUTPUTSELECT
rdempty => state.OUTPUTSELECT
rdempty => s_rden.OUTPUTSELECT
wrfull => ~NO_FANOUT~
ast_source_ready => s_valid.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_valid <= s_valid.DB_MAX_OUTPUT_PORT_TYPE
ast_source_sop <= ast_source_sop.DB_MAX_OUTPUT_PORT_TYPE
ast_source_eop <= comb.DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
ast_source_channel[0] <= <GND>
ast_source_channel[1] <= <GND>
ast_source_channel[2] <= <GND>
ast_source_channel[3] <= <GND>
ast_source_channel[4] <= <GND>
ast_source_channel[5] <= <GND>


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter
clk_a => fifo_out:fifo.rdclk
clk_a => out_stream:output2.clk_a
clk_b => out_storing:entry2.clk_b
clk_b => fifo_out:fifo.wrclk
enb => out_storing:entry2.enb
enb => out_stream:output2.enb
reset => out_storing:entry2.reset
reset => out_stream:output2.reset
dout[0] <= out_stream:output2.dout[0]
dout[1] <= out_stream:output2.dout[1]
dout[2] <= out_stream:output2.dout[2]
dout[3] <= out_stream:output2.dout[3]
dout[4] <= out_stream:output2.dout[4]
dout[5] <= out_stream:output2.dout[5]
dout[6] <= out_stream:output2.dout[6]
dout[7] <= out_stream:output2.dout[7]
dout[8] <= out_stream:output2.dout[8]
dout[9] <= out_stream:output2.dout[9]
dout[10] <= out_stream:output2.dout[10]
dout[11] <= out_stream:output2.dout[11]
dout[12] <= out_stream:output2.dout[12]
dout[13] <= out_stream:output2.dout[13]
dout[14] <= out_stream:output2.dout[14]
dout[15] <= out_stream:output2.dout[15]
dout[16] <= out_stream:output2.dout[16]
dout[17] <= out_stream:output2.dout[17]
dout[18] <= out_stream:output2.dout[18]
dout[19] <= out_stream:output2.dout[19]
dout[20] <= out_stream:output2.dout[20]
dout[21] <= out_stream:output2.dout[21]
dout[22] <= out_stream:output2.dout[22]
dout[23] <= out_stream:output2.dout[23]
dout[24] <= out_stream:output2.dout[24]
dout[25] <= out_stream:output2.dout[25]
dout[26] <= out_stream:output2.dout[26]
dout[27] <= out_stream:output2.dout[27]
dout[28] <= out_stream:output2.dout[28]
dout[29] <= out_stream:output2.dout[29]
dout[30] <= out_stream:output2.dout[30]
dout[31] <= out_stream:output2.dout[31]
ast_sink_ready <= out_storing:entry2.ast_sink_ready
ast_sink_valid => out_storing:entry2.ast_sink_valid
ast_sink_sop => out_storing:entry2.ast_sink_sop
ast_sink_eop => out_storing:entry2.ast_sink_eop
ast_sink_data[0] => out_storing:entry2.ast_sink_data[0]
ast_sink_data[1] => out_storing:entry2.ast_sink_data[1]
ast_sink_data[2] => out_storing:entry2.ast_sink_data[2]
ast_sink_data[3] => out_storing:entry2.ast_sink_data[3]
ast_sink_data[4] => out_storing:entry2.ast_sink_data[4]
ast_sink_data[5] => out_storing:entry2.ast_sink_data[5]
ast_sink_data[6] => out_storing:entry2.ast_sink_data[6]
ast_sink_data[7] => out_storing:entry2.ast_sink_data[7]
ast_sink_data[8] => out_storing:entry2.ast_sink_data[8]
ast_sink_data[9] => out_storing:entry2.ast_sink_data[9]
ast_sink_data[10] => out_storing:entry2.ast_sink_data[10]
ast_sink_data[11] => out_storing:entry2.ast_sink_data[11]
ast_sink_data[12] => out_storing:entry2.ast_sink_data[12]
ast_sink_data[13] => out_storing:entry2.ast_sink_data[13]
ast_sink_data[14] => out_storing:entry2.ast_sink_data[14]
ast_sink_data[15] => out_storing:entry2.ast_sink_data[15]
ast_sink_data[16] => out_storing:entry2.ast_sink_data[16]
ast_sink_data[17] => out_storing:entry2.ast_sink_data[17]
ast_sink_data[18] => out_storing:entry2.ast_sink_data[18]
ast_sink_data[19] => out_storing:entry2.ast_sink_data[19]
ast_sink_data[20] => out_storing:entry2.ast_sink_data[20]
ast_sink_data[21] => out_storing:entry2.ast_sink_data[21]
ast_sink_data[22] => out_storing:entry2.ast_sink_data[22]
ast_sink_data[23] => out_storing:entry2.ast_sink_data[23]
ast_sink_data[24] => out_storing:entry2.ast_sink_data[24]
ast_sink_data[25] => out_storing:entry2.ast_sink_data[25]
ast_sink_data[26] => out_storing:entry2.ast_sink_data[26]
ast_sink_data[27] => out_storing:entry2.ast_sink_data[27]
ast_sink_data[28] => out_storing:entry2.ast_sink_data[28]
ast_sink_data[29] => out_storing:entry2.ast_sink_data[29]
ast_sink_data[30] => out_storing:entry2.ast_sink_data[30]
ast_sink_data[31] => out_storing:entry2.ast_sink_data[31]
ast_sink_channel[0] => out_storing:entry2.ast_sink_channel[0]
ast_sink_channel[1] => out_storing:entry2.ast_sink_channel[1]
ast_sink_channel[2] => out_storing:entry2.ast_sink_channel[2]
ast_sink_channel[3] => out_storing:entry2.ast_sink_channel[3]
ast_sink_channel[4] => out_storing:entry2.ast_sink_channel[4]
ast_sink_channel[5] => out_storing:entry2.ast_sink_channel[5]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_storing:entry2
clk_b => s_ready.CLK
clk_b => s_write.CLK
clk_b => s_data[0].CLK
clk_b => s_data[1].CLK
clk_b => s_data[2].CLK
clk_b => s_data[3].CLK
clk_b => s_data[4].CLK
clk_b => s_data[5].CLK
clk_b => s_data[6].CLK
clk_b => s_data[7].CLK
clk_b => s_data[8].CLK
clk_b => s_data[9].CLK
clk_b => s_data[10].CLK
clk_b => s_data[11].CLK
clk_b => s_data[12].CLK
clk_b => s_data[13].CLK
clk_b => s_data[14].CLK
clk_b => s_data[15].CLK
clk_b => s_data[16].CLK
clk_b => s_data[17].CLK
clk_b => s_data[18].CLK
clk_b => s_data[19].CLK
clk_b => s_data[20].CLK
clk_b => s_data[21].CLK
clk_b => s_data[22].CLK
clk_b => s_data[23].CLK
clk_b => s_data[24].CLK
clk_b => s_data[25].CLK
clk_b => s_data[26].CLK
clk_b => s_data[27].CLK
clk_b => s_data[28].CLK
clk_b => s_data[29].CLK
clk_b => s_data[30].CLK
clk_b => s_data[31].CLK
clk_b => state.CLK
enb => ~NO_FANOUT~
reset => s_ready.ACLR
reset => s_write.ACLR
reset => s_data[0].ACLR
reset => s_data[1].ACLR
reset => s_data[2].ACLR
reset => s_data[3].ACLR
reset => s_data[4].ACLR
reset => s_data[5].ACLR
reset => s_data[6].ACLR
reset => s_data[7].ACLR
reset => s_data[8].ACLR
reset => s_data[9].ACLR
reset => s_data[10].ACLR
reset => s_data[11].ACLR
reset => s_data[12].ACLR
reset => s_data[13].ACLR
reset => s_data[14].ACLR
reset => s_data[15].ACLR
reset => s_data[16].ACLR
reset => s_data[17].ACLR
reset => s_data[18].ACLR
reset => s_data[19].ACLR
reset => s_data[20].ACLR
reset => s_data[21].ACLR
reset => s_data[22].ACLR
reset => s_data[23].ACLR
reset => s_data[24].ACLR
reset => s_data[25].ACLR
reset => s_data[26].ACLR
reset => s_data[27].ACLR
reset => s_data[28].ACLR
reset => s_data[29].ACLR
reset => s_data[30].ACLR
reset => s_data[31].ACLR
reset => state.PRESET
data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
wrreq <= s_write.DB_MAX_OUTPUT_PORT_TYPE
wrfull => s_ready.OUTPUTSELECT
wrfull => state.DATAA
ast_sink_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
ast_sink_valid => MEF_storing.IN1
ast_sink_sop => ~NO_FANOUT~
ast_sink_eop => ~NO_FANOUT~
ast_sink_data[0] => s_data.DATAB
ast_sink_data[1] => s_data.DATAB
ast_sink_data[2] => s_data.DATAB
ast_sink_data[3] => s_data.DATAB
ast_sink_data[4] => s_data.DATAB
ast_sink_data[5] => s_data.DATAB
ast_sink_data[6] => s_data.DATAB
ast_sink_data[7] => s_data.DATAB
ast_sink_data[8] => s_data.DATAB
ast_sink_data[9] => s_data.DATAB
ast_sink_data[10] => s_data.DATAB
ast_sink_data[11] => s_data.DATAB
ast_sink_data[12] => s_data.DATAB
ast_sink_data[13] => s_data.DATAB
ast_sink_data[14] => s_data.DATAB
ast_sink_data[15] => s_data.DATAB
ast_sink_data[16] => s_data.DATAB
ast_sink_data[17] => s_data.DATAB
ast_sink_data[18] => s_data.DATAB
ast_sink_data[19] => s_data.DATAB
ast_sink_data[20] => s_data.DATAB
ast_sink_data[21] => s_data.DATAB
ast_sink_data[22] => s_data.DATAB
ast_sink_data[23] => s_data.DATAB
ast_sink_data[24] => s_data.DATAB
ast_sink_data[25] => s_data.DATAB
ast_sink_data[26] => s_data.DATAB
ast_sink_data[27] => s_data.DATAB
ast_sink_data[28] => s_data.DATAB
ast_sink_data[29] => s_data.DATAB
ast_sink_data[30] => s_data.DATAB
ast_sink_data[31] => s_data.DATAB
ast_sink_channel[0] => ~NO_FANOUT~
ast_sink_channel[1] => ~NO_FANOUT~
ast_sink_channel[2] => ~NO_FANOUT~
ast_sink_channel[3] => ~NO_FANOUT~
ast_sink_channel[4] => ~NO_FANOUT~
ast_sink_channel[5] => ~NO_FANOUT~


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
data[16] => dcfifo_aol1:auto_generated.data[16]
data[17] => dcfifo_aol1:auto_generated.data[17]
data[18] => dcfifo_aol1:auto_generated.data[18]
data[19] => dcfifo_aol1:auto_generated.data[19]
data[20] => dcfifo_aol1:auto_generated.data[20]
data[21] => dcfifo_aol1:auto_generated.data[21]
data[22] => dcfifo_aol1:auto_generated.data[22]
data[23] => dcfifo_aol1:auto_generated.data[23]
data[24] => dcfifo_aol1:auto_generated.data[24]
data[25] => dcfifo_aol1:auto_generated.data[25]
data[26] => dcfifo_aol1:auto_generated.data[26]
data[27] => dcfifo_aol1:auto_generated.data[27]
data[28] => dcfifo_aol1:auto_generated.data[28]
data[29] => dcfifo_aol1:auto_generated.data[29]
data[30] => dcfifo_aol1:auto_generated.data[30]
data[31] => dcfifo_aol1:auto_generated.data[31]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
q[16] <= dcfifo_aol1:auto_generated.q[16]
q[17] <= dcfifo_aol1:auto_generated.q[17]
q[18] <= dcfifo_aol1:auto_generated.q[18]
q[19] <= dcfifo_aol1:auto_generated.q[19]
q[20] <= dcfifo_aol1:auto_generated.q[20]
q[21] <= dcfifo_aol1:auto_generated.q[21]
q[22] <= dcfifo_aol1:auto_generated.q[22]
q[23] <= dcfifo_aol1:auto_generated.q[23]
q[24] <= dcfifo_aol1:auto_generated.q[24]
q[25] <= dcfifo_aol1:auto_generated.q[25]
q[26] <= dcfifo_aol1:auto_generated.q[26]
q[27] <= dcfifo_aol1:auto_generated.q[27]
q[28] <= dcfifo_aol1:auto_generated.q[28]
q[29] <= dcfifo_aol1:auto_generated.q[29]
q[30] <= dcfifo_aol1:auto_generated.q[30]
q[31] <= dcfifo_aol1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_aol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aol1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
data[0] => altsyncram_0la1:fifo_ram.data_a[0]
data[1] => altsyncram_0la1:fifo_ram.data_a[1]
data[2] => altsyncram_0la1:fifo_ram.data_a[2]
data[3] => altsyncram_0la1:fifo_ram.data_a[3]
data[4] => altsyncram_0la1:fifo_ram.data_a[4]
data[5] => altsyncram_0la1:fifo_ram.data_a[5]
data[6] => altsyncram_0la1:fifo_ram.data_a[6]
data[7] => altsyncram_0la1:fifo_ram.data_a[7]
data[8] => altsyncram_0la1:fifo_ram.data_a[8]
data[9] => altsyncram_0la1:fifo_ram.data_a[9]
data[10] => altsyncram_0la1:fifo_ram.data_a[10]
data[11] => altsyncram_0la1:fifo_ram.data_a[11]
data[12] => altsyncram_0la1:fifo_ram.data_a[12]
data[13] => altsyncram_0la1:fifo_ram.data_a[13]
data[14] => altsyncram_0la1:fifo_ram.data_a[14]
data[15] => altsyncram_0la1:fifo_ram.data_a[15]
data[16] => altsyncram_0la1:fifo_ram.data_a[16]
data[17] => altsyncram_0la1:fifo_ram.data_a[17]
data[18] => altsyncram_0la1:fifo_ram.data_a[18]
data[19] => altsyncram_0la1:fifo_ram.data_a[19]
data[20] => altsyncram_0la1:fifo_ram.data_a[20]
data[21] => altsyncram_0la1:fifo_ram.data_a[21]
data[22] => altsyncram_0la1:fifo_ram.data_a[22]
data[23] => altsyncram_0la1:fifo_ram.data_a[23]
data[24] => altsyncram_0la1:fifo_ram.data_a[24]
data[25] => altsyncram_0la1:fifo_ram.data_a[25]
data[26] => altsyncram_0la1:fifo_ram.data_a[26]
data[27] => altsyncram_0la1:fifo_ram.data_a[27]
data[28] => altsyncram_0la1:fifo_ram.data_a[28]
data[29] => altsyncram_0la1:fifo_ram.data_a[29]
data[30] => altsyncram_0la1:fifo_ram.data_a[30]
data[31] => altsyncram_0la1:fifo_ram.data_a[31]
q[0] <= altsyncram_0la1:fifo_ram.q_b[0]
q[1] <= altsyncram_0la1:fifo_ram.q_b[1]
q[2] <= altsyncram_0la1:fifo_ram.q_b[2]
q[3] <= altsyncram_0la1:fifo_ram.q_b[3]
q[4] <= altsyncram_0la1:fifo_ram.q_b[4]
q[5] <= altsyncram_0la1:fifo_ram.q_b[5]
q[6] <= altsyncram_0la1:fifo_ram.q_b[6]
q[7] <= altsyncram_0la1:fifo_ram.q_b[7]
q[8] <= altsyncram_0la1:fifo_ram.q_b[8]
q[9] <= altsyncram_0la1:fifo_ram.q_b[9]
q[10] <= altsyncram_0la1:fifo_ram.q_b[10]
q[11] <= altsyncram_0la1:fifo_ram.q_b[11]
q[12] <= altsyncram_0la1:fifo_ram.q_b[12]
q[13] <= altsyncram_0la1:fifo_ram.q_b[13]
q[14] <= altsyncram_0la1:fifo_ram.q_b[14]
q[15] <= altsyncram_0la1:fifo_ram.q_b[15]
q[16] <= altsyncram_0la1:fifo_ram.q_b[16]
q[17] <= altsyncram_0la1:fifo_ram.q_b[17]
q[18] <= altsyncram_0la1:fifo_ram.q_b[18]
q[19] <= altsyncram_0la1:fifo_ram.q_b[19]
q[20] <= altsyncram_0la1:fifo_ram.q_b[20]
q[21] <= altsyncram_0la1:fifo_ram.q_b[21]
q[22] <= altsyncram_0la1:fifo_ram.q_b[22]
q[23] <= altsyncram_0la1:fifo_ram.q_b[23]
q[24] <= altsyncram_0la1:fifo_ram.q_b[24]
q[25] <= altsyncram_0la1:fifo_ram.q_b[25]
q[26] <= altsyncram_0la1:fifo_ram.q_b[26]
q[27] <= altsyncram_0la1:fifo_ram.q_b[27]
q[28] <= altsyncram_0la1:fifo_ram.q_b[28]
q[29] <= altsyncram_0la1:fifo_ram.q_b[29]
q[30] <= altsyncram_0la1:fifo_ram.q_b[30]
q[31] <= altsyncram_0la1:fifo_ram.q_b[31]
rdclk => a_graycounter_mh6:rdptr_g1p.clock
rdclk => altsyncram_0la1:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ivb:wrptr_g1p.clock
wrclk => altsyncram_0la1:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe15.clock
d[0] => dffpipe_c09:dffpipe15.d[0]
d[1] => dffpipe_c09:dffpipe15.d[1]
d[2] => dffpipe_c09:dffpipe15.d[2]
d[3] => dffpipe_c09:dffpipe15.d[3]
d[4] => dffpipe_c09:dffpipe15.d[4]
d[5] => dffpipe_c09:dffpipe15.d[5]
d[6] => dffpipe_c09:dffpipe15.d[6]
d[7] => dffpipe_c09:dffpipe15.d[7]
d[8] => dffpipe_c09:dffpipe15.d[8]
d[9] => dffpipe_c09:dffpipe15.d[9]
d[10] => dffpipe_c09:dffpipe15.d[10]
q[0] <= dffpipe_c09:dffpipe15.q[0]
q[1] <= dffpipe_c09:dffpipe15.q[1]
q[2] <= dffpipe_c09:dffpipe15.q[2]
q[3] <= dffpipe_c09:dffpipe15.q[3]
q[4] <= dffpipe_c09:dffpipe15.q[4]
q[5] <= dffpipe_c09:dffpipe15.q[5]
q[6] <= dffpipe_c09:dffpipe15.q[6]
q[7] <= dffpipe_c09:dffpipe15.q[7]
q[8] <= dffpipe_c09:dffpipe15.q[8]
q[9] <= dffpipe_c09:dffpipe15.q[9]
q[10] <= dffpipe_c09:dffpipe15.q[10]


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2
clk_a => ~NO_FANOUT~
enb => MEF_out.IN0
reset => s_read.OUTPUTSELECT
dout[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
rdreq <= s_read.DB_MAX_OUTPUT_PORT_TYPE
q[0] => s_data[0].DATAIN
q[1] => s_data[1].DATAIN
q[2] => s_data[2].DATAIN
q[3] => s_data[3].DATAIN
q[4] => s_data[4].DATAIN
q[5] => s_data[5].DATAIN
q[6] => s_data[6].DATAIN
q[7] => s_data[7].DATAIN
q[8] => s_data[8].DATAIN
q[9] => s_data[9].DATAIN
q[10] => s_data[10].DATAIN
q[11] => s_data[11].DATAIN
q[12] => s_data[12].DATAIN
q[13] => s_data[13].DATAIN
q[14] => s_data[14].DATAIN
q[15] => s_data[15].DATAIN
q[16] => s_data[16].DATAIN
q[17] => s_data[17].DATAIN
q[18] => s_data[18].DATAIN
q[19] => s_data[19].DATAIN
q[20] => s_data[20].DATAIN
q[21] => s_data[21].DATAIN
q[22] => s_data[22].DATAIN
q[23] => s_data[23].DATAIN
q[24] => s_data[24].DATAIN
q[25] => s_data[25].DATAIN
q[26] => s_data[26].DATAIN
q[27] => s_data[27].DATAIN
q[28] => s_data[28].DATAIN
q[29] => s_data[29].DATAIN
q[30] => s_data[30].DATAIN
q[31] => s_data[31].DATAIN
wrfull => ~NO_FANOUT~
rdempty => MEF_out.IN1


|top_level_fil|MWMdioAdv:u_MWMdioAdv
CLK => MDIOROM:u_rom.clock
CLK => mdio_reg_addr[0].CLK
CLK => mdio_reg_addr[1].CLK
CLK => mdio_reg_addr[2].CLK
CLK => mdio_reg_addr[3].CLK
CLK => mdio_reg_addr[4].CLK
CLK => mdio_phy_addr[0].CLK
CLK => mdio_phy_addr[1].CLK
CLK => mdio_phy_addr[2].CLK
CLK => mdio_phy_addr[3].CLK
CLK => mdio_phy_addr[4].CLK
CLK => reg_write[0].CLK
CLK => reg_write[1].CLK
CLK => reg_write[2].CLK
CLK => reg_write[3].CLK
CLK => reg_write[4].CLK
CLK => reg_write[5].CLK
CLK => reg_write[6].CLK
CLK => reg_write[7].CLK
CLK => reg_write[8].CLK
CLK => reg_write[9].CLK
CLK => reg_write[10].CLK
CLK => reg_write[11].CLK
CLK => reg_write[12].CLK
CLK => reg_write[13].CLK
CLK => reg_write[14].CLK
CLK => reg_write[15].CLK
CLK => ETH_MDIO~reg0.CLK
CLK => ETH_MDIO~en.CLK
CLK => mdio_rw_cmd.CLK
CLK => mdio_cnt[0].CLK
CLK => mdio_cnt[1].CLK
CLK => mdio_cnt[2].CLK
CLK => mdio_cnt[3].CLK
CLK => mdio_cnt[4].CLK
CLK => mdio_cnt[5].CLK
CLK => mdio_busy.CLK
CLK => cmdReg[0].CLK
CLK => cmdReg[1].CLK
CLK => phy_addr[0].CLK
CLK => phy_addr[1].CLK
CLK => phy_addr[2].CLK
CLK => phy_addr[3].CLK
CLK => phy_addr[4].CLK
CLK => reg_addr[0].CLK
CLK => reg_addr[1].CLK
CLK => reg_addr[2].CLK
CLK => reg_addr[3].CLK
CLK => reg_addr[4].CLK
CLK => ETH_RESET_n~reg0.CLK
CLK => rw_cmd.CLK
CLK => mdiodv.CLK
CLK => rom_addr[0].CLK
CLK => rom_addr[1].CLK
CLK => rom_addr[2].CLK
CLK => rom_addr[3].CLK
CLK => rom_addr[4].CLK
CLK => rom_addr[5].CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => mdcClk.CLK
CLK => clk_en.CLK
CLK => mdcCnt[0].CLK
CLK => mdcCnt[1].CLK
CLK => mdcCnt[2].CLK
CLK => mdcCnt[3].CLK
CLK => mdcCnt[4].CLK
CLK => mdcCnt[5].CLK
CLK => mdcCnt[6].CLK
CLK => mdcCnt[7].CLK
CLK => state~7.DATAIN
ETH_RESET_n <= ETH_RESET_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => state.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => rom_addr.OUTPUTSELECT
RESET => mdiodv.OUTPUTSELECT
RESET => rw_cmd.OUTPUTSELECT
RESET => mdio_busy.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_cnt.OUTPUTSELECT
RESET => mdio_rw_cmd.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => reg_write.OUTPUTSELECT
RESET => mdio_phy_addr.OUTPUTSELECT
RESET => mdio_phy_addr.OUTPUTSELECT
RESET => mdio_phy_addr.OUTPUTSELECT
RESET => mdio_phy_addr.OUTPUTSELECT
RESET => mdio_phy_addr.OUTPUTSELECT
RESET => mdio_reg_addr.OUTPUTSELECT
RESET => mdio_reg_addr.OUTPUTSELECT
RESET => mdio_reg_addr.OUTPUTSELECT
RESET => mdio_reg_addr.OUTPUTSELECT
RESET => mdio_reg_addr.OUTPUTSELECT
RESET => ETH_MDIO.IN1
RESET => clk_en.ACLR
RESET => mdcCnt[0].ACLR
RESET => mdcCnt[1].ACLR
RESET => mdcCnt[2].ACLR
RESET => mdcCnt[3].ACLR
RESET => mdcCnt[4].ACLR
RESET => mdcCnt[5].ACLR
RESET => mdcCnt[6].ACLR
RESET => mdcCnt[7].ACLR
RESET => ETH_MDIO.IN1
RESET => mdcClk.ENA
RESET => cmdReg[0].ENA
RESET => cmdReg[1].ENA
RESET => phy_addr[0].ENA
RESET => phy_addr[1].ENA
RESET => phy_addr[2].ENA
RESET => phy_addr[3].ENA
RESET => phy_addr[4].ENA
RESET => reg_addr[0].ENA
RESET => reg_addr[1].ENA
RESET => reg_addr[2].ENA
RESET => reg_addr[3].ENA
RESET => reg_addr[4].ENA
RESET => ETH_RESET_n~reg0.ENA
ETH_MDIO <> ETH_MDIO
ETH_MDC <= mdcClk.DB_MAX_OUTPUT_PORT_TYPE


|top_level_fil|MWMdioAdv:u_MWMdioAdv|MDIOROM:u_rom
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
address[0] => Mux0.IN36
address[0] => Mux1.IN69
address[0] => Mux2.IN36
address[0] => Mux3.IN36
address[0] => Mux4.IN69
address[0] => Mux5.IN69
address[0] => Mux6.IN36
address[0] => Mux7.IN69
address[0] => Mux8.IN69
address[0] => Mux9.IN69
address[0] => Mux10.IN69
address[0] => Mux11.IN69
address[0] => Mux12.IN69
address[0] => Mux13.IN69
address[1] => Mux1.IN68
address[1] => Mux4.IN68
address[1] => Mux5.IN68
address[1] => Mux6.IN35
address[1] => Mux7.IN68
address[1] => Mux8.IN68
address[1] => Mux9.IN68
address[1] => Mux10.IN68
address[1] => Mux11.IN68
address[1] => Mux12.IN68
address[1] => Mux13.IN68
address[2] => Mux0.IN35
address[2] => Mux1.IN67
address[2] => Mux2.IN35
address[2] => Mux3.IN35
address[2] => Mux4.IN67
address[2] => Mux5.IN67
address[2] => Mux7.IN67
address[2] => Mux8.IN67
address[2] => Mux9.IN67
address[2] => Mux10.IN67
address[2] => Mux11.IN67
address[2] => Mux12.IN67
address[2] => Mux13.IN67
address[3] => Mux0.IN34
address[3] => Mux1.IN66
address[3] => Mux2.IN34
address[3] => Mux3.IN34
address[3] => Mux4.IN66
address[3] => Mux5.IN66
address[3] => Mux6.IN34
address[3] => Mux7.IN66
address[3] => Mux8.IN66
address[3] => Mux9.IN66
address[3] => Mux10.IN66
address[3] => Mux11.IN66
address[3] => Mux12.IN66
address[3] => Mux13.IN66
address[4] => Mux0.IN33
address[4] => Mux1.IN65
address[4] => Mux2.IN33
address[4] => Mux3.IN33
address[4] => Mux4.IN65
address[4] => Mux5.IN65
address[4] => Mux6.IN33
address[4] => Mux7.IN65
address[4] => Mux8.IN65
address[4] => Mux9.IN65
address[4] => Mux10.IN65
address[4] => Mux11.IN65
address[4] => Mux12.IN65
address[4] => Mux13.IN65
address[5] => Mux0.IN32
address[5] => Mux1.IN64
address[5] => Mux2.IN32
address[5] => Mux3.IN32
address[5] => Mux4.IN64
address[5] => Mux5.IN64
address[5] => Mux6.IN32
address[5] => Mux7.IN64
address[5] => Mux8.IN64
address[5] => Mux9.IN64
address[5] => Mux10.IN64
address[5] => Mux11.IN64
address[5] => Mux12.IN64
address[5] => Mux13.IN64
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


