Fitter report for lab_11_1
Tue Nov 12 09:04:22 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Interconnect Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing
 39. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 12 09:04:22 2013        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; lab_11_1                                     ;
; Top-level Entity Name              ; lab_11_1                                     ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C16F484C8                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,166 / 15,408 ( 8 % )                       ;
;     Total combinational functions  ; 1,087 / 15,408 ( 7 % )                       ;
;     Dedicated logic registers      ; 521 / 15,408 ( 3 % )                         ;
; Total registers                    ; 521                                          ;
; Total pins                         ; 71 / 347 ( 20 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 240 / 516,096 ( < 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 31 / 112 ( 28 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C16F484C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; nan_out       ; Incomplete set of assignments ;
; overflow_out  ; Incomplete set of assignments ;
; underflow_out ; Incomplete set of assignments ;
; zero_out      ; Incomplete set of assignments ;
; result[31]    ; Incomplete set of assignments ;
; result[30]    ; Incomplete set of assignments ;
; result[29]    ; Incomplete set of assignments ;
; result[28]    ; Incomplete set of assignments ;
; result[27]    ; Incomplete set of assignments ;
; result[26]    ; Incomplete set of assignments ;
; result[25]    ; Incomplete set of assignments ;
; result[24]    ; Incomplete set of assignments ;
; result[23]    ; Incomplete set of assignments ;
; result[22]    ; Incomplete set of assignments ;
; result[21]    ; Incomplete set of assignments ;
; result[20]    ; Incomplete set of assignments ;
; result[19]    ; Incomplete set of assignments ;
; result[18]    ; Incomplete set of assignments ;
; result[17]    ; Incomplete set of assignments ;
; result[16]    ; Incomplete set of assignments ;
; result[15]    ; Incomplete set of assignments ;
; result[14]    ; Incomplete set of assignments ;
; result[13]    ; Incomplete set of assignments ;
; result[12]    ; Incomplete set of assignments ;
; result[11]    ; Incomplete set of assignments ;
; result[10]    ; Incomplete set of assignments ;
; result[9]     ; Incomplete set of assignments ;
; result[8]     ; Incomplete set of assignments ;
; result[7]     ; Incomplete set of assignments ;
; result[6]     ; Incomplete set of assignments ;
; result[5]     ; Incomplete set of assignments ;
; result[4]     ; Incomplete set of assignments ;
; result[3]     ; Incomplete set of assignments ;
; result[2]     ; Incomplete set of assignments ;
; result[1]     ; Incomplete set of assignments ;
; result[0]     ; Incomplete set of assignments ;
; clock         ; Incomplete set of assignments ;
; aclr          ; Incomplete set of assignments ;
; clk_en        ; Incomplete set of assignments ;
; data[24]      ; Incomplete set of assignments ;
; data[23]      ; Incomplete set of assignments ;
; data[28]      ; Incomplete set of assignments ;
; data[30]      ; Incomplete set of assignments ;
; data[26]      ; Incomplete set of assignments ;
; data[27]      ; Incomplete set of assignments ;
; data[29]      ; Incomplete set of assignments ;
; data[25]      ; Incomplete set of assignments ;
; data[4]       ; Incomplete set of assignments ;
; data[10]      ; Incomplete set of assignments ;
; data[14]      ; Incomplete set of assignments ;
; data[1]       ; Incomplete set of assignments ;
; data[6]       ; Incomplete set of assignments ;
; data[22]      ; Incomplete set of assignments ;
; data[18]      ; Incomplete set of assignments ;
; data[16]      ; Incomplete set of assignments ;
; data[15]      ; Incomplete set of assignments ;
; data[19]      ; Incomplete set of assignments ;
; data[5]       ; Incomplete set of assignments ;
; data[0]       ; Incomplete set of assignments ;
; data[8]       ; Incomplete set of assignments ;
; data[17]      ; Incomplete set of assignments ;
; data[13]      ; Incomplete set of assignments ;
; data[21]      ; Incomplete set of assignments ;
; data[9]       ; Incomplete set of assignments ;
; data[3]       ; Incomplete set of assignments ;
; data[20]      ; Incomplete set of assignments ;
; data[12]      ; Incomplete set of assignments ;
; data[2]       ; Incomplete set of assignments ;
; data[11]      ; Incomplete set of assignments ;
; data[7]       ; Incomplete set of assignments ;
; data[31]      ; Incomplete set of assignments ;
+---------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[0]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[0]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[1]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[1]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[2]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[2]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[3]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[3]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[4]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[4]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[5]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[5]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[6]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[6]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[7]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[7]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[8]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[8]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[9]                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[9]~_Duplicate_1               ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[10]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[10]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[11]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[11]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[12]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[12]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[13]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[13]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[14]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[14]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[15]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[15]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[16]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[16]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[17]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[17]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[18]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[18]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[18]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[18]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[19]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[19]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[19]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[19]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[20]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[20]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[20]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[20]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[21]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[21]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[21]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[21]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[22]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[22]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[22]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[22]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[23]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[23]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[24]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[24]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[25]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[25]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[26]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[26]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[27]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[27]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[28]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[28]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[29]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[29]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[30]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[30]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1              ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAA            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[0]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[1]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[2]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[3]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[4]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[5]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[6]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[7]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[8]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[9]~_Duplicate_1             ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[10]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[11]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[12]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[13]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[14]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[15]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[16]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[17]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[18]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[18]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[18]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[19]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[19]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[19]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[20]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[20]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[20]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[21]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[21]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[21]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[22]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[22]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[22]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[23]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[23]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[23]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[24]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[24]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[24]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[25]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[25]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[25]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[26]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[26]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[26]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[27]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[27]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[27]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[28]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[29]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[30]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[30]~_Duplicate_1            ; Q                ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|tbl3_taylor_prod_dffe12[30]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3 ; DATAB            ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xi_prod_dffe3[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]  ; DATAOUT          ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1903 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1903 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1903    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Vira/Nowadays/!!   ()/Lab_11/lab_11_1/lab_11_1.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,166 / 15,408 ( 8 % )   ;
;     -- Combinational with no register       ; 645                      ;
;     -- Register only                        ; 79                       ;
;     -- Combinational with a register        ; 442                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 292                      ;
;     -- 3 input functions                    ; 572                      ;
;     -- <=2 input functions                  ; 223                      ;
;     -- Register only                        ; 79                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 668                      ;
;     -- arithmetic mode                      ; 419                      ;
;                                             ;                          ;
; Total registers*                            ; 521 / 17,068 ( 3 % )     ;
;     -- Dedicated logic registers            ; 521 / 15,408 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 78 / 963 ( 8 % )         ;
; User inserted logic elements                ; 0                        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 71 / 347 ( 20 % )        ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 4 / 56 ( 7 % )           ;
; Total block memory bits                     ; 240 / 516,096 ( < 1 % )  ;
; Total block memory implementation bits      ; 36,864 / 516,096 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 31 / 112 ( 28 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 2 / 20 ( 10 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%             ;
; Peak interconnect usage (total/H/V)         ; 22% / 21% / 22%          ;
; Maximum fan-out node                        ; clock~inputclkctrl       ;
; Maximum fan-out                             ; 545                      ;
; Highest non-global fan-out signal           ; clk_en~input             ;
; Highest non-global fan-out                  ; 536                      ;
; Total fan-out                               ; 6093                     ;
; Average fan-out                             ; 3.28                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; aclr     ; G1    ; 1        ; 0            ; 14           ; 7            ; 529                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk_en   ; G22   ; 6        ; 41           ; 15           ; 7            ; 536                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clock    ; G2    ; 1        ; 0            ; 14           ; 0            ; 545                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[0]  ; N18   ; 5        ; 41           ; 13           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[10] ; F2    ; 1        ; 0            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[11] ; N19   ; 5        ; 41           ; 12           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[12] ; AA17  ; 4        ; 28           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[13] ; R13   ; 4        ; 30           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[14] ; F13   ; 7        ; 26           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[15] ; V13   ; 4        ; 30           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[16] ; N22   ; 5        ; 41           ; 13           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[17] ; AB17  ; 4        ; 28           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[18] ; F12   ; 7        ; 28           ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[19] ; N16   ; 5        ; 41           ; 10           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[1]  ; A17   ; 7        ; 30           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[20] ; P21   ; 5        ; 41           ; 12           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[21] ; B17   ; 7        ; 30           ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[22] ; N21   ; 5        ; 41           ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[23] ; AA16  ; 4        ; 28           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[24] ; G21   ; 6        ; 41           ; 15           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[25] ; H12   ; 7        ; 26           ; 29           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[26] ; K15   ; 6        ; 41           ; 18           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[27] ; V15   ; 4        ; 32           ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[28] ; Y13   ; 4        ; 26           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[29] ; M19   ; 5        ; 41           ; 14           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[2]  ; T12   ; 4        ; 28           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[30] ; P1    ; 2        ; 0            ; 11           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[31] ; H13   ; 7        ; 28           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[3]  ; P22   ; 5        ; 41           ; 11           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[4]  ; V14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[5]  ; AB16  ; 4        ; 28           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[6]  ; A16   ; 7        ; 30           ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[7]  ; G13   ; 7        ; 30           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[8]  ; R22   ; 5        ; 41           ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[9]  ; W14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; nan_out       ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; overflow_out  ; B10   ; 8        ; 16           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[0]     ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[10]    ; P20   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[11]    ; P2    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[12]    ; AA13  ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[13]    ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[14]    ; M6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[15]    ; N20   ; 5        ; 41           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[16]    ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[17]    ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[18]    ; V11   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[19]    ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[1]     ; E12   ; 7        ; 21           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[20]    ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[21]    ; N17   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[22]    ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[23]    ; M20   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[24]    ; M21   ; 5        ; 41           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[25]    ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[26]    ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[27]    ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[28]    ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[29]    ; W13   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[2]     ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[30]    ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[31]    ; U13   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[3]     ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[4]     ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[5]     ; R21   ; 5        ; 41           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[6]     ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[7]     ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[8]     ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; result[9]     ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; underflow_out ; U11   ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; zero_out      ; L15   ; 6        ; 41           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+----------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+---------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                ; -                         ; -                       ; Dedicated Programming Pin ;
; K1       ; DATA0                                  ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                ; -                         ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                    ; Use as general purpose IO ; data[16]                ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                  ; Use as general purpose IO ; data[22]                ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                              ; -                         ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                      ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                     ; Use as regular IO         ; data[1]                 ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                     ; Use as regular IO         ; data[21]                ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO         ; data[14]                ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                    ; Use as regular IO         ; result[22]              ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                    ; Use as regular IO         ; result[6]               ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO         ; result[7]               ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                    ; Use as regular IO         ; result[3]               ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                    ; Use as regular IO         ; result[19]              ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                    ; Use as regular IO         ; overflow_out            ; Dual Purpose Pin          ;
+----------+----------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 33 ( 21 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 5 / 46 ( 11 % )  ; 2.5V          ; --           ;
; 4        ; 19 / 41 ( 46 % ) ; 2.5V          ; --           ;
; 5        ; 16 / 46 ( 35 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 43 ( 12 % )  ; 2.5V          ; --           ;
; 7        ; 16 / 47 ( 34 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; result[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; data[6]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; data[1]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; result[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; result[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; result[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; result[17]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; data[23]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; data[12]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; result[16]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; result[28]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; result[30]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; data[5]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; data[17]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; overflow_out                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; result[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; result[22]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; data[21]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; result[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; result[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; result[25]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; data[10]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; result[19]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; data[18]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 306        ; 7        ; data[14]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; aclr                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 38         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; result[27]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; data[7]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; data[24]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 225        ; 6        ; clk_en                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; result[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; data[25]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; data[31]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; data[26]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; zero_out                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; nan_out                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; result[26]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 43         ; 2        ; result[14]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; data[29]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; result[23]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; result[24]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; result[13]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; result[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; data[19]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; result[21]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; data[0]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; data[11]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; result[15]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; data[22]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; data[16]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; data[30]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 52         ; 2        ; result[11]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; result[10]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; data[20]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; data[3]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; data[13]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; result[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; data[8]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; data[2]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; underflow_out                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; result[31]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; result[18]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 142        ; 4        ; result[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; data[15]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; data[4]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; data[27]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; result[20]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; result[29]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; data[9]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; data[28]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab_11_1                                                           ; 1166 (0)    ; 521 (0)                   ; 0 (0)         ; 240         ; 4    ; 31           ; 1       ; 15        ; 71   ; 0            ; 645 (0)      ; 79 (0)            ; 442 (0)          ; |lab_11_1                                                                                                                                                                                                                              ; work         ;
;    |altfp_exp0:inst|                                                ; 1166 (0)    ; 521 (0)                   ; 0 (0)         ; 240         ; 4    ; 31           ; 1       ; 15        ; 0    ; 0            ; 645 (0)      ; 79 (0)            ; 442 (0)          ; |lab_11_1|altfp_exp0:inst                                                                                                                                                                                                              ; work         ;
;       |altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component| ; 1166 (417)  ; 521 (272)                 ; 0 (0)         ; 240         ; 4    ; 31           ; 1       ; 15        ; 0    ; 0            ; 645 (154)    ; 79 (69)           ; 442 (164)        ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component                                                                                                                                                  ; work         ;
;          |altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|             ; 16 (0)      ; 9 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 9 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1                                                                                                     ; work         ;
;             |shift_taps_i4n:auto_generated|                         ; 16 (1)      ; 9 (1)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 9 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated                                                                       ; work         ;
;                |altsyncram_9ua1:altsyncram2|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|altsyncram_9ua1:altsyncram2                                           ; work         ;
;                |cntr_5of:cntr1|                                     ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|cntr_5of:cntr1                                                        ; work         ;
;                   |cmpr_hfc:cmpr6|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|cntr_5of:cntr1|cmpr_hfc:cmpr6                                         ; work         ;
;                |cntr_r7h:cntr3|                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|cntr_r7h:cntr3                                                        ; work         ;
;          |altshift_taps:input_is_nan_16_pipes0_rtl_3|               ; 16 (0)      ; 9 (0)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 9 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3                                                                                                       ; work         ;
;             |shift_taps_j4n:auto_generated|                         ; 16 (1)      ; 9 (1)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 9 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated                                                                         ; work         ;
;                |altsyncram_o0b1:altsyncram2|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|altsyncram_o0b1:altsyncram2                                             ; work         ;
;                |cntr_79h:cntr3|                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|cntr_79h:cntr3                                                          ; work         ;
;                |cntr_hpf:cntr1|                                     ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|cntr_hpf:cntr1                                                          ; work         ;
;                   |cmpr_hfc:cmpr6|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|cntr_hpf:cntr1|cmpr_hfc:cmpr6                                           ; work         ;
;          |altshift_taps:sign_dffe11_rtl_0|                          ; 10 (0)      ; 5 (0)                     ; 0 (0)         ; 102         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 4 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0                                                                                                                  ; work         ;
;             |shift_taps_k4n:auto_generated|                         ; 10 (1)      ; 5 (1)                     ; 0 (0)         ; 102         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 4 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated                                                                                    ; work         ;
;                |altsyncram_n0b1:altsyncram2|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 102         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|altsyncram_n0b1:altsyncram2                                                        ; work         ;
;                |cntr_j7h:cntr3|                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|cntr_j7h:cntr3                                                                     ; work         ;
;                |cntr_tnf:cntr1|                                     ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|cntr_tnf:cntr1                                                                     ; work         ;
;          |lpm_add_sub:exp_value_add_bias|                           ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:exp_value_add_bias                                                                                                                   ; work         ;
;             |add_sub_16i:auto_generated|                            ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:exp_value_add_bias|add_sub_16i:auto_generated                                                                                        ; work         ;
;          |lpm_add_sub:exp_value_man_over|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:exp_value_man_over                                                                                                                   ; work         ;
;             |add_sub_bag:auto_generated|                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:exp_value_man_over|add_sub_bag:auto_generated                                                                                        ; work         ;
;          |lpm_add_sub:invert_exp_value|                             ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value                                                                                                                     ; work         ;
;             |add_sub_h8i:auto_generated|                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated                                                                                          ; work         ;
;          |lpm_add_sub:man_round|                                    ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:man_round                                                                                                                            ; work         ;
;             |add_sub_nbg:auto_generated|                            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:man_round|add_sub_nbg:auto_generated                                                                                                 ; work         ;
;          |lpm_add_sub:one_minus_xf|                                 ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (0)           ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:one_minus_xf                                                                                                                         ; work         ;
;             |add_sub_jth:auto_generated|                            ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:one_minus_xf|add_sub_jth:auto_generated                                                                                              ; work         ;
;          |lpm_add_sub:x_fixed_minus_xiln2|                          ; 38 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (0)           ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                  ; work         ;
;             |add_sub_qth:auto_generated|                            ; 38 (38)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (38)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_qth:auto_generated                                                                                       ; work         ;
;          |lpm_add_sub:xf_minus_ln2|                                 ; 29 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 28 (0)           ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:xf_minus_ln2                                                                                                                         ; work         ;
;             |add_sub_jth:auto_generated|                            ; 29 (29)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 28 (28)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:xf_minus_ln2|add_sub_jth:auto_generated                                                                                              ; work         ;
;          |lpm_add_sub:xi_add_one|                                   ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:xi_add_one                                                                                                                           ; work         ;
;             |add_sub_6rh:auto_generated|                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:xi_add_one|add_sub_6rh:auto_generated                                                                                                ; work         ;
;          |lpm_clshift:rbarrel_shift|                                ; 268 (0)     ; 79 (0)                    ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (0)      ; 0 (0)             ; 102 (0)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift                                                                                                                        ; work         ;
;             |lpm_clshift_ehf:auto_generated|                        ; 268 (261)   ; 79 (73)                   ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (165)    ; 0 (0)             ; 102 (96)         ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated                                                                                         ; work         ;
;                |altshift_taps:pipe_wl2c_rtl_2|                      ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2                                                           ; work         ;
;                   |shift_taps_43n:auto_generated|                   ; 7 (0)       ; 6 (1)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated                             ; work         ;
;                      |altsyncram_nta1:altsyncram2|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|altsyncram_nta1:altsyncram2 ; work         ;
;                      |cntr_l7h:cntr3|                               ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|cntr_l7h:cntr3              ; work         ;
;                      |cntr_unf:cntr1|                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|cntr_unf:cntr1              ; work         ;
;          |lpm_compare:distance_overflow_comp|                       ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:distance_overflow_comp                                                                                                               ; work         ;
;             |cmpr_31i:auto_generated|                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:distance_overflow_comp|cmpr_31i:auto_generated                                                                                       ; work         ;
;          |lpm_compare:tbl1_compare|                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:tbl1_compare                                                                                                                         ; work         ;
;             |cmpr_54i:auto_generated|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:tbl1_compare|cmpr_54i:auto_generated                                                                                                 ; work         ;
;          |lpm_compare:underflow_compare|                            ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:underflow_compare                                                                                                                    ; work         ;
;             |cmpr_31i:auto_generated|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_compare:underflow_compare|cmpr_31i:auto_generated                                                                                            ; work         ;
;          |lpm_mult:man_prod|                                        ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod                                                                                                                                ; work         ;
;             |mult_2it:auto_generated|                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated                                                                                                        ; work         ;
;          |lpm_mult:tbl1_tbl2_prod|                                  ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod                                                                                                                          ; work         ;
;             |mult_6it:auto_generated|                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated                                                                                                  ; work         ;
;          |lpm_mult:tbl3_taylor_prod|                                ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod                                                                                                                        ; work         ;
;             |mult_3it:auto_generated|                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated                                                                                                ; work         ;
;          |lpm_mult:xi_ln2_prod|                                     ; 37 (0)      ; 37 (0)                    ; 0 (0)         ; 0           ; 0    ; 5            ; 1       ; 2         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 28 (0)           ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod                                                                                                                             ; work         ;
;             |mult_0ht:auto_generated|                               ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 5            ; 1       ; 2         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 28 (28)          ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated                                                                                                     ; work         ;
;          |lpm_mult:xi_prod|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod                                                                                                                                 ; work         ;
;             |mult_lvr:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated                                                                                                         ; work         ;
;          |lpm_mux:table_one|                                        ; 93 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_one                                                                                                                                ; work         ;
;             |mux_k9e:auto_generated|                                ; 93 (93)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (93)      ; 0 (0)             ; 0 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_one|mux_k9e:auto_generated                                                                                                         ; work         ;
;          |lpm_mux:table_three|                                      ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 2 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_three                                                                                                                              ; work         ;
;             |mux_i9e:auto_generated|                                ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_three|mux_i9e:auto_generated                                                                                                       ; work         ;
;          |lpm_mux:table_two|                                        ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 5 (0)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_two                                                                                                                                ; work         ;
;             |mux_n9e:auto_generated|                                ; 71 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 5 (5)            ; |lab_11_1|altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_two|mux_n9e:auto_generated                                                                                                         ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; nan_out       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; overflow_out  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; underflow_out ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; zero_out      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[31]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[30]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[29]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[28]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[27]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[26]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[25]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[24]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock         ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; aclr          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; clk_en        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; data[24]      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; data[23]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[28]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[30]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[26]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[27]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[29]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[25]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[4]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[10]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[14]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[1]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[6]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[22]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[18]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[16]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[15]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[19]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[5]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[0]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[8]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[17]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[13]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[21]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[9]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[3]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[20]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[12]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[2]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[11]      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; data[7]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; data[31]      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clock                                                                                                                                                         ;                   ;         ;
; aclr                                                                                                                                                          ;                   ;         ;
; clk_en                                                                                                                                                        ;                   ;         ;
; data[24]                                                                                                                                                      ;                   ;         ;
; data[23]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[0]~9                                                       ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~0                                    ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]~0                                          ; 0                 ; 6       ;
; data[28]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[5]~19                                                      ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~0                                    ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]                                            ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[5]~5 ; 0                 ; 6       ;
; data[30]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[7]~23                                                      ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~0                                    ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]                                            ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[7]   ; 0                 ; 6       ;
; data[26]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[3]~15                                                      ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~1                                    ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]~1                                          ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[3]~3 ; 1                 ; 6       ;
; data[27]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[4]~17                                                      ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~1                                    ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]~1                                          ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[4]~4 ; 0                 ; 6       ;
; data[29]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[6]~21                                                      ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~1                                    ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]~1                                          ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[6]~6 ; 0                 ; 6       ;
; data[25]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[2]~13                                                      ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_exp_data_all_one_w_range46w[0]~1                                    ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_data_range28w30w[0]~1                                          ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[2]~2 ; 1                 ; 6       ;
; data[4]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~0                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[4]                                                          ; 1                 ; 6       ;
; data[10]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~0                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[10]                                                         ; 0                 ; 6       ;
; data[14]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~0                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[14]                                                         ; 0                 ; 6       ;
; data[1]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~0                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[1]                                                          ; 1                 ; 6       ;
; data[6]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~1                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[6]                                                          ; 0                 ; 6       ;
; data[22]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~1                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[22]                                                         ; 1                 ; 6       ;
; data[18]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~1                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[18]                                                         ; 1                 ; 6       ;
; data[16]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~1                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[16]                                                         ; 0                 ; 6       ;
; data[15]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~2                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[15]                                                         ; 0                 ; 6       ;
; data[19]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~2                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[19]                                                         ; 1                 ; 6       ;
; data[5]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~2                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[5]                                                          ; 0                 ; 6       ;
; data[0]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~2                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[0]                                                          ; 1                 ; 6       ;
; data[8]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~3                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[8]                                                          ; 1                 ; 6       ;
; data[17]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~3                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[17]                                                         ; 0                 ; 6       ;
; data[13]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~3                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[13]                                                         ; 1                 ; 6       ;
; data[21]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~3                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[21]                                                         ; 1                 ; 6       ;
; data[9]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~5                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[9]                                                          ; 1                 ; 6       ;
; data[3]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~5                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[3]                                                          ; 0                 ; 6       ;
; data[20]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~5                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[20]                                                         ; 1                 ; 6       ;
; data[12]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~5                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[12]                                                         ; 1                 ; 6       ;
; data[2]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~6                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[2]                                                          ; 1                 ; 6       ;
; data[11]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~6                                  ; 1                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[11]                                                         ; 1                 ; 6       ;
; data[7]                                                                                                                                                       ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_man_data_not_zero_w_range115w[0]~6                                  ; 0                 ; 6       ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|fraction_dffe1[7]                                                          ; 0                 ; 6       ;
; data[31]                                                                                                                                                      ;                   ;         ;
;      - altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|sign_dffe0~feeder                                                          ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; aclr                                                                                                                                                                                                                                 ; PIN_G1             ; 529     ; Async. clear            ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|cntr_r7h:cntr3|counter_reg_bit[3]~5                                           ; LCCOMB_X24_Y15_N8  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|dffe4                                                                         ; FF_X24_Y15_N9      ; 1       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|cntr_79h:cntr3|counter_reg_bit[3]~5                                             ; LCCOMB_X24_Y20_N0  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|dffe4                                                                           ; FF_X24_Y20_N1      ; 1       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|cntr_j7h:cntr3|counter_reg_bit[1]~3                                                        ; LCCOMB_X24_Y18_N30 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|dffe4                                                                                      ; FF_X24_Y18_N17     ; 1       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[8]                                                                                                                                       ; FF_X29_Y11_N19     ; 98      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|cntr_l7h:cntr3|counter_reg_bit[2]~4 ; LCCOMB_X26_Y21_N14 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|dffe4                               ; FF_X26_Y21_N25     ; 1       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|sel_pipel5d1c                                                                                   ; FF_X28_Y15_N5      ; 38      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_exp_value_to_compare_muxa_dataout[2]~1                                                                                                              ; LCCOMB_X30_Y13_N14 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; clk_en                                                                                                                                                                                                                               ; PIN_G22            ; 536     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                                                                                ; PIN_G2             ; 545     ; Clock                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; aclr  ; PIN_G1   ; 529     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clock ; PIN_G2   ; 545     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk_en~input                                                                                                                                                                                  ; 536     ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[8]                                                                                                ; 98      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|direction_reg[0]                                         ; 85      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[27]~4                                                                                                          ; 59      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[24]~3                                                                                                          ; 58      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[25]~2                                                                                                          ; 58      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[26]~1                                                                                                          ; 58      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|sel_pipel3d1c                                            ; 48      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|sign_dffe10                                                                                                       ; 46      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|sel_pipel4d1c                                            ; 45      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[28]~0                                                                                                          ; 43      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[21]~6                                                                                                          ; 41      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[20]~8                                                                                                          ; 39      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|sel_pipel5d1c                                            ; 38      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[19]~7                                                                                                          ; 36      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_exp_value_to_compare_muxa_dataout[1]~0                                                                       ; 36      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[0]                                                                                                ; 36      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[22]~9                                                                                                          ; 34      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[23]~5                                                                                                          ; 32      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_exp_value_to_compare_muxa_dataout[2]~1                                                                       ; 30      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|extra_ln2_dffe_0                                                                                                  ; 29      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|underflow_w~11                                                                                                    ; 28      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|overflow_w~7                                                                                                      ; 26      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|man_prod_dffe14[59]                                                                                               ; 26      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_man_result_muxa_dataout[21]~71                                                                               ; 22      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mux:table_three|mux_i9e:auto_generated|_~6199                                                                 ; 11      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[16]~10                                                                                                         ; 10      ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[15]~13                                                                                                         ; 9       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|sign_dffe4                                                                                                        ; 9       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|sign_dffe3                                                                                                        ; 9       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|altsyncram_o0b1:altsyncram2|ram_block5a0 ; 9       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[18]~12                                                                                                         ; 8       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|xf[17]~11                                                                                                         ; 8       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w_lg_underflow_w554w555w[0]                                                                             ; 8       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|wire_w_lg_w551w552w[0]                                                                                            ; 8       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_add_sub:invert_exp_value|add_sub_h8i:auto_generated|pipeline_dffe[2]                                          ; 7       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[2]                                                                                                ; 7       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|altsyncram_o0b1:altsyncram2|ram_block5a1 ; 6       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|cntr_tnf:cntr1|counter_reg_bit[1]                   ; 5       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|cntr_tnf:cntr1|counter_reg_bit[0]                   ; 5       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|exp_value_dffe1[1]                                                                                                ; 5       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|altsyncram_n0b1:altsyncram2|ram_block5a0            ; 5       ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|altsyncram_o0b1:altsyncram2|ram_block5a2 ; 5       ;
; data[25]~input                                                                                                                                                                                ; 4       ;
; data[29]~input                                                                                                                                                                                ; 4       ;
; data[27]~input                                                                                                                                                                                ; 4       ;
; data[26]~input                                                                                                                                                                                ; 4       ;
; data[30]~input                                                                                                                                                                                ; 4       ;
; data[28]~input                                                                                                                                                                                ; 4       ;
; data[24]~input                                                                                                                                                                                ; 4       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_1|shift_taps_i4n:auto_generated|altsyncram_9ua1:altsyncram2|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 8            ; 9            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 72   ; 9                           ; 8                           ; 9                           ; 8                           ; 72                  ; 1    ; None ; M9K_X25_Y15_N0 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:input_is_nan_16_pipes0_rtl_3|shift_taps_j4n:auto_generated|altsyncram_o0b1:altsyncram2|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 3            ; 14           ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 42   ; 14                          ; 3                           ; 14                          ; 3                           ; 42                  ; 1    ; None ; M9K_X25_Y20_N0 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_k4n:auto_generated|altsyncram_n0b1:altsyncram2|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 34           ; 3            ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 102  ; 3                           ; 34                          ; 3                           ; 34                          ; 102                 ; 1    ; None ; M9K_X25_Y18_N0 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|altshift_taps:pipe_wl2c_rtl_2|shift_taps_43n:auto_generated|altsyncram_nta1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 6            ; 4            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 24   ; 4                           ; 6                           ; 4                           ; 6                           ; 24                  ; 1    ; None ; M9K_X25_Y21_N0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 15          ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 16          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 31          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 16          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_out8             ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult7         ;                            ; DSPMULT_X18_Y11_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_out6             ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult5         ;                            ; DSPMULT_X18_Y15_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_out4             ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult3         ;                            ; DSPMULT_X18_Y12_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|w497w[0]             ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:man_prod|mult_2it:auto_generated|mac_mult1         ;                            ; DSPMULT_X18_Y16_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|result[0]             ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_prod|mult_lvr:auto_generated|mac_mult1          ;                            ; DSPMULT_X34_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_out8       ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_mult7   ;                            ; DSPMULT_X34_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_out6       ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_mult5   ;                            ; DSPMULT_X34_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_mult3   ;                            ; DSPMULT_X34_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|w513w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl1_tbl2_prod|mult_6it:auto_generated|mac_mult1   ;                            ; DSPMULT_X34_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_mult7 ;                            ; DSPMULT_X18_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_mult5 ;                            ; DSPMULT_X18_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|w501w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:tbl3_taylor_prod|mult_3it:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_out6          ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_mult5      ;                            ; DSPMULT_X34_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_mult3      ;                            ; DSPMULT_X34_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_out2          ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    altfp_exp0:inst|altfp_exp0_altfp_exp_vdg:altfp_exp0_altfp_exp_vdg_component|lpm_mult:xi_ln2_prod|mult_0ht:auto_generated|mac_mult1      ;                            ; DSPMULT_X34_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,991 / 47,787 ( 4 % ) ;
; C16 interconnects          ; 42 / 1,804 ( 2 % )     ;
; C4 interconnects           ; 1,230 / 31,272 ( 4 % ) ;
; Direct links               ; 225 / 47,787 ( < 1 % ) ;
; Global clocks              ; 2 / 20 ( 10 % )        ;
; Local interconnects        ; 384 / 15,408 ( 2 % )   ;
; R24 interconnects          ; 33 / 1,775 ( 2 % )     ;
; R4 interconnects           ; 1,690 / 41,310 ( 4 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.95) ; Number of LABs  (Total = 78) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 66                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 78) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 55                           ;
; 1 Clock                            ; 55                           ;
; 1 Clock enable                     ; 54                           ;
; 1 Sync. clear                      ; 7                            ;
; 1 Sync. load                       ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.78) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 3                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 13                           ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 1                            ;
; 20                                           ; 8                            ;
; 21                                           ; 3                            ;
; 22                                           ; 2                            ;
; 23                                           ; 5                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 3                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 3                            ;
; 31                                           ; 4                            ;
; 32                                           ; 11                           ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 11.50) ; Number of LABs  (Total = 78) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 1                            ;
; 1                                                ; 1                            ;
; 2                                                ; 2                            ;
; 3                                                ; 2                            ;
; 4                                                ; 2                            ;
; 5                                                ; 2                            ;
; 6                                                ; 4                            ;
; 7                                                ; 2                            ;
; 8                                                ; 5                            ;
; 9                                                ; 5                            ;
; 10                                               ; 7                            ;
; 11                                               ; 3                            ;
; 12                                               ; 8                            ;
; 13                                               ; 4                            ;
; 14                                               ; 3                            ;
; 15                                               ; 7                            ;
; 16                                               ; 14                           ;
; 17                                               ; 1                            ;
; 18                                               ; 1                            ;
; 19                                               ; 2                            ;
; 20                                               ; 0                            ;
; 21                                               ; 1                            ;
; 22                                               ; 0                            ;
; 23                                               ; 0                            ;
; 24                                               ; 0                            ;
; 25                                               ; 0                            ;
; 26                                               ; 0                            ;
; 27                                               ; 0                            ;
; 28                                               ; 0                            ;
; 29                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 20.00) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 3                            ;
; 15                                           ; 2                            ;
; 16                                           ; 4                            ;
; 17                                           ; 4                            ;
; 18                                           ; 6                            ;
; 19                                           ; 6                            ;
; 20                                           ; 2                            ;
; 21                                           ; 5                            ;
; 22                                           ; 8                            ;
; 23                                           ; 4                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
; 33                                           ; 5                            ;
; 34                                           ; 2                            ;
; 35                                           ; 0                            ;
; 36                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ; 71        ; 71        ; 0            ; 36           ; 0            ; 0            ; 35           ; 0            ; 36           ; 35           ; 0            ; 0            ; 0            ; 36           ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ; 0         ; 0         ; 71           ; 35           ; 71           ; 71           ; 36           ; 71           ; 35           ; 36           ; 71           ; 71           ; 71           ; 35           ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; nan_out            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; overflow_out       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; underflow_out      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; zero_out           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aclr               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 12 09:04:11 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_11_1 -c lab_11_1
Info: Selected device EP3C16F484C8 for design "lab_11_1"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F484C8 is compatible
    Info: Device EP3C55F484C8 is compatible
    Info: Device EP3C80F484C8 is compatible
    Info: Device EP3C120F484C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
    Info: Pin ~ALTERA_nCEO~ is reserved at location K22
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 71 pins of 71 total pins
    Info: Pin nan_out not assigned to an exact location on the device
    Info: Pin overflow_out not assigned to an exact location on the device
    Info: Pin underflow_out not assigned to an exact location on the device
    Info: Pin zero_out not assigned to an exact location on the device
    Info: Pin result[31] not assigned to an exact location on the device
    Info: Pin result[30] not assigned to an exact location on the device
    Info: Pin result[29] not assigned to an exact location on the device
    Info: Pin result[28] not assigned to an exact location on the device
    Info: Pin result[27] not assigned to an exact location on the device
    Info: Pin result[26] not assigned to an exact location on the device
    Info: Pin result[25] not assigned to an exact location on the device
    Info: Pin result[24] not assigned to an exact location on the device
    Info: Pin result[23] not assigned to an exact location on the device
    Info: Pin result[22] not assigned to an exact location on the device
    Info: Pin result[21] not assigned to an exact location on the device
    Info: Pin result[20] not assigned to an exact location on the device
    Info: Pin result[19] not assigned to an exact location on the device
    Info: Pin result[18] not assigned to an exact location on the device
    Info: Pin result[17] not assigned to an exact location on the device
    Info: Pin result[16] not assigned to an exact location on the device
    Info: Pin result[15] not assigned to an exact location on the device
    Info: Pin result[14] not assigned to an exact location on the device
    Info: Pin result[13] not assigned to an exact location on the device
    Info: Pin result[12] not assigned to an exact location on the device
    Info: Pin result[11] not assigned to an exact location on the device
    Info: Pin result[10] not assigned to an exact location on the device
    Info: Pin result[9] not assigned to an exact location on the device
    Info: Pin result[8] not assigned to an exact location on the device
    Info: Pin result[7] not assigned to an exact location on the device
    Info: Pin result[6] not assigned to an exact location on the device
    Info: Pin result[5] not assigned to an exact location on the device
    Info: Pin result[4] not assigned to an exact location on the device
    Info: Pin result[3] not assigned to an exact location on the device
    Info: Pin result[2] not assigned to an exact location on the device
    Info: Pin result[1] not assigned to an exact location on the device
    Info: Pin result[0] not assigned to an exact location on the device
    Info: Pin clock not assigned to an exact location on the device
    Info: Pin aclr not assigned to an exact location on the device
    Info: Pin clk_en not assigned to an exact location on the device
    Info: Pin data[24] not assigned to an exact location on the device
    Info: Pin data[23] not assigned to an exact location on the device
    Info: Pin data[28] not assigned to an exact location on the device
    Info: Pin data[30] not assigned to an exact location on the device
    Info: Pin data[26] not assigned to an exact location on the device
    Info: Pin data[27] not assigned to an exact location on the device
    Info: Pin data[29] not assigned to an exact location on the device
    Info: Pin data[25] not assigned to an exact location on the device
    Info: Pin data[4] not assigned to an exact location on the device
    Info: Pin data[10] not assigned to an exact location on the device
    Info: Pin data[14] not assigned to an exact location on the device
    Info: Pin data[1] not assigned to an exact location on the device
    Info: Pin data[6] not assigned to an exact location on the device
    Info: Pin data[22] not assigned to an exact location on the device
    Info: Pin data[18] not assigned to an exact location on the device
    Info: Pin data[16] not assigned to an exact location on the device
    Info: Pin data[15] not assigned to an exact location on the device
    Info: Pin data[19] not assigned to an exact location on the device
    Info: Pin data[5] not assigned to an exact location on the device
    Info: Pin data[0] not assigned to an exact location on the device
    Info: Pin data[8] not assigned to an exact location on the device
    Info: Pin data[17] not assigned to an exact location on the device
    Info: Pin data[13] not assigned to an exact location on the device
    Info: Pin data[21] not assigned to an exact location on the device
    Info: Pin data[9] not assigned to an exact location on the device
    Info: Pin data[3] not assigned to an exact location on the device
    Info: Pin data[20] not assigned to an exact location on the device
    Info: Pin data[12] not assigned to an exact location on the device
    Info: Pin data[2] not assigned to an exact location on the device
    Info: Pin data[11] not assigned to an exact location on the device
    Info: Pin data[7] not assigned to an exact location on the device
    Info: Pin data[31] not assigned to an exact location on the device
Info: Fitter is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'lab_11_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node aclr~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 124 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 8 registers into blocks of type Embedded multiplier output
    Extra Info: Created 62 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 33 input, 36 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin result[31] has GND driving its datain port
Info: Quartus II Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Tue Nov 12 09:04:23 2013
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


