// Seed: 1065660851
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    output wor  id_2
);
  logic [7:0] id_4;
  logic [7:0] id_5;
  assign id_4 = id_5;
  wire id_6;
  assign id_4[1'b0] = 1;
endmodule
module module_0 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output uwire id_6,
    output wand id_7,
    output tri id_8
);
  wand id_10 = 1;
  logic [7:0] id_11;
  tri1 id_12;
  assign module_1 = 1;
  module_0(
      id_4, id_3, id_7
  );
  wire id_13 = ~id_12;
  assign id_11[1+:1'd0] = 1;
  wire id_14;
  logic [7:0] id_15;
  id_16(
      .id_0(1'd0),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_15),
      .id_4(id_4),
      .id_5(id_15),
      .id_6(1),
      .id_7(id_6),
      .id_8({id_8 << id_13, 1} - 1'd0),
      .id_9(id_4++ == 1)
  );
  assign id_7 = 1;
  assign id_12 = 1;
  assign id_15[1] = 1'b0;
  wire id_17;
endmodule
