/*==============================================================================
 Copyright (c) 2015-2018 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN170_IFE_H
#define TITAN170_IFE_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define IFE_REGS_FIRST 0x0

#define IFE_REGS_LAST  0x5098

#define IFE_REGS_COUNT 0x60C

#define regIFE_IFE_0_VFE_HW_VERSION 0x0  /*register offset*/
#define IFE_IFE_0_VFE_HW_VERSION_INCR_VERSION_MASK 0xffff
#define IFE_IFE_0_VFE_HW_VERSION_INCR_VERSION_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_IFE_0_VFE_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_IFE_0_VFE_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_IFE_0_VFE_HW_CAPABILITY 0x4  /*register offset*/
#define IFE_IFE_0_VFE_HW_CAPABILITY_BUS_FEATURE_MASK 0x7
#define IFE_IFE_0_VFE_HW_CAPABILITY_BUS_FEATURE_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_CAPABILITY_THREE_D_FEATURE_MASK 0x8
#define IFE_IFE_0_VFE_HW_CAPABILITY_THREE_D_FEATURE_SHIFT 0x3
#define IFE_IFE_0_VFE_HW_CAPABILITY_UNUSED0_MASK 0xfff0
#define IFE_IFE_0_VFE_HW_CAPABILITY_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x1fff0000
#define IFE_IFE_0_VFE_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_CAPABILITY_RDI_FEATURE_MASK 0x60000000
#define IFE_IFE_0_VFE_HW_CAPABILITY_RDI_FEATURE_SHIFT 0x1d
#define IFE_IFE_0_VFE_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_IFE_0_VFE_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_IFE_0_VFE_MODULE_LENS_FEATURE 0x8  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_PEDESTAL_FEATURE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_PEDESTAL_FEATURE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BLACK_FEATURE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BLACK_FEATURE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DEMUX_FEATURE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DEMUX_FEATURE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_CHROMA_UPSAMPLE_FEATURE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_CHROMA_UPSAMPLE_FEATURE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_HDR_RECON_FEATURE_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_HDR_RECON_FEATURE_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_HDR_MAC_FEATURE_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_HDR_MAC_FEATURE_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BPC_FEATURE_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BPC_FEATURE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_ABF_FEATURE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_ABF_FEATURE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_ROLLOFF_FEATURE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_ROLLOFF_FEATURE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_GIC_FEATURE_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_GIC_FEATURE_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DEMO_FEATURE_MASK 0xc00
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DEMO_FEATURE_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BLACK_LEVEL_FEATURE_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BLACK_LEVEL_FEATURE_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_PDAF_FEATURE_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_PDAF_FEATURE_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DUAL_PD_FEATURE_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_DUAL_PD_FEATURE_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BIN_CORR_FEATURE_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_BIN_CORR_FEATURE_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_MODULE_LENS_FEATURE_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_MODULE_STATS_FEATURE 0xc  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_HDR_BE_FEATURE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_HDR_BE_FEATURE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_HDR_BHIST_FEATURE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_HDR_BHIST_FEATURE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_BAF_FEATURE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_BAF_FEATURE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_AWB_BG_FEATURE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_AWB_BG_FEATURE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_SKIN_BHIST_FEATURE_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_SKIN_BHIST_FEATURE_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_RS_FEATURE_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_RS_FEATURE_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_CS_FEATURE_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_CS_FEATURE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_IHIST_FEATURE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_IHIST_FEATURE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_AEC_BG_FEATURE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_AEC_BG_FEATURE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_VFE_MODULE_STATS_FEATURE_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_VFE_MODULE_COLOR_FEATURE 0x10  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CAC_SNR_FEATURE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CAC_SNR_FEATURE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_COLOR_CORRECT_FEATURE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_COLOR_CORRECT_FEATURE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_GTM_FEATURE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_GTM_FEATURE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_RGB_LUT_FEATURE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_RGB_LUT_FEATURE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_LTM_FEATURE_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_LTM_FEATURE_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CHROMA_ENHAN_FEATURE_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CHROMA_ENHAN_FEATURE_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CHROMA_SUPPRESS_MCE_FEATURE_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_CHROMA_SUPPRESS_MCE_FEATURE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_SKIN_ENHAN_FEATURE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_SKIN_ENHAN_FEATURE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_VFE_MODULE_COLOR_FEATURE_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_VFE_MODULE_ZOOM_FEATURE 0x14  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_CST_FEATURE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_CST_FEATURE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_UNUSED0_MASK 0x6
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_SCALE_FEATURE_MASK 0x38
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_SCALE_FEATURE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_CROP_FEATURE_MASK 0x1c0
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_CROP_FEATURE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_REALIGN_BUF_FEATURE_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_REALIGN_BUF_FEATURE_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_Y_1ST_FEATURE_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_Y_1ST_FEATURE_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_Y_2ND_FEATURE_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_Y_2ND_FEATURE_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_C_1ST_FEATURE_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_C_1ST_FEATURE_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_C_2ND_FEATURE_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DS_4TO1_C_2ND_FEATURE_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_R2PD_1ST_FEATURE_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_R2PD_1ST_FEATURE_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_R2PD_2ND_FEATURE_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_R2PD_2ND_FEATURE_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DISP_FEATURE_MASK 0x10000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_DISP_FEATURE_SHIFT 0x10
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_VFE_GLOBAL_RESET_CMD 0x18  /*register offset*/
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CORE_RESET_MASK 0x1
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CORE_RESET_SHIFT 0x0
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CAMIF_RESET_MASK 0x2
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CAMIF_RESET_SHIFT 0x1
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_BUS_HW_RESET_MASK 0x4
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_BUS_HW_RESET_SHIFT 0x2
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_BUS_SW_RESET_MASK 0x8
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_BUS_SW_RESET_SHIFT 0x3
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_REGISTER_RESET_MASK 0x10
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_REGISTER_RESET_SHIFT 0x4
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_DUAL_PD_RESET_MASK 0x20
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_DUAL_PD_RESET_SHIFT 0x5
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_UNUSED0_MASK 0x40
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_TESTGEN_RESET_MASK 0x80
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_TESTGEN_RESET_SHIFT 0x7
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_DSP_RESET_MASK 0x100
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_DSP_RESET_SHIFT 0x8
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_IDLE_CGC_RESET_MASK 0x200
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_IDLE_CGC_RESET_SHIFT 0x9
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_0_RESET_MASK 0x400
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_0_RESET_SHIFT 0xa
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_1_RESET_MASK 0x800
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_1_RESET_SHIFT 0xb
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_2_RESET_MASK 0x1000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_2_RESET_SHIFT 0xc
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_3_RESET_MASK 0x2000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RDI_3_RESET_SHIFT 0xd
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CAMIF_LITE_RESET_MASK 0x4000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_CAMIF_LITE_RESET_SHIFT 0xe
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_UNUSED1_MASK 0x3fff8000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_VFE_DOMAIN_RESET_MASK 0x40000000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_VFE_DOMAIN_RESET_SHIFT 0x1e
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RESET_BYPASS_MASK 0x80000000
#define IFE_IFE_0_VFE_GLOBAL_RESET_CMD_RESET_BYPASS_SHIFT 0x1f

#define regIFE_IFE_0_VFE_MODULE_LENS_RESET 0x1c  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_PEDESTAL_RESET_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_PEDESTAL_RESET_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BLACK_RESET_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BLACK_RESET_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_DEMUX_RESET_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_DEMUX_RESET_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_CHROMA_UPSAMPLE_RESET_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_CHROMA_UPSAMPLE_RESET_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_HDR_RECON_RESET_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_HDR_RECON_RESET_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_HDR_MAC_RESET_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_HDR_MAC_RESET_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BPC_RESET_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BPC_RESET_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_ABF_RESET_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_ABF_RESET_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_ROLLOFF_RESET_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_ROLLOFF_RESET_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_DEMO_RESET_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_DEMO_RESET_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BLACK_LEVEL_RESET_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BLACK_LEVEL_RESET_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_PDAF_RESET_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_PDAF_RESET_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BIN_CORR_RESET_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_BIN_CORR_RESET_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED2_MASK 0xffff8000
#define IFE_IFE_0_VFE_MODULE_LENS_RESET_UNUSED2_SHIFT 0xf

#define regIFE_IFE_0_VFE_MODULE_STATS_RESET 0x20  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_HDR_BE_RESET_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_HDR_BE_RESET_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_HDR_BHIST_RESET_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_HDR_BHIST_RESET_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_BAF_RESET_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_BAF_RESET_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_AWB_BG_RESET_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_AWB_BG_RESET_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_SKIN_BHIST_RESET_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_SKIN_BHIST_RESET_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_RS_RESET_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_RS_RESET_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_CS_RESET_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_CS_RESET_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_IHIST_RESET_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_IHIST_RESET_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_AEC_BG_RESET_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_AEC_BG_RESET_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_VFE_MODULE_STATS_RESET_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_VFE_MODULE_COLOR_RESET 0x24  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_UNUSED0_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_COLOR_CORRECT_RESET_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_COLOR_CORRECT_RESET_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_GTM_RESET_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_GTM_RESET_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_RGB_LUT_RESET_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_RGB_LUT_RESET_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_UNUSED1_MASK 0xfffffff0
#define IFE_IFE_0_VFE_MODULE_COLOR_RESET_UNUSED1_SHIFT 0x4

#define regIFE_IFE_0_VFE_MODULE_ZOOM_RESET 0x28  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CST_RESET_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CST_RESET_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_SCALE_FD_RESET_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_SCALE_FD_RESET_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CROP_FD_RESET_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CROP_FD_RESET_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED0_MASK 0x78
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_SCALE_VID_RESET_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_SCALE_VID_RESET_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CROP_VID_RESET_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_CROP_VID_RESET_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED1_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_Y_1ST_RESET_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_Y_1ST_RESET_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_Y_2ND_RESET_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_Y_2ND_RESET_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_C_1ST_RESET_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_C_1ST_RESET_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_C_2ND_RESET_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_DS_4TO1_C_2ND_RESET_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_R2PD_1ST_RESET_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_R2PD_1ST_RESET_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_R2PD_2ND_RESET_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_R2PD_2ND_RESET_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_PDAF_OUT_RESET_MASK 0x10000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_PDAF_OUT_RESET_SHIFT 0x10
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_PIXEL_RAW_DUMP_RESET_MASK 0x20000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_PIXEL_RAW_DUMP_RESET_SHIFT 0x11
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_VFE_MODULE_ZOOM_RESET_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE 0x2c  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_PEDESTAL_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_PEDESTAL_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BLACK_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BLACK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_DEMUX_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_DEMUX_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_HDR_RECON_CGC_OVERRIDE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_HDR_RECON_CGC_OVERRIDE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_HDR_MAC_CGC_OVERRIDE_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_HDR_MAC_CGC_OVERRIDE_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_CHROMA_UPSAMPLE_CGC_OVERRIDE_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_CHROMA_UPSAMPLE_CGC_OVERRIDE_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BPC_CGC_OVERRIDE_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BPC_CGC_OVERRIDE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_ABF_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_ABF_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_ROLLOFF_CGC_OVERRIDE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_ROLLOFF_CGC_OVERRIDE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_DEMO_CGC_OVERRIDE_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_DEMO_CGC_OVERRIDE_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BLACK_LEVEL_CGC_OVERRIDE_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BLACK_LEVEL_CGC_OVERRIDE_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_PDAF_CGC_OVERRIDE_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_PDAF_CGC_OVERRIDE_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BIN_CORR_CGC_OVERRIDE_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_BIN_CORR_CGC_OVERRIDE_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED2_MASK 0xffff8000
#define IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE_UNUSED2_SHIFT 0xf

#define regIFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE 0x30  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_HDR_BE_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_HDR_BE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_HDR_BHIST_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_HDR_BHIST_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_BAF_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_BAF_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_AWB_BG_CGC_OVERRIDE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_AWB_BG_CGC_OVERRIDE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_SKIN_BHIST_CGC_OVERRIDE_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_SKIN_BHIST_CGC_OVERRIDE_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_RS_CGC_OVERRIDE_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_RS_CGC_OVERRIDE_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_CS_CGC_OVERRIDE_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_CS_CGC_OVERRIDE_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_IHIST_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_IHIST_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_AEC_BG_CGC_OVERRIDE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_AEC_BG_CGC_OVERRIDE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE 0x34  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_UNUSED0_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_COLOR_CORRECT_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_COLOR_CORRECT_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_GTM_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_GTM_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_RGB_LUT_CGC_OVERRIDE_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_RGB_LUT_CGC_OVERRIDE_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_UNUSED1_MASK 0xfffffff0
#define IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE_UNUSED1_SHIFT 0x4

#define regIFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE 0x38  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CST_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CST_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_SCALE_FD_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_SCALE_FD_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CROP_FD_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CROP_FD_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED0_MASK 0x78
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_SCALE_VID_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_SCALE_VID_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CROP_VID_CGC_OVERRIDE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_CROP_VID_CGC_OVERRIDE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED1_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_Y_1ST_CGC_OVERRIDE_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_Y_1ST_CGC_OVERRIDE_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_Y_2ND_CGC_OVERRIDE_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_Y_2ND_CGC_OVERRIDE_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_C_1ST_CGC_OVERRIDE_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_C_1ST_CGC_OVERRIDE_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_C_2ND_CGC_OVERRIDE_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_DS_4TO1_C_2ND_CGC_OVERRIDE_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_R2PD_1ST_CGC_OVERRIDE_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_R2PD_1ST_CGC_OVERRIDE_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_R2PD_2ND_CGC_OVERRIDE_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_R2PD_2ND_CGC_OVERRIDE_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE 0x3c  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_BUS_WR_IF_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_BUS_WR_IF_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_TESTGEN_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_TESTGEN_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_UNUSED0_MASK 0xfffc
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_BUS_RD_IF_CGC_OVERRIDE_MASK 0x10000
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_BUS_RD_IF_CGC_OVERRIDE_SHIFT 0x10
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_VFE_MODULE_LENS_EN 0x40  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_LENS_EN_PEDESTAL_EN_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_EN_PEDESTAL_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BLACK_EN_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BLACK_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_LENS_EN_DEMUX_EN_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_EN_DEMUX_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_LENS_EN_CHROMA_UPSAMPLE_EN_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_EN_CHROMA_UPSAMPLE_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_LENS_EN_HDR_RECON_EN_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_LENS_EN_HDR_RECON_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_LENS_EN_HDR_MAC_EN_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_LENS_EN_HDR_MAC_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BPC_EN_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BPC_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_LENS_EN_ABF_EN_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_LENS_EN_ABF_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_LENS_EN_ROLLOFF_EN_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_LENS_EN_ROLLOFF_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_LENS_EN_DEMO_EN_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_LENS_EN_DEMO_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BLACK_LEVEL_EN_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BLACK_LEVEL_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_LENS_EN_PDAF_EN_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_LENS_EN_PDAF_EN_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BIN_CORR_EN_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_LENS_EN_BIN_CORR_EN_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED2_MASK 0xffff8000
#define IFE_IFE_0_VFE_MODULE_LENS_EN_UNUSED2_SHIFT 0xf

#define regIFE_IFE_0_VFE_MODULE_STATS_EN 0x44  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_STATS_EN_HDR_BE_EN_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_EN_HDR_BE_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_STATS_EN_HDR_BHIST_EN_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_EN_HDR_BHIST_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_STATS_EN_BAF_EN_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_EN_BAF_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_STATS_EN_AWB_BG_EN_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_EN_AWB_BG_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_STATS_EN_SKIN_BHIST_EN_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_STATS_EN_SKIN_BHIST_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_STATS_EN_RS_EN_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_STATS_EN_RS_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_STATS_EN_CS_EN_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_STATS_EN_CS_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_STATS_EN_IHIST_EN_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_STATS_EN_IHIST_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_STATS_EN_AEC_BG_EN_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_STATS_EN_AEC_BG_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_STATS_EN_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_VFE_MODULE_STATS_EN_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_VFE_MODULE_COLOR_EN 0x48  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_UNUSED0_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_COLOR_CORRECT_EN_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_COLOR_CORRECT_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_GTM_EN_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_GTM_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_RGB_LUT_EN_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_RGB_LUT_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_UNUSED1_MASK 0xfffffff0
#define IFE_IFE_0_VFE_MODULE_COLOR_EN_UNUSED1_SHIFT 0x4

#define regIFE_IFE_0_VFE_MODULE_ZOOM_EN 0x4c  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CST_EN_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CST_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_SCALE_FD_EN_MASK 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_SCALE_FD_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CROP_FD_EN_MASK 0x4
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CROP_FD_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_SCALE_VID_EN_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_SCALE_VID_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CROP_VID_EN_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_CROP_VID_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_2ND_POST_CROP_EN_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_2ND_POST_CROP_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_2ND_PRE_CROP_EN_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_2ND_PRE_CROP_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_1ST_POST_CROP_EN_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_1ST_POST_CROP_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_1ST_PRE_CROP_EN_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_1ST_PRE_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_Y_1ST_EN_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_Y_1ST_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_Y_2ND_EN_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_Y_2ND_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_C_1ST_EN_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_C_1ST_EN_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_C_2ND_EN_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_DS_4TO1_C_2ND_EN_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_R2PD_1ST_EN_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_R2PD_1ST_EN_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_R2PD_2ND_EN_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_R2PD_2ND_EN_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_PDAF_OUT_EN_MASK 0x10000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_PDAF_OUT_EN_SHIFT 0x10
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_PIXEL_RAW_DUMP_EN_MASK 0x20000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_PIXEL_RAW_DUMP_EN_SHIFT 0x11
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_VFE_MODULE_ZOOM_EN_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_VFE_CORE_CFG 0x50  /*register offset*/
#define IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_MASK 0x7
#define IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_SHIFT 0x0
#define IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_EN_MASK 0x8
#define IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_CORE_CFG_EXTERN_REG_UPDATE_EN_MASK 0x10
#define IFE_IFE_0_VFE_CORE_CFG_EXTERN_REG_UPDATE_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_MASK 0x60
#define IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_SHIFT 0x5
#define IFE_IFE_0_VFE_CORE_CFG_CAMNOC_HALT_DIS_MASK 0x80
#define IFE_IFE_0_VFE_CORE_CFG_CAMNOC_HALT_DIS_SHIFT 0x7
#define IFE_IFE_0_VFE_CORE_CFG_HBI_CNT_MASK 0x3fff00
#define IFE_IFE_0_VFE_CORE_CFG_HBI_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_CORE_CFG_HBI_CNT_OVD_MASK 0x400000
#define IFE_IFE_0_VFE_CORE_CFG_HBI_CNT_OVD_SHIFT 0x16
#define IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_MODE_MASK 0x800000
#define IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_MODE_SHIFT 0x17
#define IFE_IFE_0_VFE_CORE_CFG_DUAL_PD_PATH_SEL_MASK 0x1000000
#define IFE_IFE_0_VFE_CORE_CFG_DUAL_PD_PATH_SEL_SHIFT 0x18
#define IFE_IFE_0_VFE_CORE_CFG_FLUSH_HALT_OVD_MASK 0x2000000
#define IFE_IFE_0_VFE_CORE_CFG_FLUSH_HALT_OVD_SHIFT 0x19
#define IFE_IFE_0_VFE_CORE_CFG_FLUSH_PACE_CNT_MASK 0x3c000000
#define IFE_IFE_0_VFE_CORE_CFG_FLUSH_PACE_CNT_SHIFT 0x1a
#define IFE_IFE_0_VFE_CORE_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_CORE_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_CORE_CFG_VBIF_XIN_CGC_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_CORE_CFG_VBIF_XIN_CGC_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_THREE_D_CFG 0x54  /*register offset*/
#define IFE_IFE_0_VFE_THREE_D_CFG_MODE_EN_MASK 0x1
#define IFE_IFE_0_VFE_THREE_D_CFG_MODE_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_THREE_D_CFG_LEFT_PLANE_WIDTH_MASK 0x3ffe
#define IFE_IFE_0_VFE_THREE_D_CFG_LEFT_PLANE_WIDTH_SHIFT 0x1
#define IFE_IFE_0_VFE_THREE_D_CFG_UNUSED0_MASK 0x4000
#define IFE_IFE_0_VFE_THREE_D_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_THREE_D_CFG_POST_INTERP_LEFT_PLANE_WIDTH_MASK 0xfff8000
#define IFE_IFE_0_VFE_THREE_D_CFG_POST_INTERP_LEFT_PLANE_WIDTH_SHIFT 0xf
#define IFE_IFE_0_VFE_THREE_D_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_THREE_D_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_IRQ_CMD 0x58  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_CMD_GLOBAL_CLEAR_MASK 0x1
#define IFE_IFE_0_VFE_IRQ_CMD_GLOBAL_CLEAR_SHIFT 0x0
#define IFE_IFE_0_VFE_IRQ_CMD_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_IRQ_CMD_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_IRQ_MASK_0 0x5c  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_MASK_0_MASK_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_MASK_0_MASK_SHIFT 0x0

#define regIFE_IFE_0_VFE_IRQ_MASK_1 0x60  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_MASK_1_MASK_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_MASK_1_MASK_SHIFT 0x0

#define regIFE_IFE_0_VFE_IRQ_CLEAR_0 0x64  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_CLEAR_0_CLEAR_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_CLEAR_0_CLEAR_SHIFT 0x0

#define regIFE_IFE_0_VFE_IRQ_CLEAR_1 0x68  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_CLEAR_1_CLEAR_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_CLEAR_1_CLEAR_SHIFT 0x0

#define regIFE_IFE_0_VFE_IRQ_STATUS_0 0x6c  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_STATUS_0_STATUS_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_STATUS_0_STATUS_SHIFT 0x0

#define regIFE_IFE_0_VFE_IRQ_STATUS_1 0x70  /*register offset*/
#define IFE_IFE_0_VFE_IRQ_STATUS_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_VFE_IRQ_STATUS_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_VFE_VIOLATION_STATUS 0x7c  /*register offset*/
#define IFE_IFE_0_VFE_VIOLATION_STATUS_STATUS_MASK 0x3f
#define IFE_IFE_0_VFE_VIOLATION_STATUS_STATUS_SHIFT 0x0
#define IFE_IFE_0_VFE_VIOLATION_STATUS_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_VIOLATION_STATUS_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_CORE_READ_BACK_CFG 0x84  /*register offset*/
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_MIN_VBI_MASK 0xf
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_MIN_VBI_SHIFT 0x0
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_FS_MODE_MASK 0x100
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_FS_MODE_SHIFT 0x8
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED1_MASK 0xfe00
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_FS_LINE_SYNC_EN_MASK 0x10000
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_FS_LINE_SYNC_EN_SHIFT 0x10
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_VFE_CORE_READ_BACK_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD 0x88  /*register offset*/
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xe0
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_1_PERIOD_MASK 0x1f00
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_1_PERIOD_SHIFT 0x8
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_2_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_RDI_2_PERIOD_SHIFT 0x10
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED2_MASK 0xffe00000
#define IFE_IFE_0_VFE_RDI_IRQ_SUBSAMPLE_PERIOD_UNUSED2_SHIFT 0x15

#define regIFE_IFE_0_VFE_RDI_0_IRQ_SUBSAMPLE_PATTERN 0x8c  /*register offset*/
#define IFE_IFE_0_VFE_RDI_0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_RDI_0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_RDI_1_IRQ_SUBSAMPLE_PATTERN 0x90  /*register offset*/
#define IFE_IFE_0_VFE_RDI_1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_RDI_1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_RDI_2_IRQ_SUBSAMPLE_PATTERN 0x94  /*register offset*/
#define IFE_IFE_0_VFE_RDI_2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_RDI_2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_CAMIF_CMD 0x478  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_CMD_UNUSED0_MASK 0x3
#define IFE_IFE_0_VFE_CAMIF_CMD_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_CMD_CLEAR_CAMIF_STATUS_MASK 0x4
#define IFE_IFE_0_VFE_CAMIF_CMD_CLEAR_CAMIF_STATUS_SHIFT 0x2
#define IFE_IFE_0_VFE_CAMIF_CMD_UNUSED1_MASK 0xfffffff8
#define IFE_IFE_0_VFE_CAMIF_CMD_UNUSED1_SHIFT 0x3

#define regIFE_IFE_0_VFE_CAMIF_CFG 0x47c  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_CFG_VSYNC_SYNC_EDGE_MASK 0x1
#define IFE_IFE_0_VFE_CAMIF_CFG_VSYNC_SYNC_EDGE_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_CFG_HSYNC_SYNC_EDGE_MASK 0x2
#define IFE_IFE_0_VFE_CAMIF_CFG_HSYNC_SYNC_EDGE_SHIFT 0x1
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_CAMIF_CFG_VFE_SUBSAMPLE_EN_MASK 0x10
#define IFE_IFE_0_VFE_CAMIF_CFG_VFE_SUBSAMPLE_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_CAMIF_CFG_BUS_SUBSAMPLE_EN_MASK 0x20
#define IFE_IFE_0_VFE_CAMIF_CFG_BUS_SUBSAMPLE_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_CAMIF_CFG_VFE_OUTPUT_EN_MASK 0x40
#define IFE_IFE_0_VFE_CAMIF_CFG_VFE_OUTPUT_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_CAMIF_CFG_BUS_OUTPUT_EN_MASK 0x80
#define IFE_IFE_0_VFE_CAMIF_CFG_BUS_OUTPUT_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED1_MASK 0x100
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED1_SHIFT 0x8
#define IFE_IFE_0_VFE_CAMIF_CFG_BINNING_EN_MASK 0x200
#define IFE_IFE_0_VFE_CAMIF_CFG_BINNING_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_CAMIF_CFG_FRAME_BASED_EN_MASK 0x400
#define IFE_IFE_0_VFE_CAMIF_CFG_FRAME_BASED_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED2_MASK 0x3ff800
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED2_SHIFT 0xb
#define IFE_IFE_0_VFE_CAMIF_CFG_RAW_CROP_EN_MASK 0x400000
#define IFE_IFE_0_VFE_CAMIF_CFG_RAW_CROP_EN_SHIFT 0x16
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED3_MASK 0xff800000
#define IFE_IFE_0_VFE_CAMIF_CFG_UNUSED3_SHIFT 0x17

#define regIFE_IFE_0_VFE_CAMIF_LINE_SKIP_PATTERN 0x488  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LINE_SKIP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_CAMIF_LINE_SKIP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_CAMIF_PIXEL_SKIP_PATTERN 0x48c  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_PIXEL_SKIP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_CAMIF_PIXEL_SKIP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_CAMIF_SKIP_PERIOD 0x490  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_PIXEL_SKIP_PERIOD_MASK 0x1f
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_PIXEL_SKIP_PERIOD_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED0_MASK 0xe0
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_LINE_SKIP_PERIOD_MASK 0x1f00
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_LINE_SKIP_PERIOD_SHIFT 0x8
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED2_MASK 0xffe00000
#define IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD_UNUSED2_SHIFT 0x15

#define regIFE_IFE_0_VFE_CAMIF_IRQ_SUBSAMPLE_PATTERN 0x49c  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_CAMIF_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_CAMIF_EPOCH_IRQ 0x4a0  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_EPOCH1_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_EPOCH1_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_EPOCH0_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_EPOCH0_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_REG_UPDATE_CMD 0x4ac  /*register offset*/
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_UPDATE_MASK 0x1
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_UPDATE_SHIFT 0x0
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x2
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x1
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x4
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x2
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x8
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x3
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x10
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x4
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_DUAL_PD_UPDATE_MASK 0x20
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_DUAL_PD_UPDATE_SHIFT 0x5
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_REG_UPDATE_CMD_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_PEDESTAL_CFG 0x4b0  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_CFG_SCALE_BYPASS_MASK 0x1
#define IFE_IFE_0_VFE_PEDESTAL_CFG_SCALE_BYPASS_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_CFG_HDR_EN_MASK 0x2
#define IFE_IFE_0_VFE_PEDESTAL_CFG_HDR_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_PEDESTAL_CFG_UNUSED0_MASK 0xfc
#define IFE_IFE_0_VFE_PEDESTAL_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_PEDESTAL_CFG_LUT_BANK_SEL_MASK 0x100
#define IFE_IFE_0_VFE_PEDESTAL_CFG_LUT_BANK_SEL_SHIFT 0x8
#define IFE_IFE_0_VFE_PEDESTAL_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_VFE_PEDESTAL_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0 0x4b4  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1 0x4b8  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_SUB_GRID_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_SUB_GRID_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_SUB_GRID_Y_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_SUB_GRID_Y_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_UNUSED1_MASK 0x20000000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_UNUSED1_SHIFT 0x1d
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_INTERP_FACTOR_MASK 0xc0000000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1_INTERP_FACTOR_SHIFT 0x1e

#define regIFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2 0x4bc  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_SUB_GRID_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_SUB_GRID_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_SUB_GRID_X_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_SUB_GRID_X_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0 0x4c0  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1 0x4c4  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_SUB_GRID_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_SUB_GRID_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_SUB_GRID_Y_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_SUB_GRID_Y_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_UNUSED1_MASK 0x20000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_UNUSED1_SHIFT 0x1d
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_INTERP_FACTOR_MASK 0xc0000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1_INTERP_FACTOR_SHIFT 0x1e

#define regIFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2 0x4c8  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_SUB_GRID_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_SUB_GRID_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_SUB_GRID_X_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_SUB_GRID_X_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0 0x4cc  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_BLOCK_X_INDEX_MASK 0xf
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_BLOCK_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_BLOCK_Y_INDEX_MASK 0xf0
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_BLOCK_Y_INDEX_SHIFT 0x4
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_Y_DELTA_ACCUM_MASK 0xfffff00
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_Y_DELTA_ACCUM_SHIFT 0x8
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1 0x4d0  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_PIXEL_X_INDEX_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_PIXEL_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_PIXEL_Y_INDEX_MASK 0x3ff000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_PIXEL_Y_INDEX_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_SUB_GRID_X_INDEX_MASK 0x7000000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_SUB_GRID_X_INDEX_SHIFT 0x18
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_SUB_GRID_Y_INDEX_MASK 0x70000000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_SUB_GRID_Y_INDEX_SHIFT 0x1c
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0 0x4d4  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_BLOCK_X_INDEX_MASK 0xf
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_BLOCK_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_BLOCK_Y_INDEX_MASK 0xf0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_BLOCK_Y_INDEX_SHIFT 0x4
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_Y_DELTA_ACCUM_MASK 0xfffff00
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_Y_DELTA_ACCUM_SHIFT 0x8
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1 0x4d8  /*register offset*/
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_PIXEL_X_INDEX_MASK 0x7ff
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_PIXEL_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_PIXEL_Y_INDEX_MASK 0x3ff000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_PIXEL_Y_INDEX_SHIFT 0xc
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_SUB_GRID_X_INDEX_MASK 0x7000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_SUB_GRID_X_INDEX_SHIFT 0x18
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_SUB_GRID_Y_INDEX_MASK 0x70000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_SUB_GRID_Y_INDEX_SHIFT 0x1c
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_VFE_BLACK_CFG 0x4dc  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_CFG_LUT_BANK_SEL_MASK 0x1
#define IFE_IFE_0_VFE_BLACK_CFG_LUT_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_BLACK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_BLACK_INTERP_R_0 0x4e0  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_R_1 0x4e4  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_R_2 0x4e8  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_R_3 0x4ec  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_R_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GB_0 0x4f0  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GB_1 0x4f4  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GB_2 0x4f8  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GB_3 0x4fc  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GB_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_B_0 0x500  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_B_1 0x504  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_B_2 0x508  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_B_3 0x50c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_B_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GR_0 0x510  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GR_1 0x514  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GR_2 0x518  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_INTERP_GR_3 0x51c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_INTERP_GR_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0 0x520  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1 0x524  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2 0x528  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3 0x52c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0 0x530  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1 0x534  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2 0x538  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3 0x53c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0 0x540  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1 0x544  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2 0x548  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3 0x54c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0 0x550  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_LUT_P1_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_LUT_P1_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_LUT_P0_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_LUT_P0_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1 0x554  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_LUT_P3_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_LUT_P3_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_LUT_P2_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_LUT_P2_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2 0x558  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_LUT_P5_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_LUT_P5_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_LUT_P4_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_LUT_P4_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3 0x55c  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_LUT_P7_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_LUT_P7_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_LUT_P6_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_LUT_P6_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DEMUX_CFG 0x560  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_CFG_PERIOD_MASK 0x7
#define IFE_IFE_0_VFE_DEMUX_CFG_PERIOD_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMUX_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_DEMUX_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_DEMUX_CFG_BLK_OUT_MASK 0xfff0
#define IFE_IFE_0_VFE_DEMUX_CFG_BLK_OUT_SHIFT 0x4
#define IFE_IFE_0_VFE_DEMUX_CFG_UNUSED1_MASK 0xf0000
#define IFE_IFE_0_VFE_DEMUX_CFG_UNUSED1_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMUX_CFG_BLK_IN_MASK 0xfff00000
#define IFE_IFE_0_VFE_DEMUX_CFG_BLK_IN_SHIFT 0x14

#define regIFE_IFE_0_VFE_DEMUX_GAIN_0 0x564  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_CH0_GAIN_EVEN_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_CH0_GAIN_EVEN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_CH0_GAIN_ODD_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_CH0_GAIN_ODD_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMUX_GAIN_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMUX_GAIN_1 0x568  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_CH1_GAIN_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_CH1_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_CH2_GAIN_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_CH2_GAIN_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMUX_GAIN_1_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0 0x56c  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_CH0_GAIN_EVEN_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_CH0_GAIN_EVEN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_CH0_GAIN_ODD_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_CH0_GAIN_ODD_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1 0x570  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_CH1_GAIN_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_CH1_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_CH2_GAIN_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_CH2_GAIN_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMUX_EVEN_CFG 0x574  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_EVEN_CFG_EVEN_LINE_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_DEMUX_EVEN_CFG_EVEN_LINE_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_DEMUX_ODD_CFG 0x578  /*register offset*/
#define IFE_IFE_0_VFE_DEMUX_ODD_CFG_ODD_LINE_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_DEMUX_ODD_CFG_ODD_LINE_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_HDR_CFG_0 0x57c  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_0_RECON_FIRST_FIELD_MASK 0x1
#define IFE_IFE_0_VFE_HDR_CFG_0_RECON_FIRST_FIELD_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_0_UNUSED0_MASK 0xe
#define IFE_IFE_0_VFE_HDR_CFG_0_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_VFE_HDR_CFG_0_EXP_RATIO_MASK 0x7fff0
#define IFE_IFE_0_VFE_HDR_CFG_0_EXP_RATIO_SHIFT 0x4
#define IFE_IFE_0_VFE_HDR_CFG_0_UNUSED1_MASK 0xfff80000
#define IFE_IFE_0_VFE_HDR_CFG_0_UNUSED1_SHIFT 0x13

#define regIFE_IFE_0_VFE_HDR_CFG_1 0x580  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_1_RG_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_HDR_CFG_1_RG_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_1_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_HDR_CFG_1_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_HDR_CFG_2 0x584  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_2_BG_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_HDR_CFG_2_BG_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_2_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_HDR_CFG_2_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_HDR_CFG_3 0x588  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_3_GR_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_HDR_CFG_3_GR_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_3_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_HDR_CFG_3_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_HDR_CFG_4 0x58c  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_4_GB_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_HDR_CFG_4_GB_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_4_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_HDR_CFG_4_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_0 0x590  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_H_EDGE_TH1_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_H_EDGE_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_H_EDGE_DTH_LOG2_MASK 0xf000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_H_EDGE_DTH_LOG2_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_MOTION_TH1_MASK 0x3ff0000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_MOTION_TH1_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_UNUSED1_MASK 0xc000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_UNUSED1_SHIFT 0x1a
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_MOTION_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_0_RECON_MOTION_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_1 0x594  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_DARK_TH1_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_DARK_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_DARK_DTH_LOG2_MASK 0x7000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_DARK_DTH_LOG2_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED1_MASK 0x8000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_FLAT_REGION_TH_MASK 0x3ff0000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_FLAT_REGION_TH_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED2_MASK 0xc000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED2_SHIFT 0x1a
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_EDGE_LPF_TAP0_MASK 0x70000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_RECON_EDGE_LPF_TAP0_SHIFT 0x1c
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_1_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_2 0x598  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_H_EDGE_TH1_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_H_EDGE_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_H_EDGE_DTH_LOG2_MASK 0xf000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_H_EDGE_DTH_LOG2_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_MOTION_TH1_MASK 0x3ff0000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_MOTION_TH1_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_UNUSED1_MASK 0xc000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_UNUSED1_SHIFT 0x1a
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_MOTION_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_2_R_RECON_MOTION_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_3 0x59c  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_DARK_TH1_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_DARK_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_DARK_DTH_LOG2_MASK 0x7000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_DARK_DTH_LOG2_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED1_MASK 0x8000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_RECON_MIN_FACTOR_MASK 0x1f0000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_RECON_MIN_FACTOR_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED2_MASK 0xe00000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_MIN_FACTOR_MASK 0x1f000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_R_RECON_MIN_FACTOR_SHIFT 0x18
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED3_MASK 0x20000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED3_SHIFT 0x1d
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_RECON_LINEAR_MODE_MASK 0x40000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_RECON_LINEAR_MODE_SHIFT 0x1e
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED4_MASK 0x80000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_3_UNUSED4_SHIFT 0x1f

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_4 0x5a0  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_4_R_RECON_FLAT_REGION_TH_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_4_R_RECON_FLAT_REGION_TH_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_4_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_4_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_0 0x5a4  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_MAC_MOTION_0_TH1_MASK 0x3ff
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_MAC_MOTION_0_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_R_MAC_MOTION_0_TH1_MASK 0x3ff000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_R_MAC_MOTION_0_TH1_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_MAC_MOTION_0_TH2_MASK 0xff000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_0_MAC_MOTION_0_TH2_SHIFT 0x18

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_1 0x5a8  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_R_MAC_MOTION_0_TH2_MASK 0xff
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_R_MAC_MOTION_0_TH2_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_MAC_SQRT_ANALOG_GAIN_MASK 0x7f00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_MAC_SQRT_ANALOG_GAIN_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_R_MAC_SQRT_ANALOG_GAIN_MASK 0x7f0000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_R_MAC_SQRT_ANALOG_GAIN_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED1_MASK 0x800000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED1_SHIFT 0x17
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_MAC_DILATION_MASK 0x7000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_MAC_DILATION_SHIFT 0x18
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_1_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_2 0x5ac  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_MAC_MOTION_0_DT0_MASK 0x3f
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_MAC_MOTION_0_DT0_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_R_MAC_MOTION_0_DT0_MASK 0x3f00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_R_MAC_MOTION_0_DT0_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_MAC_MOTION_STRENGTH_MASK 0x1f0000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_MAC_MOTION_STRENGTH_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED2_MASK 0xe00000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_R_MAC_MOTION_STRENGTH_MASK 0x1f000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_R_MAC_MOTION_STRENGTH_SHIFT 0x18
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED3_MASK 0xe0000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_2_UNUSED3_SHIFT 0x1d

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_3 0x5b0  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_MAC_LOW_LIGHT_TH1_MASK 0x3fff
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_MAC_LOW_LIGHT_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_R_MAC_LOW_LIGHT_TH1_MASK 0x3fff0000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_R_MAC_LOW_LIGHT_TH1_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_3_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_4 0x5b4  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_LOW_LIGHT_DTH_LOG2_MASK 0xf
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_LOW_LIGHT_DTH_LOG2_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_LOW_LIGHT_DTH_LOG2_MASK 0xf0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_LOW_LIGHT_DTH_LOG2_SHIFT 0x4
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_LOW_LIGHT_STRENGTH_MASK 0x1f00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_LOW_LIGHT_STRENGTH_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_LOW_LIGHT_STRENGTH_MASK 0x1f0000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_LOW_LIGHT_STRENGTH_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_UNUSED1_MASK 0xe00000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_UNUSED1_SHIFT 0x15
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_HIGH_LIGHT_DTH_LOG2_MASK 0xf000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_MAC_HIGH_LIGHT_DTH_LOG2_SHIFT 0x18
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_HIGH_LIGHT_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_4_R_MAC_HIGH_LIGHT_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_5 0x5b8  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_MAC_HIGH_LIGHT_TH1_MASK 0x3fff
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_MAC_HIGH_LIGHT_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_R_MAC_HIGH_LIGHT_TH1_MASK 0x3fff0000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_R_MAC_HIGH_LIGHT_TH1_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_5_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_6 0x5bc  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_TH1_MASK 0x1ff
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED0_MASK 0xe00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_R_MAC_SMOOTH_TH1_MASK 0x1ff000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_R_MAC_SMOOTH_TH1_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED1_MASK 0x200000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED1_SHIFT 0x15
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_ENABLE_MASK 0x400000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_ENABLE_SHIFT 0x16
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED2_MASK 0x800000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_UNUSED2_SHIFT 0x17
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_DTH_LOG2_MASK 0xf000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_MAC_SMOOTH_DTH_LOG2_SHIFT 0x18
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_R_MAC_SMOOTH_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_6_R_MAC_SMOOTH_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_HDR_MAC_CFG_7 0x5c0  /*register offset*/
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MAC_SMOOTH_TAP0_MASK 0x7
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MAC_SMOOTH_TAP0_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_R_MAC_SMOOTH_TAP0_MASK 0x70
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_R_MAC_SMOOTH_TAP0_SHIFT 0x4
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED1_MASK 0x80
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_EXP_RATIO_RECIP_MASK 0x1ff00
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_EXP_RATIO_RECIP_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MSB_ALIGNED_MASK 0x20000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MSB_ALIGNED_SHIFT 0x11
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MAC_LINEAR_MODE_MASK 0x40000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_MAC_LINEAR_MODE_SHIFT 0x12
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED2_MASK 0xfff80000
#define IFE_IFE_0_VFE_HDR_MAC_CFG_7_UNUSED2_SHIFT 0x13

#define regIFE_IFE_0_VFE_BPC_CFG_0 0x5c4  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_0_HOT_PIXEL_CORR_DISABLE_MASK 0x1
#define IFE_IFE_0_VFE_BPC_CFG_0_HOT_PIXEL_CORR_DISABLE_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_0_COLD_PIXEL_CORR_DISABLE_MASK 0x2
#define IFE_IFE_0_VFE_BPC_CFG_0_COLD_PIXEL_CORR_DISABLE_SHIFT 0x1
#define IFE_IFE_0_VFE_BPC_CFG_0_SAME_CH_RECOVER_MASK 0x4
#define IFE_IFE_0_VFE_BPC_CFG_0_SAME_CH_RECOVER_SHIFT 0x2
#define IFE_IFE_0_VFE_BPC_CFG_0_BLACK_LEVEL_MASK 0x7ff8
#define IFE_IFE_0_VFE_BPC_CFG_0_BLACK_LEVEL_SHIFT 0x3
#define IFE_IFE_0_VFE_BPC_CFG_0_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_VFE_BPC_CFG_0_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_VFE_BPC_CFG_1 0x5c8  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_1_RG_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_BPC_CFG_1_RG_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_1_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_BPC_CFG_1_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_BPC_CFG_2 0x5cc  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_2_BG_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_BPC_CFG_2_BG_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_2_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_BPC_CFG_2_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_BPC_CFG_3 0x5d0  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_3_GR_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_BPC_CFG_3_GR_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_3_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_BPC_CFG_3_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_BPC_CFG_4 0x5d4  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_4_GB_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_VFE_BPC_CFG_4_GB_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_4_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_BPC_CFG_4_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_BPC_CFG_5 0x5d8  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_5_BPC_OFFSET_MASK 0x7fff
#define IFE_IFE_0_VFE_BPC_CFG_5_BPC_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_5_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_BPC_CFG_5_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_BPC_CFG_5_BCC_OFFSET_MASK 0x7fff0000
#define IFE_IFE_0_VFE_BPC_CFG_5_BCC_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_BPC_CFG_5_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_BPC_CFG_5_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_BPC_CFG_6 0x5dc  /*register offset*/
#define IFE_IFE_0_VFE_BPC_CFG_6_FMAX_MASK 0x7f
#define IFE_IFE_0_VFE_BPC_CFG_6_FMAX_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED0_MASK 0x80
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_VFE_BPC_CFG_6_FMIN_MASK 0x7f00
#define IFE_IFE_0_VFE_BPC_CFG_6_FMIN_SHIFT 0x8
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED1_MASK 0x8000
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_VFE_BPC_CFG_6_CORRECT_THRESHOLD_MASK 0x1fff0000
#define IFE_IFE_0_VFE_BPC_CFG_6_CORRECT_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_VFE_BPC_CFG_6_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_VFE_BPC_DPC_STATS 0x5e0  /*register offset*/
#define IFE_IFE_0_VFE_BPC_DPC_STATS_DPC_HOT_CNT_MASK 0xffff
#define IFE_IFE_0_VFE_BPC_DPC_STATS_DPC_HOT_CNT_SHIFT 0x0
#define IFE_IFE_0_VFE_BPC_DPC_STATS_DPC_COLD_CNT_MASK 0xffff0000
#define IFE_IFE_0_VFE_BPC_DPC_STATS_DPC_COLD_CNT_SHIFT 0x10

#define regIFE_IFE_0_VFE_ABF_CFG 0x5e8  /*register offset*/
#define IFE_IFE_0_VFE_ABF_CFG_FILTER_EN_MASK 0x1
#define IFE_IFE_0_VFE_ABF_CFG_FILTER_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_CFG_LUT_BANK_SEL_MASK 0x2
#define IFE_IFE_0_VFE_ABF_CFG_LUT_BANK_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_ABF_CFG_CROSS_PLANE_EN_MASK 0x4
#define IFE_IFE_0_VFE_ABF_CFG_CROSS_PLANE_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_ABF_CFG_SINGLE_BPC_EN_MASK 0x8
#define IFE_IFE_0_VFE_ABF_CFG_SINGLE_BPC_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_ABF_CFG_PIXEL_MATCH_LEVEL_GRGB_MASK 0x70
#define IFE_IFE_0_VFE_ABF_CFG_PIXEL_MATCH_LEVEL_GRGB_SHIFT 0x4
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_VFE_ABF_CFG_PIXEL_MATCH_LEVEL_RB_MASK 0x700
#define IFE_IFE_0_VFE_ABF_CFG_PIXEL_MATCH_LEVEL_RB_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_0_MASK 0x7000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_0_SHIFT 0xc
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED2_MASK 0x8000
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED2_SHIFT 0xf
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_1_MASK 0x30000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_1_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_2_MASK 0xc0000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_GRGB_2_SHIFT 0x12
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_0_MASK 0x700000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_0_SHIFT 0x14
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_1_MASK 0x3000000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_1_SHIFT 0x18
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_2_MASK 0xc000000
#define IFE_IFE_0_VFE_ABF_CFG_DISTANCE_RB_2_SHIFT 0x1a
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED4_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_CFG_UNUSED4_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_GR_CFG 0x5f4  /*register offset*/
#define IFE_IFE_0_VFE_ABF_GR_CFG_CURVE_OFFSET_MASK 0x7f
#define IFE_IFE_0_VFE_ABF_GR_CFG_CURVE_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_GR_CFG_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_VFE_ABF_GR_CFG_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_VFE_ABF_GB_CFG 0x5f8  /*register offset*/
#define IFE_IFE_0_VFE_ABF_GB_CFG_CURVE_OFFSET_MASK 0x7f
#define IFE_IFE_0_VFE_ABF_GB_CFG_CURVE_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_GB_CFG_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_VFE_ABF_GB_CFG_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_VFE_ABF_R_CFG 0x5fc  /*register offset*/
#define IFE_IFE_0_VFE_ABF_R_CFG_CURVE_OFFSET_MASK 0x7f
#define IFE_IFE_0_VFE_ABF_R_CFG_CURVE_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_R_CFG_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_VFE_ABF_R_CFG_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_VFE_ABF_B_CFG 0x600  /*register offset*/
#define IFE_IFE_0_VFE_ABF_B_CFG_CURVE_OFFSET_MASK 0x7f
#define IFE_IFE_0_VFE_ABF_B_CFG_CURVE_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_B_CFG_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_VFE_ABF_B_CFG_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_0 0x604  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_BX_MASK 0x3fff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_BX_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_BY_MASK 0x3fff0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_BY_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_1 0x608  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_1_INIT_RSQUARE_MASK 0xfffffff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_1_INIT_RSQUARE_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_1_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_1_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_2 0x60c  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_ANCHOR_0_MASK 0xfff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_ANCHOR_0_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_ANCHOR_1_MASK 0xfff0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_ANCHOR_1_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_2_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_3 0x610  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_ANCHOR_2_MASK 0xfff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_ANCHOR_2_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_ANCHOR_3_MASK 0xfff0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_ANCHOR_3_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_3_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_4 0x614  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_BASE_0_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_BASE_0_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_SLOPE_0_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_SLOPE_0_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_SHIFT_0_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_COEFF_SHIFT_0_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_4_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_5 0x618  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_BASE_1_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_BASE_1_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_SLOPE_1_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_SLOPE_1_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_SHIFT_1_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_COEFF_SHIFT_1_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_5_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_6 0x61c  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_BASE_2_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_BASE_2_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_SLOPE_2_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_SLOPE_2_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_SHIFT_2_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_COEFF_SHIFT_2_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_6_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_7 0x620  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_BASE_3_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_BASE_3_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_SLOPE_3_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_SLOPE_3_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_SHIFT_3_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_COEFF_SHIFT_3_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_7_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_8 0x624  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_BASE_0_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_BASE_0_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_SLOPE_0_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_SLOPE_0_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_SHIFT_0_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_THRESH_SHIFT_0_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_8_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_9 0x628  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_BASE_1_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_BASE_1_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_SLOPE_1_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_SLOPE_1_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_SHIFT_1_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_THRESH_SHIFT_1_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_9_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_10 0x62c  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_BASE_2_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_BASE_2_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_SLOPE_2_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_SLOPE_2_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_SHIFT_2_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_THRESH_SHIFT_2_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_10_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_11 0x630  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_BASE_3_MASK 0xff
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_BASE_3_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_SLOPE_3_MASK 0xff00
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_SLOPE_3_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_SHIFT_3_MASK 0xf0000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_THRESH_SHIFT_3_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_RNR_CFG_11_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_RNR_CFG_12 0x634  /*register offset*/
#define IFE_IFE_0_VFE_ABF_RNR_CFG_12_RSQUARE_SHIFT_MASK 0xf
#define IFE_IFE_0_VFE_ABF_RNR_CFG_12_RSQUARE_SHIFT_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_12_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_VFE_ABF_RNR_CFG_12_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_VFE_ABF_BPC_CFG_0 0x638  /*register offset*/
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_FMAX_MASK 0x3f
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_FMAX_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_FMIN_MASK 0x3f00
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_FMIN_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_OFFSET_MASK 0xfff0000
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED2_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_BPC_CFG_0_UNUSED2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_BPC_CFG_1 0x63c  /*register offset*/
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_MIN_SHIFT_MASK 0xf
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_MIN_SHIFT_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_MAX_SHIFT_MASK 0xf0
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_MAX_SHIFT_SHIFT 0x4
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_BLS_MASK 0xfff00
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_BLS_SHIFT 0x8
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_ABF_BPC_CFG_1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0 0x640  /*register offset*/
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_ANCHOR_LO_MASK 0x3ff
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_ANCHOR_LO_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_ANCHOR_GAP_MASK 0x3ff0000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_ANCHOR_GAP_SHIFT 0x10
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1 0x644  /*register offset*/
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_LO_GRGB_MASK 0x1ff
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_LO_GRGB_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED0_MASK 0xe00
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_SLOPE_GRGB_MASK 0x3ff000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_SLOPE_GRGB_SHIFT 0xc
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_SHIFT_GRGB_MASK 0xf000000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_SHIFT_GRGB_SHIFT 0x18
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED2_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1_UNUSED2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2 0x648  /*register offset*/
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_LO_RB_MASK 0x1ff
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_LO_RB_SHIFT 0x0
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED0_MASK 0xe00
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_SLOPE_RB_MASK 0x3ff000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_SLOPE_RB_SHIFT 0xc
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_SHIFT_RB_MASK 0xf000000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_SHIFT_RB_SHIFT 0x18
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED2_MASK 0xf0000000
#define IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2_UNUSED2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_BLACK_LEVEL_CFG 0x6b0  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_OFFSET_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_UNUSED0_MASK 0x4000
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_SCALE_MASK 0xffff8000
#define IFE_IFE_0_VFE_BLACK_LEVEL_CFG_SCALE_SHIFT 0xf

#define regIFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0 0x6b4  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1 0x6b8  /*register offset*/
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_ROLLOFF_CFG 0x6bc  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_CFG_PIXEL_OFFSET_MASK 0xfff
#define IFE_IFE_0_VFE_ROLLOFF_CFG_PIXEL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_CFG_PCA_LUT_BANK_SEL_MASK 0x10000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_PCA_LUT_BANK_SEL_SHIFT 0x10
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED1_MASK 0x20000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED1_SHIFT 0x11
#define IFE_IFE_0_VFE_ROLLOFF_CFG_NUM_MESHGAIN_H_MASK 0xfc0000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_NUM_MESHGAIN_H_SHIFT 0x12
#define IFE_IFE_0_VFE_ROLLOFF_CFG_NUM_MESHGAIN_V_MASK 0x3f000000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_NUM_MESHGAIN_V_SHIFT 0x18
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_VFE_ROLLOFF_CFG_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0 0x6c0  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1 0x6c4  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_SUB_GRID_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_SUB_GRID_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_SUB_GRID_Y_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_SUB_GRID_Y_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_UNUSED1_MASK 0x20000000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_UNUSED1_SHIFT 0x1d
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_INTERP_FACTOR_MASK 0xc0000000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1_INTERP_FACTOR_SHIFT 0x1e

#define regIFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2 0x6c8  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_SUB_GRID_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_SUB_GRID_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_SUB_GRID_X_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_SUB_GRID_X_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0 0x6cc  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1 0x6d0  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_SUB_GRID_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_SUB_GRID_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_SUB_GRID_Y_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_SUB_GRID_Y_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_UNUSED1_MASK 0x20000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_UNUSED1_SHIFT 0x1d
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_INTERP_FACTOR_MASK 0xc0000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1_INTERP_FACTOR_SHIFT 0x1e

#define regIFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2 0x6d4  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_SUB_GRID_WIDTH_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_SUB_GRID_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_SUB_GRID_X_DELTA_MASK 0x1ffff000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_SUB_GRID_X_DELTA_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0 0x6d8  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_BLOCK_X_INDEX_MASK 0x3f
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_BLOCK_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_BLOCK_Y_INDEX_MASK 0xfc0
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_BLOCK_Y_INDEX_SHIFT 0x6
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_Y_DELTA_ACCUM_MASK 0xfffff000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0_Y_DELTA_ACCUM_SHIFT 0xc

#define regIFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1 0x6dc  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_PIXEL_X_INDEX_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_PIXEL_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_PIXEL_Y_INDEX_MASK 0x3ff000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_PIXEL_Y_INDEX_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_SUB_GRID_X_INDEX_MASK 0x7000000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_SUB_GRID_X_INDEX_SHIFT 0x18
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_SUB_GRID_Y_INDEX_MASK 0x70000000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_SUB_GRID_Y_INDEX_SHIFT 0x1c
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0 0x6e0  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_BLOCK_X_INDEX_MASK 0x3f
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_BLOCK_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_BLOCK_Y_INDEX_MASK 0xfc0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_BLOCK_Y_INDEX_SHIFT 0x6
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_Y_DELTA_ACCUM_MASK 0xfffff000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0_Y_DELTA_ACCUM_SHIFT 0xc

#define regIFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1 0x6e4  /*register offset*/
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_PIXEL_X_INDEX_MASK 0x7ff
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_PIXEL_X_INDEX_SHIFT 0x0
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED0_MASK 0x800
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_PIXEL_Y_INDEX_MASK 0x3ff000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_PIXEL_Y_INDEX_SHIFT 0xc
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_SUB_GRID_X_INDEX_MASK 0x7000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_SUB_GRID_X_INDEX_SHIFT 0x18
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_SUB_GRID_Y_INDEX_MASK 0x70000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_SUB_GRID_Y_INDEX_SHIFT 0x1c
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMO_CFG 0x6f8  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_CFG_DIR_G_INTERP_DIS_MASK 0x1
#define IFE_IFE_0_VFE_DEMO_CFG_DIR_G_INTERP_DIS_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_CFG_DIR_RB_INTERP_DIS_MASK 0x2
#define IFE_IFE_0_VFE_DEMO_CFG_DIR_RB_INTERP_DIS_SHIFT 0x1
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_DEMO_CFG_COSITED_RGB_EN_MASK 0x10
#define IFE_IFE_0_VFE_DEMO_CFG_COSITED_RGB_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED1_MASK 0xe0
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_VFE_DEMO_CFG_DYN_G_CLAMP_EN_MASK 0x100
#define IFE_IFE_0_VFE_DEMO_CFG_DYN_G_CLAMP_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_DEMO_CFG_DYN_RB_CLAMP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DEMO_CFG_DYN_RB_CLAMP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED2_MASK 0x400
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_VFE_DEMO_CFG_LB_ONLY_EN_MASK 0x800
#define IFE_IFE_0_VFE_DEMO_CFG_LB_ONLY_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED3_MASK 0xfffff000
#define IFE_IFE_0_VFE_DEMO_CFG_UNUSED3_SHIFT 0xc

#define regIFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0 0x6fc  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_G_GAIN_MASK 0xfff
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_G_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_B_GAIN_MASK 0xfff0000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_B_GAIN_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1 0x700  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1_R_GAIN_MASK 0xfff
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1_R_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0 0x704  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_G_OFFSET_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_G_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_B_OFFSET_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_B_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1 0x708  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1_R_OFFSET_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1_R_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0 0x70c  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_G_GAIN_MASK 0xfff
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_G_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_B_GAIN_MASK 0xfff0000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_B_GAIN_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1 0x710  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1_R_GAIN_MASK 0xfff
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1_R_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0 0x714  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_G_OFFSET_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_G_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_B_OFFSET_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_B_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1 0x718  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1_R_OFFSET_MASK 0x7fff
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1_R_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG 0x71c  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_LAMDA_G_MASK 0xff00
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_LAMDA_G_SHIFT 0x8
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_UNUSED1_MASK 0xff0000
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_UNUSED1_SHIFT 0x10
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_LAMDA_RB_MASK 0xff000000
#define IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG_LAMDA_RB_SHIFT 0x18

#define regIFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0 0x720  /*register offset*/
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_W_N_MASK 0x3ff
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_W_N_SHIFT 0x0
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_A_N_MASK 0xfff00000
#define IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0_A_N_SHIFT 0x14

#define regIFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG 0x75c  /*register offset*/
#define IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_COSITED_MASK 0x1
#define IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_COSITED_SHIFT 0x0
#define IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0 0x760  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1 0x764  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2 0x768  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3 0x76c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4 0x770  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5 0x774  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6 0x778  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7 0x77c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8 0x780  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_CN_MASK 0xfff
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_CN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_RIGHT_CN_MASK 0xfff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_RIGHT_CN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0 0x784  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_KN_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_KN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_RIGHT_KN_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_RIGHT_KN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1 0x788  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_KN_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_KN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_RIGHT_KN_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_RIGHT_KN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2 0x78c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_KN_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_KN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_RIGHT_KN_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_RIGHT_KN_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q 0x790  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_QFACTOR_MASK 0x3
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_QFACTOR_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_UNUSED0_MASK 0xfffc
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_RIGHT_QFACTOR_MASK 0x30000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_RIGHT_QFACTOR_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_VFE_GTM_CFG 0x794  /*register offset*/
#define IFE_IFE_0_VFE_GTM_CFG_LUT_BANK_SEL_MASK 0x1
#define IFE_IFE_0_VFE_GTM_CFG_LUT_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_GTM_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_GTM_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_RGB_LUT_CFG 0x798  /*register offset*/
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH0_BANK_SEL_MASK 0x1
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH0_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH1_BANK_SEL_MASK 0x2
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH1_BANK_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH2_BANK_SEL_MASK 0x4
#define IFE_IFE_0_VFE_RGB_LUT_CFG_CH2_BANK_SEL_SHIFT 0x2
#define IFE_IFE_0_VFE_RGB_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_VFE_RGB_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_VFE_SCALE_FD_Y_CFG 0x9ac  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_FD_Y_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG 0x9b0  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_H_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_H_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG 0x9b4  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0 0x9b8  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0_H_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1 0x9bc  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG 0x9c0  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG 0x9c4  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_V_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_V_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG 0x9c8  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0 0x9cc  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0_V_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1 0x9d0  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG 0x9d4  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_CFG 0x9d8  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG 0x9dc  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG_H_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG_H_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG 0x9e0  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0 0x9e4  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0_H_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1 0x9e8  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG 0x9ec  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG 0x9f0  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG_V_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG_V_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG 0x9f4  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0 0x9f8  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0_V_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1 0x9fc  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG 0xa00  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_VID_Y_CFG 0xa3c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_VID_Y_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG 0xa40  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_H_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_H_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG 0xa44  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0 0xa48  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0_H_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1 0xa4c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG 0xa50  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG 0xa54  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_V_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_V_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG 0xa58  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0 0xa5c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0_V_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1 0xa60  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG 0xa64  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_CFG 0xa68  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG 0xa6c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG_H_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG_H_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG 0xa70  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0 0xa74  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0_H_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1 0xa78  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG 0xa7c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG 0xa80  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG_V_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG_V_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG 0xa84  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0 0xa88  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0_V_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1 0xa8c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG 0xa90  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_STATS_CFG 0xaac  /*register offset*/
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BE_FIELD_SEL_MASK 0x3
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BE_FIELD_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_STATS_CFG_HDR_STATS_SITE_SEL_MASK 0x8
#define IFE_IFE_0_VFE_STATS_CFG_HDR_STATS_SITE_SEL_SHIFT 0x3
#define IFE_IFE_0_VFE_STATS_CFG_BHIST_BIN_UNIFORMITY_MASK 0x10
#define IFE_IFE_0_VFE_STATS_CFG_BHIST_BIN_UNIFORMITY_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED1_MASK 0x20
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_CFG_AWB_BG_QUAD_SYNC_EN_MASK 0x40
#define IFE_IFE_0_VFE_STATS_CFG_AWB_BG_QUAD_SYNC_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED2_MASK 0x80
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED2_SHIFT 0x7
#define IFE_IFE_0_VFE_STATS_CFG_COLOR_CONV_EN_MASK 0x100
#define IFE_IFE_0_VFE_STATS_CFG_COLOR_CONV_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_CFG_RS_SHIFT_BITS_MASK 0x1e00
#define IFE_IFE_0_VFE_STATS_CFG_RS_SHIFT_BITS_SHIFT 0x9
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED3_MASK 0x2000
#define IFE_IFE_0_VFE_STATS_CFG_UNUSED3_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_CFG_CS_SHIFT_BITS_MASK 0x3c000
#define IFE_IFE_0_VFE_STATS_CFG_CS_SHIFT_BITS_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BHIST_FIELD_SEL_MASK 0xc0000
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BHIST_FIELD_SEL_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BHIST_CHAN_SEL_MASK 0x100000
#define IFE_IFE_0_VFE_STATS_CFG_HDR_BHIST_CHAN_SEL_SHIFT 0x14
#define IFE_IFE_0_VFE_STATS_CFG_BHIST_CHAN_SEL_MASK 0xe00000
#define IFE_IFE_0_VFE_STATS_CFG_BHIST_CHAN_SEL_SHIFT 0x15
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_CHAN_SEL_MASK 0x3000000
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_CHAN_SEL_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_SITE_SEL_MASK 0xc000000
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_SITE_SEL_SHIFT 0x1a
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_SHIFT_BITS_MASK 0xf0000000
#define IFE_IFE_0_VFE_STATS_CFG_IHIST_SHIFT_BITS_SHIFT 0x1c

#define regIFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG 0xab0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_OFFSET_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_UNUSED0_MASK 0x4000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_SCALE_MASK 0xffff8000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG_SCALE_SHIFT 0xf

#define regIFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0 0xab4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG 0xab8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG 0xabc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_RGN_H_NUM_MASK 0xff
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG 0xac0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x1ff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0 0xac4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1 0xac8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0 0xacc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1 0xad0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG 0xad4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG 0xad8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1 0xadc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG 0xae0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG_WR_XACT_CNT_VEC_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG_WR_XACT_CNT_VEC_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_CFG 0xae4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_CFG_G_SEL_MASK 0x1
#define IFE_IFE_0_VFE_STATS_BAF_CFG_G_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_CFG_GAMMA_LUT_EN_MASK 0x2
#define IFE_IFE_0_VFE_STATS_BAF_CFG_GAMMA_LUT_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_BAF_CFG_GAMMA_LUT_BANK_SEL_MASK 0x4
#define IFE_IFE_0_VFE_STATS_BAF_CFG_GAMMA_LUT_BANK_SEL_SHIFT 0x2
#define IFE_IFE_0_VFE_STATS_BAF_CFG_CH_SEL_MASK 0x8
#define IFE_IFE_0_VFE_STATS_BAF_CFG_CH_SEL_SHIFT 0x3
#define IFE_IFE_0_VFE_STATS_BAF_CFG_SCALE_EN_MASK 0x10
#define IFE_IFE_0_VFE_STATS_BAF_CFG_SCALE_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_SCALE_EN_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_SCALE_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_1_FIR_EN_MASK 0x100
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_1_FIR_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_1_IIR_EN_MASK 0x200
#define IFE_IFE_0_VFE_STATS_BAF_CFG_H_1_IIR_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED1_MASK 0x1c00
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED1_SHIFT 0xa
#define IFE_IFE_0_VFE_STATS_BAF_CFG_V_IIR_EN_MASK 0x2000
#define IFE_IFE_0_VFE_STATS_BAF_CFG_V_IIR_EN_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED2_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BAF_CFG_ROI_IND_LUT_BANK_SEL_MASK 0x10000
#define IFE_IFE_0_VFE_STATS_BAF_CFG_ROI_IND_LUT_BANK_SEL_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED3_MASK 0xfffe0000
#define IFE_IFE_0_VFE_STATS_BAF_CFG_UNUSED3_SHIFT 0x11

#define regIFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0 0xae8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_A0_MASK 0xfff
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_A0_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_A1_MASK 0xfff0000
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_A1_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1 0xaec  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1_A2_MASK 0xfff
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1_A2_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0 0xaf0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A0_MASK 0x3f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A0_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A1_MASK 0x3f00
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A1_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A2_MASK 0x3f0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A2_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A3_MASK 0x3f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_A3_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1 0xaf4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A4_MASK 0x3f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A4_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A5_MASK 0x3f00
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A5_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A6_MASK 0x3f0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A6_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A7_MASK 0x3f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_A7_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2 0xaf8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A8_MASK 0x3f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A8_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED0_MASK 0xc0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A9_MASK 0x3f00
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A9_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A10_MASK 0x3f0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A10_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A11_MASK 0x3f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_A11_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3 0xafc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3_A12_MASK 0x3f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3_A12_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0 0xb00  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0_B10_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0_B10_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0_B11_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0_B11_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1 0xb04  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1_B12_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1_B12_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1_B22_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1_B22_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2 0xb08  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2_A11_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2_A11_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2_A12_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2_A12_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3 0xb0c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3_B20_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3_B20_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3_B21_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3_B21_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4 0xb10  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4_A21_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4_A21_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4_A22_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4_A22_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0 0xb40  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0_B10_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0_B10_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0_B11_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0_B11_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1 0xb44  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1_B12_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1_B12_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1_B22_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1_B22_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2 0xb48  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2_A11_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2_A11_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2_A12_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2_A12_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG 0xb4c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_H_1_MASK 0xf
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_H_1_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_H_1_PIX_SUM_MASK 0x70
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_H_1_PIX_SUM_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_UNUSED0_MASK 0xff80
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_V_MASK 0xf0000
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_V_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_V_PIX_SUM_MASK 0x700000
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_V_PIX_SUM_SHIFT 0x14
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG 0xb50  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG_THRESHOLD_MASK 0x1ffff
#define IFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0 0xb54  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_0_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_0_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_1_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_1_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_2_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_2_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_3_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_3_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_4_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_IND_4_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1 0xb58  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_5_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_5_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_6_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_6_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_7_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_7_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_8_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_8_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_9_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_IND_9_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2 0xb5c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_10_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_10_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_11_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_11_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_12_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_12_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_13_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_13_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_14_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_IND_14_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3 0xb60  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_IND_15_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_IND_15_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_IND_16_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_IND_16_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_VFE_STATS_BAF_V_TH_CFG 0xb78  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_TH_CFG_THRESHOLD_MASK 0x1ffff
#define IFE_IFE_0_VFE_STATS_BAF_V_TH_CFG_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_TH_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_STATS_BAF_V_TH_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0 0xb7c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_0_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_0_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_1_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_1_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_2_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_2_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_3_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_3_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_4_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_IND_4_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1 0xb80  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_5_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_5_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_6_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_6_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_7_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_7_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_8_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_8_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_9_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_IND_9_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2 0xb84  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_10_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_10_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_11_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_11_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED1_MASK 0x800
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_12_MASK 0x1f000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_12_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED2_MASK 0x20000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_13_MASK 0x7c0000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_13_SHIFT 0x12
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED3_MASK 0x800000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_14_MASK 0x1f000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_IND_14_SHIFT 0x18
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3 0xb88  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_IND_15_MASK 0x1f
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_IND_15_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_UNUSED0_MASK 0x20
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_IND_16_MASK 0x7c0
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_IND_16_SHIFT 0x6
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0 0xb8c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0_H_1_GAIN_MASK 0x3ff
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0_H_1_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1 0xb90  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1_V_GAIN_MASK 0x3ff
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1_V_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG 0xb94  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_IN_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_OUT_MASK 0x1fff0000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG 0xb98  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0 0xb9c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0_H_MN_INIT_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1 0xba0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG 0xba4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_SCALE_Y_IN_WIDTH_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_SCALE_Y_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_UNUSED0_MASK 0x2000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_H_SKIP_CNT_MASK 0x1fff0000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG 0xba8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG_TRANS_CNT_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG_TRANS_CNT_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG 0xbac  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG 0xbb0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_RGN_H_NUM_MASK 0xff
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG 0xbb4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0 0xbb8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1 0xbbc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0 0xbc0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1 0xbc4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG 0xbc8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG 0xbcc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_RGN_H_NUM_MASK 0xff
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG 0xbd0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0 0xbd4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1 0xbd8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0 0xbdc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1 0xbe0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG 0xbe4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG 0xbe8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG 0xbec  /*register offset*/
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG 0xbf0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_RGN_H_NUM_MASK 0xf
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_UNUSED0_MASK 0xfff0
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_RGN_V_NUM_MASK 0x3ff0000
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG 0xbf4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0xf0000
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG 0xbf8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG 0xbfc  /*register offset*/
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_RGN_H_NUM_MASK 0x7ff
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_RGN_V_NUM_MASK 0x30000
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG 0xc00  /*register offset*/
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x3
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_UNUSED0_MASK 0xfffc
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG 0xc04  /*register offset*/
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG 0xc08  /*register offset*/
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG 0xc0c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG 0xc10  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG 0xc14  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DMI_CFG 0xc24  /*register offset*/
#define IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_MASK 0x7f
#define IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_VFE_DMI_CFG_AUTO_INC_EN_MASK 0x100
#define IFE_IFE_0_VFE_DMI_CFG_AUTO_INC_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED1_MASK 0xe00
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_DMI_CFG_AUTO_LOAD_EN_MASK 0x1000
#define IFE_IFE_0_VFE_DMI_CFG_AUTO_LOAD_EN_SHIFT 0xc
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED2_MASK 0xffffe000
#define IFE_IFE_0_VFE_DMI_CFG_UNUSED2_SHIFT 0xd

#define regIFE_IFE_0_VFE_DMI_ADDR 0xc28  /*register offset*/
#define IFE_IFE_0_VFE_DMI_ADDR_DMI_ADDR_MASK 0xfff
#define IFE_IFE_0_VFE_DMI_ADDR_DMI_ADDR_SHIFT 0x0
#define IFE_IFE_0_VFE_DMI_ADDR_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_VFE_DMI_ADDR_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_VFE_DMI_DATA_HI 0xc2c  /*register offset*/
#define IFE_IFE_0_VFE_DMI_DATA_HI_DMI_DATA_HI_MASK 0xffffffff
#define IFE_IFE_0_VFE_DMI_DATA_HI_DMI_DATA_HI_SHIFT 0x0

#define regIFE_IFE_0_VFE_DMI_DATA_LO 0xc30  /*register offset*/
#define IFE_IFE_0_VFE_DMI_DATA_LO_DMI_DATA_LO_MASK 0xffffffff
#define IFE_IFE_0_VFE_DMI_DATA_LO_DMI_DATA_LO_SHIFT 0x0

#define regIFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD 0xc34  /*register offset*/
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD_START_RAM_LOAD_MASK 0x1
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD_START_RAM_LOAD_SHIFT 0x0
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS 0xc38  /*register offset*/
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS_RAM_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS_RAM_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG 0xc3c  /*register offset*/
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_RAM_END_ADDR_MASK 0xfff
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_RAM_END_ADDR_SHIFT 0x0
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_LOAD_PATTERN_MASK 0x30000
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_LOAD_PATTERN_SHIFT 0x10
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_SEED 0xc40  /*register offset*/
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_SEED_SEED_MASK 0xffffffff
#define IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_SEED_SEED_SHIFT 0x0

#define regIFE_IFE_0_VFE_DSP_STATUS 0xc44  /*register offset*/
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_RX_OVERFLOW_MASK 0x1
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_RX_OVERFLOW_SHIFT 0x0
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_TX_OVERFLOW_MASK 0x2
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_TX_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED0_MASK 0xfc
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_HBI_MASK 0x3fff00
#define IFE_IFE_0_VFE_DSP_STATUS_AFIFO_HBI_SHIFT 0x8
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_VFE_DSP_STATUS_VIOLATION_IRQ_MASK 0x1000000
#define IFE_IFE_0_VFE_DSP_STATUS_VIOLATION_IRQ_SHIFT 0x18
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED2_MASK 0xfe000000
#define IFE_IFE_0_VFE_DSP_STATUS_UNUSED2_SHIFT 0x19

#define regIFE_IFE_0_VFE_DIAG_CFG 0xc48  /*register offset*/
#define IFE_IFE_0_VFE_DIAG_CFG_DIAG_EN_MASK 0x1
#define IFE_IFE_0_VFE_DIAG_CFG_DIAG_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_MASK 0xe
#define IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_DIAG_CFG_CAMIF_FRM_CNT_EN_MASK 0x10
#define IFE_IFE_0_VFE_DIAG_CFG_CAMIF_FRM_CNT_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x20
#define IFE_IFE_0_VFE_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x40
#define IFE_IFE_0_VFE_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x80
#define IFE_IFE_0_VFE_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_DIAG_CFG_CAMIF_LITE_FRM_CNT_EN_MASK 0x100
#define IFE_IFE_0_VFE_DIAG_CFG_CAMIF_LITE_FRM_CNT_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_DIAG_CFG_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_VFE_DIAG_CFG_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_VFE_DIAG_SENSOR_STATUS 0xc4c  /*register offset*/
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_STM_CFG 0xc50  /*register offset*/
#define IFE_IFE_0_VFE_STM_CFG_OUTPUT_SEL_MASK 0x1
#define IFE_IFE_0_VFE_STM_CFG_OUTPUT_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_STM_CFG_EVENT_SITE_SEL_MASK 0x2
#define IFE_IFE_0_VFE_STM_CFG_EVENT_SITE_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_STM_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_STM_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_HW_TESTGEN_CMD 0xc58  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_GO_CMD_MASK 0x1
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_GO_CMD_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_STOP_CMD_MASK 0x2
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_HW_TESTGEN_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_HW_TESTGEN_CFG 0xc5c  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_NUM_FRAME_MASK 0x3ff
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_NUM_FRAME_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED0_MASK 0xc00
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_PIXEL_DATA_SEL_MASK 0x1000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_PIXEL_DATA_SEL_SHIFT 0xc
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_SYSTEMATIC_DATA_SEL_MASK 0x2000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_SYSTEMATIC_DATA_SEL_SHIFT 0xd
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED1_MASK 0xc000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_PIXEL_DATA_SIZE_MASK 0x30000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_PIXEL_DATA_SIZE_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_HSYNC_SYNC_EDGE_MASK 0x40000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_HSYNC_SYNC_EDGE_SHIFT 0x12
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_VSYNC_SYNC_EDGE_MASK 0x80000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_VSYNC_SYNC_EDGE_SHIFT 0x13
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_VFE_HW_TESTGEN_CFG_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG 0xc60  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_IMAGE_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_IMAGE_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_IMAGE_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_IMAGE_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG 0xc64  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG_SOF_OFFSET_MASK 0xffffff
#define IFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG_SOF_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG 0xc68  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG_EOF_NOFFSET_MASK 0xffffff
#define IFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG_EOF_NOFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG 0xc6c  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_SOL_OFFSET_MASK 0x1ff
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_SOL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_EOL_NOFFSET_MASK 0x1ff0000
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_EOL_NOFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG 0xc70  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_VBL_MASK 0x3fff
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_VBL_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_VBL_EN_MASK 0x10000
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_VBL_EN_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG 0xc74  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_SOF_DUMMY_MASK 0xff
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_SOF_DUMMY_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_EOF_DUMMY_MASK 0xff0000
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_EOF_DUMMY_SHIFT 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG 0xc78  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_PIXEL_PATTERN_MASK 0xc0
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_PIXEL_PATTERN_SHIFT 0x6
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNUSED1_MASK 0xffffc000
#define IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG_UNUSED1_SHIFT 0xe

#define regIFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG 0xc7c  /*register offset*/
#define IFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG_RAND_SEED_MASK 0xffff
#define IFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG_RAND_SEED_SHIFT 0x0
#define IFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_TESTBUS_SEL 0xc80  /*register offset*/
#define IFE_IFE_0_VFE_TESTBUS_SEL_BUS_SEL_MASK 0xf
#define IFE_IFE_0_VFE_TESTBUS_SEL_BUS_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_MASK 0x70
#define IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_SHIFT 0x4
#define IFE_IFE_0_VFE_TESTBUS_SEL_TESTBUS_EN_MASK 0x80
#define IFE_IFE_0_VFE_TESTBUS_SEL_TESTBUS_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_TESTBUS_SEL_MODULE_TESTBUS_SEL_MASK 0xf00
#define IFE_IFE_0_VFE_TESTBUS_SEL_MODULE_TESTBUS_SEL_SHIFT 0x8
#define IFE_IFE_0_VFE_TESTBUS_SEL_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_VFE_TESTBUS_SEL_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_VFE_HDR_CFG_5 0xc84  /*register offset*/
#define IFE_IFE_0_VFE_HDR_CFG_5_BLK_IN_MASK 0xff
#define IFE_IFE_0_VFE_HDR_CFG_5_BLK_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_CFG_5_BLK_OUT_MASK 0xfff00
#define IFE_IFE_0_VFE_HDR_CFG_5_BLK_OUT_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_CFG_5_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_VFE_HDR_CFG_5_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_5 0xc8c  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_ENABLE_MASK 0x1
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_ENABLE_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_FIRST_RB_EXP_MASK 0x2
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_FIRST_RB_EXP_SHIFT 0x1
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED0_MASK 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_PATTERN_MASK 0x30
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_PATTERN_SHIFT 0x4
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED1_MASK 0xc0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_PREFILT_TAP0_MASK 0x7f00
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_ZREC_PREFILT_TAP0_SHIFT 0x8
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED2_MASK 0xffff8000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_5_UNUSED2_SHIFT 0xf

#define regIFE_IFE_0_VFE_HDR_RECON_CFG_6 0xc90  /*register offset*/
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_G_GRAD_TH1_MASK 0xfff
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_G_GRAD_TH1_SHIFT 0x0
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_G_DTH_LOG2_MASK 0xf000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_G_DTH_LOG2_SHIFT 0xc
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_RB_GRAD_TH1_MASK 0xfff0000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_RB_GRAD_TH1_SHIFT 0x10
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_RB_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_VFE_HDR_RECON_CFG_6_ZREC_RB_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_VFE_STATS_HDR_BE_CFG 0xc98  /*register offset*/
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_SAT_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_SAT_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_SHIFT_BITS_MASK 0xe
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_SHIFT_BITS_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff00
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_STATS_HDR_BE_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3 0xc9c  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3_B20_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3_B20_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3_B21_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3_B21_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4 0xca0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4_A21_MASK 0xffff
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4_A21_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4_A22_MASK 0xffff0000
#define IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4_A22_SHIFT 0x10

#define regIFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0 0xca4  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_X_MIN_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_X_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_Y_MIN_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_Y_MIN_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1 0xca8  /*register offset*/
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_X_MAX_MASK 0x1fff
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_X_MAX_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_Y_MAX_MASK 0x3fff0000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_Y_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_STATS_AEC_BG_CFG 0xcac  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_SAT_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_SAT_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_SHIFT_BITS_MASK 0xe
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_SHIFT_BITS_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff00
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_STATS_AEC_BG_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_STATS_AWB_BG_CFG 0xcb0  /*register offset*/
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_SAT_STATS_EN_MASK 0x1
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_SAT_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_SHIFT_BITS_MASK 0xe
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_SHIFT_BITS_SHIFT 0x1
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff00
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x8
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_STATS_AWB_BG_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_PDAF_CFG 0xcb4  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_PDPC_EN_MASK 0x1
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_PDPC_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_DSBPC_EN_MASK 0x2
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_DSBPC_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_BIN_CORR_EN_MASK 0x4
#define IFE_IFE_0_VFE_PDAF_CFG_PDAF_BIN_CORR_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_PDAF_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_VFE_PDAF_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_PDAF_CFG_BLACK_LEVEL_MASK 0xfff00
#define IFE_IFE_0_VFE_PDAF_CFG_BLACK_LEVEL_SHIFT 0x8
#define IFE_IFE_0_VFE_PDAF_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_VFE_PDAF_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO 0xcb8  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_EXP_RATIO_RECIP_MASK 0x1ff
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_EXP_RATIO_RECIP_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_EXP_RATIO_MASK 0x7fff0000
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_EXP_RATIO_SHIFT 0x10
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_PDAF_T2_BP_OFFSET 0xcbc  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_T2_OFFSET_RB_PIXEL_MASK 0x7fff
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_T2_OFFSET_RB_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_T2_OFFSET_G_PIXEL_MASK 0x7fff0000
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_T2_OFFSET_G_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_PDAF_BP_TH 0xcc0  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_BP_TH_FMAX_MASK 0xff
#define IFE_IFE_0_VFE_PDAF_BP_TH_FMAX_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_BP_TH_FMIN_MASK 0xff00
#define IFE_IFE_0_VFE_PDAF_BP_TH_FMIN_SHIFT 0x8
#define IFE_IFE_0_VFE_PDAF_BP_TH_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_PDAF_BP_TH_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_PDAF_BP_OFFSET 0xcc4  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_OFFSET_RB_PIXEL_MASK 0x7fff
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_OFFSET_RB_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_UNUSED0_MASK 0x8000
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_OFFSET_G_PIXEL_MASK 0x7fff0000
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_OFFSET_G_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_VFE_PDAF_BP_OFFSET_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_VFE_PDAF_RG_WB_GAIN 0xcc8  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_RG_WB_GAIN_RG_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_VFE_PDAF_RG_WB_GAIN_RG_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_RG_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_PDAF_RG_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_PDAF_BG_WB_GAIN 0xccc  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_BG_WB_GAIN_BG_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_VFE_PDAF_BG_WB_GAIN_BG_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_BG_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_PDAF_BG_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_PDAF_GR_WB_GAIN 0xcd0  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_GR_WB_GAIN_GR_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_VFE_PDAF_GR_WB_GAIN_GR_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_GR_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_PDAF_GR_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_PDAF_GB_WB_GAIN 0xcd4  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_GB_WB_GAIN_GB_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_VFE_PDAF_GB_WB_GAIN_GB_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_GB_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_VFE_PDAF_GB_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG 0xcd8  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_X_OFFSET_MASK 0x3fff
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_X_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_Y_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_Y_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_PDAF_LOC_END_CFG 0xcdc  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_X_END_MASK 0x3fff
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_X_END_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_Y_END_MASK 0x3fff0000
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_Y_END_SHIFT 0x10
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_PDAF_LOC_END_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG 0xce4  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG 0xce8  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS 0xd58  /*register offset*/
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_CAMIF_FRM_CNT_MASK 0xff
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI0_FRM_CNT_MASK 0xff00
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI0_FRM_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI1_FRM_CNT_MASK 0xff0000
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI1_FRM_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI2_FRM_CNT_MASK 0xff000000
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_RDI2_FRM_CNT_SHIFT 0x18

#define regIFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG 0xd60  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF 0xd64  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG 0xd68  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_R2PD_1ST_CFG 0xd6c  /*register offset*/
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_PACK_MODE_MASK 0x10000
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_PACK_MODE_SHIFT 0x10
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_VFE_R2PD_1ST_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG 0xd70  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF 0xd74  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG 0xd78  /*register offset*/
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_R2PD_2ND_CFG 0xd7c  /*register offset*/
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_PACK_MODE_MASK 0x10000
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_PACK_MODE_SHIFT 0x10
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_VFE_R2PD_2ND_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG 0xd84  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG 0xd88  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG 0xd8c  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG 0xd90  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG 0xd94  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG 0xd98  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG 0xd9c  /*register offset*/
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG 0xda4  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG 0xda8  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG 0xdac  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG 0xdb0  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG 0xdb4  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG 0xdb8  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG 0xdbc  /*register offset*/
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG 0xdc4  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG 0xdc8  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG 0xdcc  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG 0xdd0  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG 0xdd4  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG 0xdd8  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG 0xddc  /*register offset*/
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG 0xde4  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG 0xde8  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG 0xdec  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG 0xdf0  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG 0xdf4  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG 0xdf8  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG 0xdfc  /*register offset*/
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG 0xe0c  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG 0xe10  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG 0xe14  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG 0xe18  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG 0xe1c  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG 0xe2c  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG 0xe30  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG 0xe34  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG 0xe38  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG 0xe3c  /*register offset*/
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG 0xe4c  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG 0xe50  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG 0xe54  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG 0xe58  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG 0xe5c  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG 0xe6c  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG 0xe70  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG 0xe74  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG 0xe78  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG 0xe7c  /*register offset*/
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DSP_TO_SEL 0xf00  /*register offset*/
#define IFE_IFE_0_VFE_DSP_TO_SEL_DSP_TO_SEL_MASK 0x3
#define IFE_IFE_0_VFE_DSP_TO_SEL_DSP_TO_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DSP_TO_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_DSP_TO_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG 0xf04  /*register offset*/
#define IFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG_PIXEL_RAW_DUMP_SEL_MASK 0x3
#define IFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG_PIXEL_RAW_DUMP_SEL_SHIFT 0x0
#define IFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_BUS_ARGB_CFG 0xf08  /*register offset*/
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_A_PIXEL_MASK 0xffff
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_A_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_MASK 0x30000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_SHIFT 0x10
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_MASK 0xc0000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_SHIFT 0x12
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_MASK 0x300000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_SHIFT 0x14
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_MASK 0xc00000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_SHIFT 0x16
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_LSB_ALIGNED_EN_MASK 0x1000000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_LSB_ALIGNED_EN_SHIFT 0x18
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_UNUSED0_MASK 0xfe000000
#define IFE_IFE_0_VFE_BUS_ARGB_CFG_UNUSED0_SHIFT 0x19

#define regIFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG 0xf0c  /*register offset*/
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG 0xf10  /*register offset*/
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_CROP_PRE_LSC_EN 0xf14  /*register offset*/
#define IFE_IFE_0_VFE_CROP_PRE_LSC_EN_CROP_EN_MASK 0x1
#define IFE_IFE_0_VFE_CROP_PRE_LSC_EN_CROP_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_CROP_PRE_LSC_EN_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_CROP_PRE_LSC_EN_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG 0xf18  /*register offset*/
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG 0xf1c  /*register offset*/
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0 0xf30  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_MASK 0x1fff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1 0xf34  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG 0xf38  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG 0xf3c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0 0xf40  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_MASK 0x1fff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1 0xf44  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG 0xf48  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG 0xf4c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0 0xf50  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_MASK 0x1fff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1 0xf54  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_MASK 0x1fff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG 0xf58  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_MASK 0x7ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_MASK 0x7ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG 0xf5c  /*register offset*/
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG 0xf80  /*register offset*/
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_FLUSH_HALT_GEN_EN_MASK 0x1
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_FLUSH_HALT_GEN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_UNUSED0_MASK 0xfffe
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_FLUSH_HALT_PATTERN_MASK 0xffff0000
#define IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG_FLUSH_HALT_PATTERN_SHIFT 0x10

#define regIFE_IFE_0_VFE_VFE_SPARE 0xf90  /*register offset*/
#define IFE_IFE_0_VFE_VFE_SPARE_SPARE_MASK 0xffffffff
#define IFE_IFE_0_VFE_VFE_SPARE_SPARE_SHIFT 0x0

#define regIFE_IFE_0_VFE_MODULE_DISP_RESET 0xfa0  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED0_MASK 0x7f
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_SCALE_VID_RESET_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_SCALE_VID_RESET_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_CROP_VID_RESET_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_CROP_VID_RESET_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED1_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_Y_1ST_RESET_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_Y_1ST_RESET_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_Y_2ND_RESET_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_Y_2ND_RESET_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_C_1ST_RESET_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_C_1ST_RESET_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_C_2ND_RESET_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_DS_4TO1_C_2ND_RESET_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_R2PD_1ST_RESET_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_R2PD_1ST_RESET_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_R2PD_2ND_RESET_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_R2PD_2ND_RESET_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_VFE_MODULE_DISP_RESET_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_VFE_MODULE_DUAL_PD_RESET 0xfa4  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_RESET_DUAL_PD_RESET_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_RESET_DUAL_PD_RESET_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE 0xfa8  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED0_MASK 0x7f
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_SCALE_VID_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_SCALE_VID_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_CROP_VID_CGC_OVERRIDE_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_CROP_VID_CGC_OVERRIDE_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED1_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_Y_1ST_CGC_OVERRIDE_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_Y_1ST_CGC_OVERRIDE_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_Y_2ND_CGC_OVERRIDE_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_Y_2ND_CGC_OVERRIDE_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_C_1ST_CGC_OVERRIDE_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_C_1ST_CGC_OVERRIDE_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_C_2ND_CGC_OVERRIDE_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_DS_4TO1_C_2ND_CGC_OVERRIDE_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_R2PD_1ST_CGC_OVERRIDE_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_R2PD_1ST_CGC_OVERRIDE_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_R2PD_2ND_CGC_OVERRIDE_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_R2PD_2ND_CGC_OVERRIDE_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE 0xfac  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE_DUAL_PD_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE_DUAL_PD_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_MODULE_DISP_EN 0xfb0  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED0_MASK 0x7
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DISP_EN_SCALE_VID_EN_MASK 0x8
#define IFE_IFE_0_VFE_MODULE_DISP_EN_SCALE_VID_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_MODULE_DISP_EN_CROP_VID_EN_MASK 0x10
#define IFE_IFE_0_VFE_MODULE_DISP_EN_CROP_VID_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_2ND_POST_CROP_EN_MASK 0x20
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_2ND_POST_CROP_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_2ND_PRE_CROP_EN_MASK 0x40
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_2ND_PRE_CROP_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_1ST_POST_CROP_EN_MASK 0x80
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_1ST_POST_CROP_EN_SHIFT 0x7
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_1ST_PRE_CROP_EN_MASK 0x100
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_1ST_PRE_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED1_MASK 0x200
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_Y_1ST_EN_MASK 0x400
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_Y_1ST_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_Y_2ND_EN_MASK 0x800
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_Y_2ND_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_C_1ST_EN_MASK 0x1000
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_C_1ST_EN_SHIFT 0xc
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_C_2ND_EN_MASK 0x2000
#define IFE_IFE_0_VFE_MODULE_DISP_EN_DS_4TO1_C_2ND_EN_SHIFT 0xd
#define IFE_IFE_0_VFE_MODULE_DISP_EN_R2PD_1ST_EN_MASK 0x4000
#define IFE_IFE_0_VFE_MODULE_DISP_EN_R2PD_1ST_EN_SHIFT 0xe
#define IFE_IFE_0_VFE_MODULE_DISP_EN_R2PD_2ND_EN_MASK 0x8000
#define IFE_IFE_0_VFE_MODULE_DISP_EN_R2PD_2ND_EN_SHIFT 0xf
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_VFE_MODULE_DISP_EN_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_VFE_MODULE_DUAL_PD_EN 0xfb4  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_EN_DUAL_PD_EN_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_EN_DUAL_PD_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_EN_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_MODULE_DUAL_PD_EN_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_VFE_CAMIF_LITE_CMD 0xfc0  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_UNUSED0_MASK 0x3
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_CLEAR_CAMIF_STATUS_MASK 0x4
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_CLEAR_CAMIF_STATUS_SHIFT 0x2
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_UNUSED1_MASK 0xfffffff8
#define IFE_IFE_0_VFE_CAMIF_LITE_CMD_UNUSED1_SHIFT 0x3

#define regIFE_IFE_0_VFE_CAMIF_LITE_CFG 0xfc4  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_VSYNC_SYNC_EDGE_MASK 0x1
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_VSYNC_SYNC_EDGE_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_HSYNC_SYNC_EDGE_MASK 0x2
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_HSYNC_SYNC_EDGE_SHIFT 0x1
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_PD_OUTPUT_EN_MASK 0x10
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_PD_OUTPUT_EN_SHIFT 0x4
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_VFE_CAMIF_LITE_CFG_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD 0xfc8  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_UNUSED0_MASK 0xffff
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_UNUSED1_MASK 0xffe00000
#define IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD_UNUSED1_SHIFT 0x15

#define regIFE_IFE_0_VFE_CAMIF_LITE_IRQ_SUBSAMPLE_PATTERN 0xfcc  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LITE_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_VFE_CAMIF_LITE_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ 0xfd0  /*register offset*/
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_EPOCH1_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_EPOCH1_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_EPOCH0_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_EPOCH0_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DUAL_PD_CFG 0xfe0  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_CFG_CROP_EN_MASK 0x1
#define IFE_IFE_0_VFE_DUAL_PD_CFG_CROP_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_CFG_HDR_EN_MASK 0x2
#define IFE_IFE_0_VFE_DUAL_PD_CFG_HDR_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_DUAL_PD_CFG_BIN_SKIP_EN_MASK 0x4
#define IFE_IFE_0_VFE_DUAL_PD_CFG_BIN_SKIP_EN_SHIFT 0x2
#define IFE_IFE_0_VFE_DUAL_PD_CFG_GAIN_MAP_EN_MASK 0x8
#define IFE_IFE_0_VFE_DUAL_PD_CFG_GAIN_MAP_EN_SHIFT 0x3
#define IFE_IFE_0_VFE_DUAL_PD_CFG_GAIN_MAP_LUT_BANK_SEL_MASK 0x10
#define IFE_IFE_0_VFE_DUAL_PD_CFG_GAIN_MAP_LUT_BANK_SEL_SHIFT 0x4
#define IFE_IFE_0_VFE_DUAL_PD_CFG_IIR_EN_MASK 0x20
#define IFE_IFE_0_VFE_DUAL_PD_CFG_IIR_EN_SHIFT 0x5
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_EN_MASK 0x40
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_EN_SHIFT 0x6
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED0_MASK 0xf80
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_VFE_DUAL_PD_CFG_PD_FIRST_PIXEL_LT_MASK 0x1000
#define IFE_IFE_0_VFE_DUAL_PD_CFG_PD_FIRST_PIXEL_LT_SHIFT 0xc
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_STATS_SEL_MASK 0x10000
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_STATS_SEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_SHIFT_MASK 0x1e0000
#define IFE_IFE_0_VFE_DUAL_PD_CFG_SAD_SHIFT_SHIFT 0x11
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED2_MASK 0xffe00000
#define IFE_IFE_0_VFE_DUAL_PD_CFG_UNUSED2_SHIFT 0x15

#define regIFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG 0xfe4  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_LAST_PIXEL_MASK 0xfff
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_FIRST_PIXEL_MASK 0xfff0000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG 0xfe8  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_LAST_LINE_MASK 0x1fff
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_FIRST_LINE_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DUAL_PD_BLS_CFG 0xfec  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_LEFT_PIXEL_OFFSET_MASK 0x3fff
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_LEFT_PIXEL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_RIGHT_PIXEL_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_RIGHT_PIXEL_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DUAL_PD_BLS_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG 0xff0  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0xfff
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG 0xff4  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_RGN_H_NUM_MASK 0x1f
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1f0000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_UNUSED1_MASK 0xffe00000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG_UNUSED1_SHIFT 0x15

#define regIFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG 0xff8  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_RGN_WIDTH_MASK 0xfff
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DUAL_PD_HDR_CFG 0xffc  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_FIRST_PIXEL_LG_MASK 0x1
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_FIRST_PIXEL_LG_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_MODE_SEL_MASK 0x6
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_MODE_SEL_SHIFT 0x1
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_LONG_TH_MASK 0x3fff0
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_LONG_TH_SHIFT 0x4
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_EXP_RATIO_MASK 0xfffc0000
#define IFE_IFE_0_VFE_DUAL_PD_HDR_CFG_EXP_RATIO_SHIFT 0x12

#define regIFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG 0x1000  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_H_SHIFT_MASK 0x3
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_H_SHIFT_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_H_BIN_PIX_NUM_MASK 0x30
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_H_BIN_PIX_NUM_SHIFT 0x4
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED1_MASK 0xc0
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_BIN_LN_NUM_MASK 0xf00
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_BIN_LN_NUM_SHIFT 0x8
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED2_MASK 0xf000
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED2_SHIFT 0xc
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_DEC_LN_NUM_MASK 0xf0000
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_DEC_LN_NUM_SHIFT 0x10
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED3_MASK 0xf00000
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED3_SHIFT 0x14
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_SHIFT_MASK 0x1f000000
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_V_SHIFT_SHIFT 0x18
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DUAL_PD_GM_CFG_0 0x1004  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_0_V_PHASE_INIT_MASK 0xffffff
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_0_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_0_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_0_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_VFE_DUAL_PD_GM_CFG_1 0x1008  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_1_H_PHASE_INIT_MASK 0x1ffffff
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_1_UNUSED0_MASK 0xfe000000
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_1_UNUSED0_SHIFT 0x19

#define regIFE_IFE_0_VFE_DUAL_PD_GM_CFG_2 0x100c  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_V_NUM_MASK 0xf
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_V_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_V_PHASE_STEP_MASK 0xfffff00
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_V_PHASE_STEP_SHIFT 0x8
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_DUAL_PD_GM_CFG_3 0x1010  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_H_NUM_MASK 0xf
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_H_NUM_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_UNUSED0_MASK 0xf0
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_H_PHASE_STEP_MASK 0xfffff00
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_H_PHASE_STEP_SHIFT 0x8
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0 0x1014  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0_B0_MASK 0xffff
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0_B0_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0_B1_MASK 0xffff0000
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0_B1_SHIFT 0x10

#define regIFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1 0x1018  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1_B2_MASK 0xffff
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1_B2_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2 0x101c  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2_A0_MASK 0xffff
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2_A0_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2_A1_MASK 0xffff0000
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2_A1_SHIFT 0x10

#define regIFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3 0x1020  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3_INIT_0_MASK 0xffff
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3_INIT_0_SHIFT 0x0
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3_INIT_1_MASK 0xffff0000
#define IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3_INIT_1_SHIFT 0x10

#define regIFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_0 0x1024  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_0_PHASE_MASK_MASK 0xffffffff
#define IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_0_PHASE_MASK_SHIFT 0x0

#define regIFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_1 0x1028  /*register offset*/
#define IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_1_PHASE_MASK_MASK 0xffffffff
#define IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_1_PHASE_MASK_SHIFT 0x0

#define regIFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1 0x102c  /*register offset*/
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1_CAMIF_LITE_FRM_CNT_MASK 0xff
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1_CAMIF_LITE_FRM_CNT_SHIFT 0x0
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_CFG 0x1040  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_DISP_Y_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG 0x1044  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_H_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_H_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG 0x1048  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0 0x104c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0_H_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1 0x1050  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG 0x1054  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_SCALE_Y_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG 0x1058  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_V_IN_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_V_OUT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG 0x105c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0 0x1060  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0_V_MN_INIT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1 0x1064  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG 0x1068  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_SCALE_Y_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG 0x106c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_H_MN_EN_MASK 0x1
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_H_MN_EN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_V_MN_EN_MASK 0x2
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_V_MN_EN_SHIFT 0x1
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG 0x1070  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG_H_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG_H_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG 0x1074  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0 0x1078  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0_H_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1 0x107c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG 0x1080  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_SCALE_CBCR_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_H_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_RIGHT_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG_RIGHT_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG 0x1084  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG_V_IN_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG_V_IN_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG_V_OUT_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG_V_OUT_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG 0x1088  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_V_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_V_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_UNUSED0_MASK 0xfc00000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_V_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_V_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0 0x108c  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0_V_MN_INIT_MASK 0xffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0_V_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1 0x1090  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG 0x1094  /*register offset*/
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_SCALE_CBCR_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_ROUNDING_PATTERN_MASK 0xc000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_ROUNDING_PATTERN_SHIFT 0xe
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_V_SKIP_CNT_MASK 0x3fff0000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_V_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_UNUSED0_MASK 0x40000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_UNUSED0_SHIFT 0x1e
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_MASK 0x80000000
#define IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG_BOTTOM_PAD_EN_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG 0x10a4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF 0x10a8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG 0x10ac  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DISP_R2PD_1ST_CFG 0x10b0  /*register offset*/
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_PACK_MODE_MASK 0x10000
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_PACK_MODE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG 0x10b4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF 0x10b8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG 0x10bc  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED2_MASK 0x80000000
#define IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG_UNUSED2_SHIFT 0x1f

#define regIFE_IFE_0_VFE_DISP_R2PD_2ND_CFG 0x10c0  /*register offset*/
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED0_MASK 0xff
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_PACK_MODE_MASK 0x10000
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_PACK_MODE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG 0x10c4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG 0x10c8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG 0x10cc  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG 0x10d0  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG 0x10d4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG 0x10d8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG 0x10dc  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG 0x10e0  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG 0x10e4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG 0x10e8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG 0x10ec  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG 0x10f0  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG 0x10f4  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG 0x10f8  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG 0x10fc  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG 0x1100  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG 0x1104  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG 0x1108  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG 0x110c  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG 0x1110  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG 0x1114  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG 0x1118  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG 0x111c  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG 0x1120  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG 0x1124  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG 0x1128  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG 0x112c  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG 0x1130  /*register offset*/
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG 0x1134  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG 0x1138  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG 0x113c  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG 0x1140  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG 0x1144  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG 0x1148  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG 0x114c  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG 0x1150  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG 0x1154  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff00000
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x14
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG 0x1158  /*register offset*/
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG 0x1160  /*register offset*/
#define IFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG_WR_XACT_CNT_VEC_MASK 0xffff
#define IFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG_WR_XACT_CNT_VEC_SHIFT 0x0
#define IFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_VFE_BIN_CORR_VER_WT 0x1164  /*register offset*/
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_BIN_CORR_VER_W1_MASK 0xff
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_BIN_CORR_VER_W1_SHIFT 0x0
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_BIN_CORR_VER_W2_MASK 0xff0000
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_BIN_CORR_VER_W2_SHIFT 0x10
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_BIN_CORR_VER_WT_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_BIN_CORR_HOR_WT 0x1168  /*register offset*/
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_BIN_CORR_HOR_W1_MASK 0xff
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_BIN_CORR_HOR_W1_SHIFT 0x0
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_UNUSED0_MASK 0xff00
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_BIN_CORR_HOR_W2_MASK 0xff0000
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_BIN_CORR_HOR_W2_SHIFT 0x10
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_VFE_BIN_CORR_HOR_WT_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_VFE_MODULE_PIX_OPT_CFG 0x116c  /*register offset*/
#define IFE_IFE_0_VFE_MODULE_PIX_OPT_CFG_PIX_OPT_CFG_MASK 0x1
#define IFE_IFE_0_VFE_MODULE_PIX_OPT_CFG_PIX_OPT_CFG_SHIFT 0x0
#define IFE_IFE_0_VFE_MODULE_PIX_OPT_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_VFE_MODULE_PIX_OPT_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_HW_VERSION 0x2000  /*register offset*/
#define IFE_IFE_0_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_BUS_WR_HW_CAPABILITY 0x2004  /*register offset*/
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_FEATURE_MASK 0xff
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_FEATURE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_LITE_MASK 0xff00
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_LITE_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_UBWC_MASK 0xff0000
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_UBWC_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_REG_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_HW_CAPABILITY_REG_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET 0x2008  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET_SW_RESET_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET_SW_RESET_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x200c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIGE_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIGE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0 0x2010  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1 0x2014  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2 0x2018  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3 0x201c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4 0x2020  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5 0x2024  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG 0x2028  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG_INTRA_CLIENT_EN_MASK 0xfff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG_INTRA_CLIENT_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0 0x202c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1 0x2030  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2 0x2034  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3 0x2038  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4 0x203c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5 0x2040  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5_MASK_VEC_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0 0x2044  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_RESET_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_RESET_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE0_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE0_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE1_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE1_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE2_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE2_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE3_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE3_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP0_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP0_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP1_BUF_DONE_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP1_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP2_BUF_DONE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP2_BUF_DONE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP3_BUF_DONE_MASK 0x100
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP3_BUF_DONE_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP4_BUF_DONE_MASK 0x200
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP4_BUF_DONE_SHIFT 0x9
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP5_BUF_DONE_MASK 0x400
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP5_BUF_DONE_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_ERROR_MASK 0x800
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_ERROR_SHIFT 0xb
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_OVERWRITE_MASK 0x1000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_OVERWRITE_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_OVERFLOW_ERROR_MASK 0x2000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_OVERFLOW_ERROR_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x4000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0xe
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1 0x2048  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_EARLY_DONE_MASK 0x3000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_EARLY_DONE_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2 0x204c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP0_BUF_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP0_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP1_BUF_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP1_BUF_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP2_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP2_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP3_BUF_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP3_BUF_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP4_BUF_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP4_BUF_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP5_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP5_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP_ERROR_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP_ERROR_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP_OVERWRITE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_DUAL_COMP_OVERWRITE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x2050  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_RESET_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_RESET_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE0_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE0_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE1_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE1_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE2_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE2_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE3_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE3_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP0_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP0_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP1_BUF_DONE_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP1_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP2_BUF_DONE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP2_BUF_DONE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP3_BUF_DONE_MASK 0x100
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP3_BUF_DONE_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP4_BUF_DONE_MASK 0x200
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP4_BUF_DONE_SHIFT 0x9
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP5_BUF_DONE_MASK 0x400
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP5_BUF_DONE_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_ERROR_MASK 0x800
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_ERROR_SHIFT 0xb
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_OVERWRITE_MASK 0x1000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_OVERWRITE_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_OVERFLOW_ERROR_MASK 0x2000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_OVERFLOW_ERROR_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x4000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0xe
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x2054  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_EARLY_DONE_MASK 0x3000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_EARLY_DONE_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2 0x2058  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP0_BUF_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP0_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP1_BUF_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP1_BUF_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP2_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP2_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP3_BUF_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP3_BUF_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP4_BUF_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP4_BUF_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP5_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP5_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP_ERROR_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP_ERROR_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP_OVERWRITE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_DUAL_COMP_OVERWRITE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x205c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_RESET_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_RESET_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE0_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE0_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE1_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE1_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE2_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE2_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE3_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE3_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP0_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP0_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP1_BUF_DONE_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP1_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP2_BUF_DONE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP2_BUF_DONE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP3_BUF_DONE_MASK 0x100
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP3_BUF_DONE_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP4_BUF_DONE_MASK 0x200
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP4_BUF_DONE_SHIFT 0x9
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP5_BUF_DONE_MASK 0x400
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP5_BUF_DONE_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_ERROR_MASK 0x800
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_ERROR_SHIFT 0xb
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_OVERWRITE_MASK 0x1000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_OVERWRITE_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_OVERFLOW_ERROR_MASK 0x2000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_OVERFLOW_ERROR_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x4000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0xe
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x2060  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_EARLY_DONE_MASK 0x3000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_EARLY_DONE_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2 0x2064  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP0_BUF_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP0_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP1_BUF_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP1_BUF_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP2_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP2_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP3_BUF_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP3_BUF_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP4_BUF_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP4_BUF_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP5_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP5_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP_ERROR_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP_ERROR_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP_OVERWRITE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_DUAL_COMP_OVERWRITE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD 0x2068  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS 0x206c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS_CLIENT_COMP_IRQ_ERROR_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS_CLIENT_COMP_IRQ_ERROR_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS 0x2070  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS_CLIENT_COMP_OVERWRITE_ERROR_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS_CLIENT_COMP_OVERWRITE_ERROR_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS 0x2074  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_SLV0_COMP_IRQ_ERROR_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_SLV0_COMP_IRQ_ERROR_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_SLV1_COMP_IRQ_ERROR_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_SLV1_COMP_IRQ_ERROR_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_CLIENT_COMP_IRQ_ERROR_MASK 0x3fffffc
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_CLIENT_COMP_IRQ_ERROR_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS 0x2078  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_SLV0_COMP_OVERWRITE_ERROR_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_SLV0_COMP_OVERWRITE_ERROR_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_SLV1_COMP_OVERWRITE_ERROR_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_SLV1_COMP_OVERWRITE_ERROR_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_CLIENT_COMP_OVERWRITE_ERROR_MASK 0x3fffffc
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_CLIENT_COMP_OVERWRITE_ERROR_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG 0x207c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_MODE_MASK 0xff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_INTRA_CLIENT_EN_MASK 0xffff00
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_INTRA_CLIENT_EN_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER 0x2080  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC 0x2084  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0 0x2088  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1 0x208c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2 0x2090  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3 0x2094  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4 0x2098  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5 0x209c  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6 0x20a0  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7 0x20a4  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7_EN_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS 0x20a8  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS_FIFO_STATUS_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS_FIFO_STATUS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG0 0x20ac  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG0_CFG0_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG0_CFG0_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG1 0x20b0  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG1_CFG1_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG1_CFG1_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG2 0x20b4  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG2_CFG2_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG2_CFG2_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG3 0x20b8  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG3_CFG3_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG3_CFG3_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0 0x20bc  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_RESET_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_RESET_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE0_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE0_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE1_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE1_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE2_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE2_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE3_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE3_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP0_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP0_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP1_BUF_DONE_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP1_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP2_BUF_DONE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP2_BUF_DONE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP3_BUF_DONE_MASK 0x100
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP3_BUF_DONE_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP4_BUF_DONE_MASK 0x200
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP4_BUF_DONE_SHIFT 0x9
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP5_BUF_DONE_MASK 0x400
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP5_BUF_DONE_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_ERROR_MASK 0x800
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_ERROR_SHIFT 0xb
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_OVERWRITE_MASK 0x1000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_OVERWRITE_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_OVERFLOW_ERROR_MASK 0x2000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_OVERFLOW_ERROR_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x4000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0xe
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1 0x20c0  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_EARLY_DONE_MASK 0x3000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_EARLY_DONE_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2 0x20c4  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP0_BUF_DONE_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP0_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP1_BUF_DONE_MASK 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP1_BUF_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP2_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP2_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP3_BUF_DONE_MASK 0x8
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP3_BUF_DONE_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP4_BUF_DONE_MASK 0x10
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP4_BUF_DONE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP5_BUF_DONE_MASK 0x20
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP5_BUF_DONE_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP_ERROR_MASK 0x40
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP_ERROR_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP_OVERWRITE_MASK 0x80
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_DUAL_COMP_OVERWRITE_SHIFT 0x7
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET 0x20c8  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET_RESET_MASK 0x1
#define IFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET_RESET_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_PWR_ISO_CFG 0x20cc  /*register offset*/
#define IFE_IFE_0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG4 0x20d0  /*register offset*/
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG4_CFG4_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG4_CFG4_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_TEST_BUS_CTRL 0x211c  /*register offset*/
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_MASK 0x1f0
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xfe00
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0x9
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_SPARE 0x2120  /*register offset*/
#define IFE_IFE_0_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_CLIENT_0_STATUS_0 0x2200  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_STATUS_1 0x2204  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_CFG 0x2208  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x220c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0x2210  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE 0x2214  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_OFFSET 0x2218  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_WIDTH_CFG 0x221c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG 0x2220  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG 0x2224  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE 0x2228  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PERIOD 0x2248  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PATTERN 0x224c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PERIOD 0x2250  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PATTERN 0x2254  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0x2258  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x225c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG 0x2260  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL 0x2264  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_0_MISR_VAL 0x2268  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x226c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x2270  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x2274  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_STATUS_0 0x2300  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_STATUS_1 0x2304  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_CFG 0x2308  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x230c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0x2310  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE 0x2314  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_OFFSET 0x2318  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_WIDTH_CFG 0x231c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG 0x2320  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG 0x2324  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE 0x2328  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PERIOD 0x2348  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PATTERN 0x234c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PERIOD 0x2350  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PATTERN 0x2354  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0x2358  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x235c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG 0x2360  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL 0x2364  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_1_MISR_VAL 0x2368  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x236c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x2370  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x2374  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_STATUS_0 0x2400  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_STATUS_1 0x2404  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_CFG 0x2408  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x240c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0x2410  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE 0x2414  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_OFFSET 0x2418  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_WIDTH_CFG 0x241c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG 0x2420  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG 0x2424  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE 0x2428  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PERIOD 0x2448  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PATTERN 0x244c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PERIOD 0x2450  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PATTERN 0x2454  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0x2458  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x245c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG 0x2460  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL 0x2464  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_2_MISR_VAL 0x2468  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x246c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x2470  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x2474  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_STATUS_0 0x2500  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_STATUS_1 0x2504  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_CFG 0x2508  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x250c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0x2510  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE 0x2514  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_OFFSET 0x2518  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_WIDTH_CFG 0x251c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG 0x2520  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG 0x2524  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE 0x2528  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG 0x252c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_TILE_PER_BLK_ROW_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_TILE_PER_BLK_ROW_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_TILE_PER_BLK_COL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_TILE_PER_BLK_COL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_PARTIAL_TILE_LEFT_MASK 0x7f0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_PARTIAL_TILE_LEFT_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_PARTIAL_TILE_RIGHT_MASK 0x3f800000
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_PARTIAL_TILE_RIGHT_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_BUS_WR_CLIENT_3_H_INIT 0x2530  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_H_INIT_H_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_H_INIT_H_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_H_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_H_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_3_V_INIT 0x2534  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_V_INIT_V_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_V_INIT_V_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_V_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_V_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META 0x2538  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_ADDR_META_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_ADDR_META_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_OFFSET 0x253c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_OFFSET_META_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_OFFSET_META_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE 0x2540  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE_UBWC_META_STRIDE_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE_UBWC_META_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG 0x2544  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_MASK 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_MASK 0x3e0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_MODE_SEL_MASK 0x1c00
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_MODE_SEL_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x10000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PERIOD 0x2548  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PATTERN 0x254c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PERIOD 0x2550  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PATTERN 0x2554  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0x2558  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x255c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG 0x2560  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL 0x2564  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_3_MISR_VAL 0x2568  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x256c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x2570  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x2574  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL 0x2578  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B 0x257c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B 0x2580  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B 0x2584  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B 0x2588  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B 0x258c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B 0x2590  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B 0x2594  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT 0x25a0  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1 0x25a4  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UBWC_VER_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0 0x25a8  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1 0x25ac  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_BUS_WR_CLIENT_4_STATUS_0 0x2600  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_STATUS_1 0x2604  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_CFG 0x2608  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_4_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER 0x260c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_FRAME_HEADER_CFG 0x2610  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE 0x2614  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_OFFSET 0x2618  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_WIDTH_CFG 0x261c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG 0x2620  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG 0x2624  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE 0x2628  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG 0x262c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_TILE_PER_BLK_ROW_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_TILE_PER_BLK_ROW_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_TILE_PER_BLK_COL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_TILE_PER_BLK_COL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_PARTIAL_TILE_LEFT_MASK 0x7f0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_PARTIAL_TILE_LEFT_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_PARTIAL_TILE_RIGHT_MASK 0x3f800000
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_PARTIAL_TILE_RIGHT_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_BUS_WR_CLIENT_4_H_INIT 0x2630  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_H_INIT_H_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_H_INIT_H_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_H_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_H_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_4_V_INIT 0x2634  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_V_INIT_V_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_V_INIT_V_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_V_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_V_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META 0x2638  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_ADDR_META_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_ADDR_META_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_OFFSET 0x263c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_OFFSET_META_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_OFFSET_META_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE 0x2640  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE_UBWC_META_STRIDE_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE_UBWC_META_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG 0x2644  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_MASK 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_MASK 0x3e0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_MODE_SEL_MASK 0x1c00
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_MODE_SEL_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x10000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PERIOD 0x2648  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PATTERN 0x264c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PERIOD 0x2650  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PATTERN 0x2654  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_INCR 0x2658  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG 0x265c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG 0x2660  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL 0x2664  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_4_MISR_VAL 0x2668  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG 0x266c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0 0x2670  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1 0x2674  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL 0x2678  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B 0x267c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B 0x2680  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B 0x2684  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B 0x2688  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B 0x268c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B 0x2690  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B 0x2694  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT 0x26a0  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1 0x26a4  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UBWC_VER_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0 0x26a8  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1 0x26ac  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_BUS_WR_CLIENT_5_STATUS_0 0x2700  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_STATUS_1 0x2704  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_CFG 0x2708  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_5_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER 0x270c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_FRAME_HEADER_CFG 0x2710  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE 0x2714  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_OFFSET 0x2718  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_WIDTH_CFG 0x271c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG 0x2720  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG 0x2724  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE 0x2728  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PERIOD 0x2748  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PATTERN 0x274c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PERIOD 0x2750  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PATTERN 0x2754  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_INCR 0x2758  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG 0x275c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG 0x2760  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL 0x2764  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_5_MISR_VAL 0x2768  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG 0x276c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0 0x2770  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1 0x2774  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_STATUS_0 0x2800  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_STATUS_1 0x2804  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_CFG 0x2808  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_6_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER 0x280c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_FRAME_HEADER_CFG 0x2810  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE 0x2814  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_OFFSET 0x2818  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_WIDTH_CFG 0x281c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG 0x2820  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG 0x2824  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE 0x2828  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PERIOD 0x2848  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PATTERN 0x284c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PERIOD 0x2850  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PATTERN 0x2854  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_INCR 0x2858  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG 0x285c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG 0x2860  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL 0x2864  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_6_MISR_VAL 0x2868  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG 0x286c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0 0x2870  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1 0x2874  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_STATUS_0 0x2900  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_STATUS_1 0x2904  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_CFG 0x2908  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_7_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER 0x290c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_FRAME_HEADER_CFG 0x2910  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE 0x2914  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_OFFSET 0x2918  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_WIDTH_CFG 0x291c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG 0x2920  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG 0x2924  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE 0x2928  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PERIOD 0x2948  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PATTERN 0x294c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PERIOD 0x2950  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PATTERN 0x2954  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_INCR 0x2958  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG 0x295c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG 0x2960  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL 0x2964  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_7_MISR_VAL 0x2968  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG 0x296c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0 0x2970  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1 0x2974  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_STATUS_0 0x2a00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_STATUS_1 0x2a04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_CFG 0x2a08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_8_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER 0x2a0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_FRAME_HEADER_CFG 0x2a10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE 0x2a14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_OFFSET 0x2a18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_WIDTH_CFG 0x2a1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG 0x2a20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG 0x2a24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE 0x2a28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PERIOD 0x2a48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PATTERN 0x2a4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PERIOD 0x2a50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PATTERN 0x2a54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_INCR 0x2a58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG 0x2a5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG 0x2a60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL 0x2a64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_8_MISR_VAL 0x2a68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG 0x2a6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0 0x2a70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1 0x2a74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_STATUS_0 0x2b00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_STATUS_1 0x2b04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_CFG 0x2b08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_9_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_HEADER 0x2b0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_FRAME_HEADER_CFG 0x2b10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE 0x2b14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_OFFSET 0x2b18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_WIDTH_CFG 0x2b1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG 0x2b20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG 0x2b24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE 0x2b28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PERIOD 0x2b48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PATTERN 0x2b4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PERIOD 0x2b50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PATTERN 0x2b54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_INCR 0x2b58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG 0x2b5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG 0x2b60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL 0x2b64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_9_MISR_VAL 0x2b68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG 0x2b6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_0 0x2b70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_1 0x2b74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_STATUS_0 0x2c00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_STATUS_1 0x2c04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_CFG 0x2c08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_10_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER 0x2c0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_FRAME_HEADER_CFG 0x2c10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE 0x2c14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_OFFSET 0x2c18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_WIDTH_CFG 0x2c1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG 0x2c20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG 0x2c24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE 0x2c28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PERIOD 0x2c48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PATTERN 0x2c4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PERIOD 0x2c50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PATTERN 0x2c54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_INCR 0x2c58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG 0x2c5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG 0x2c60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL 0x2c64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_10_MISR_VAL 0x2c68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG 0x2c6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_0 0x2c70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_1 0x2c74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_STATUS_0 0x2d00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_STATUS_1 0x2d04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_CFG 0x2d08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_11_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER 0x2d0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_FRAME_HEADER_CFG 0x2d10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE 0x2d14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_OFFSET 0x2d18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_WIDTH_CFG 0x2d1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG 0x2d20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG 0x2d24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE 0x2d28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PERIOD 0x2d48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PATTERN 0x2d4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PERIOD 0x2d50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PATTERN 0x2d54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_INCR 0x2d58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG 0x2d5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG 0x2d60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL 0x2d64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_11_MISR_VAL 0x2d68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG 0x2d6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_0 0x2d70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_1 0x2d74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_STATUS_0 0x2e00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_STATUS_1 0x2e04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_CFG 0x2e08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_12_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER 0x2e0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_FRAME_HEADER_CFG 0x2e10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE 0x2e14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_OFFSET 0x2e18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_WIDTH_CFG 0x2e1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG 0x2e20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG 0x2e24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE 0x2e28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PERIOD 0x2e48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PATTERN 0x2e4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PERIOD 0x2e50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PATTERN 0x2e54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_INCR 0x2e58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG 0x2e5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG 0x2e60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL 0x2e64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_12_MISR_VAL 0x2e68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG 0x2e6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_0 0x2e70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_1 0x2e74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_STATUS_0 0x2f00  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_STATUS_1 0x2f04  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_CFG 0x2f08  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_13_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER 0x2f0c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_FRAME_HEADER_CFG 0x2f10  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE 0x2f14  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_OFFSET 0x2f18  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_WIDTH_CFG 0x2f1c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG 0x2f20  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG 0x2f24  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE 0x2f28  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PERIOD 0x2f48  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PATTERN 0x2f4c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PERIOD 0x2f50  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PATTERN 0x2f54  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_INCR 0x2f58  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG 0x2f5c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG 0x2f60  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL 0x2f64  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_13_MISR_VAL 0x2f68  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG 0x2f6c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_0 0x2f70  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_1 0x2f74  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_STATUS_0 0x3000  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_STATUS_1 0x3004  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_CFG 0x3008  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_14_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER 0x300c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_FRAME_HEADER_CFG 0x3010  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE 0x3014  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_OFFSET 0x3018  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_WIDTH_CFG 0x301c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG 0x3020  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG 0x3024  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE 0x3028  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PERIOD 0x3048  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PATTERN 0x304c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PERIOD 0x3050  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PATTERN 0x3054  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_INCR 0x3058  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG 0x305c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG 0x3060  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL 0x3064  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_14_MISR_VAL 0x3068  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG 0x306c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_0 0x3070  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_1 0x3074  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_STATUS_0 0x3100  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_STATUS_1 0x3104  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_CFG 0x3108  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_15_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER 0x310c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_FRAME_HEADER_CFG 0x3110  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE 0x3114  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_OFFSET 0x3118  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_WIDTH_CFG 0x311c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG 0x3120  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG 0x3124  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE 0x3128  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PERIOD 0x3148  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PATTERN 0x314c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PERIOD 0x3150  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PATTERN 0x3154  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_INCR 0x3158  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG 0x315c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG 0x3160  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL 0x3164  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_15_MISR_VAL 0x3168  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG 0x316c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_0 0x3170  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_1 0x3174  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_STATUS_0 0x3200  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_STATUS_1 0x3204  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_CFG 0x3208  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_16_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER 0x320c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_FRAME_HEADER_CFG 0x3210  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE 0x3214  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_OFFSET 0x3218  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_WIDTH_CFG 0x321c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG 0x3220  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG 0x3224  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE 0x3228  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PERIOD 0x3248  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PATTERN 0x324c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PERIOD 0x3250  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PATTERN 0x3254  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_INCR 0x3258  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG 0x325c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG 0x3260  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL 0x3264  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_16_MISR_VAL 0x3268  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG 0x326c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_0 0x3270  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_1 0x3274  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_STATUS_0 0x3300  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_STATUS_1 0x3304  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_CFG 0x3308  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_17_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER 0x330c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_FRAME_HEADER_CFG 0x3310  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE 0x3314  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_OFFSET 0x3318  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_WIDTH_CFG 0x331c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG 0x3320  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG 0x3324  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE 0x3328  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PERIOD 0x3348  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PATTERN 0x334c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PERIOD 0x3350  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PATTERN 0x3354  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_INCR 0x3358  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG 0x335c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG 0x3360  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL 0x3364  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_17_MISR_VAL 0x3368  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG 0x336c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_0 0x3370  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_1 0x3374  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_STATUS_0 0x3400  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_STATUS_1 0x3404  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_CFG 0x3408  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_18_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER 0x340c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_FRAME_HEADER_CFG 0x3410  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE 0x3414  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_OFFSET 0x3418  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_WIDTH_CFG 0x341c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG 0x3420  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG 0x3424  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE 0x3428  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PERIOD 0x3448  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PATTERN 0x344c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PERIOD 0x3450  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PATTERN 0x3454  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_INCR 0x3458  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG 0x345c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG 0x3460  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL 0x3464  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_18_MISR_VAL 0x3468  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG 0x346c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_0 0x3470  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_1 0x3474  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_STATUS_0 0x3500  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_STATUS_1 0x3504  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_CFG 0x3508  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_19_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER 0x350c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_FRAME_HEADER_CFG 0x3510  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE 0x3514  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_OFFSET 0x3518  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_WIDTH_CFG 0x351c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG 0x3520  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG 0x3524  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE 0x3528  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PERIOD 0x3548  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PATTERN 0x354c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PERIOD 0x3550  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PATTERN 0x3554  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_INCR 0x3558  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG 0x355c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG 0x3560  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL 0x3564  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_19_MISR_VAL 0x3568  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG 0x356c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_0 0x3570  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_1 0x3574  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_STATUS_0 0x3600  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_STATUS_1 0x3604  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_CFG 0x3608  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_20_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER 0x360c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_FRAME_HEADER_CFG 0x3610  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE 0x3614  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_OFFSET 0x3618  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_WIDTH_CFG 0x361c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG 0x3620  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG 0x3624  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE 0x3628  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG 0x362c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_TILE_PER_BLK_ROW_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_TILE_PER_BLK_ROW_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_TILE_PER_BLK_COL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_TILE_PER_BLK_COL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_PARTIAL_TILE_LEFT_MASK 0x7f0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_PARTIAL_TILE_LEFT_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_PARTIAL_TILE_RIGHT_MASK 0x3f800000
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_PARTIAL_TILE_RIGHT_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_BUS_WR_CLIENT_20_H_INIT 0x3630  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_H_INIT_H_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_H_INIT_H_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_H_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_H_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_20_V_INIT 0x3634  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_V_INIT_V_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_V_INIT_V_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_V_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_V_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META 0x3638  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_ADDR_META_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_ADDR_META_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_OFFSET 0x363c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_OFFSET_META_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_OFFSET_META_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE 0x3640  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE_UBWC_META_STRIDE_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE_UBWC_META_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG 0x3644  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_MASK 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_MASK 0x3e0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_MODE_SEL_MASK 0x1c00
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_MODE_SEL_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x10000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PERIOD 0x3648  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PATTERN 0x364c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PERIOD 0x3650  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PATTERN 0x3654  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_INCR 0x3658  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG 0x365c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG 0x3660  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL 0x3664  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_20_MISR_VAL 0x3668  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG 0x366c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_0 0x3670  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_1 0x3674  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL 0x3678  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B 0x367c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B 0x3680  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B 0x3684  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B 0x3688  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B 0x368c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B 0x3690  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B 0x3694  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT 0x36a0  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1 0x36a4  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UBWC_VER_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0 0x36a8  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1 0x36ac  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_BUS_WR_CLIENT_21_STATUS_0 0x3700  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_STATUS_1 0x3704  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_CFG 0x3708  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_21_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER 0x370c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_FRAME_HEADER_CFG 0x3710  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE 0x3714  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_OFFSET 0x3718  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_WIDTH_CFG 0x371c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG 0x3720  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG 0x3724  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE 0x3728  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG 0x372c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_TILE_PER_BLK_ROW_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_TILE_PER_BLK_ROW_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_TILE_PER_BLK_COL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_TILE_PER_BLK_COL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_PARTIAL_TILE_LEFT_MASK 0x7f0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_PARTIAL_TILE_LEFT_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_PARTIAL_TILE_RIGHT_MASK 0x3f800000
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_PARTIAL_TILE_RIGHT_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_BUS_WR_CLIENT_21_H_INIT 0x3730  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_H_INIT_H_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_H_INIT_H_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_H_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_H_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_21_V_INIT 0x3734  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_V_INIT_V_INIT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_V_INIT_V_INIT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_V_INIT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_V_INIT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META 0x3738  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_ADDR_META_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_ADDR_META_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_OFFSET 0x373c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_OFFSET_META_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_OFFSET_META_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE 0x3740  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE_UBWC_META_STRIDE_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE_UBWC_META_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG 0x3744  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_BANKSPREAD_EN_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_MASK 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_EN_SHIFT 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANK_LV1_EN_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_MASK 0x3e0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_HIGHESTBANKBIT_VAL_SHIFT 0x5
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_MODE_SEL_MASK 0x1c00
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_MODE_SEL_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x10000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PERIOD 0x3748  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PATTERN 0x374c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PERIOD 0x3750  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PATTERN 0x3754  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_INCR 0x3758  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG 0x375c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG 0x3760  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL 0x3764  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_21_MISR_VAL 0x3768  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG 0x376c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_0 0x3770  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_1 0x3774  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL 0x3778  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B 0x377c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B 0x3780  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B 0x3784  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B 0x3788  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B 0x378c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B 0x3790  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B 0x3794  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B_NUM_UNITS_MASK 0x3ffff
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B_NUM_UNITS_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B_UNUSED0_MASK 0xfffc0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B_UNUSED0_SHIFT 0x12

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT 0x37a0  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1 0x37a4  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UBWC_VER_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0 0x37a8  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1 0x37ac  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_BUS_WR_CLIENT_22_STATUS_0 0x3800  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_STATUS_1 0x3804  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_CFG 0x3808  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_22_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER 0x380c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_FRAME_HEADER_CFG 0x3810  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE 0x3814  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_OFFSET 0x3818  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_WIDTH_CFG 0x381c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG 0x3820  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG 0x3824  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE 0x3828  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PERIOD 0x3848  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PATTERN 0x384c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PERIOD 0x3850  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PATTERN 0x3854  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_INCR 0x3858  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG 0x385c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG 0x3860  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL 0x3864  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_22_MISR_VAL 0x3868  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG 0x386c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_0 0x3870  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_1 0x3874  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_STATUS_0 0x3900  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_0_LAST_CONSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_STATUS_1 0x3904  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_1_LAST_CONSUMED_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_CFG 0x3908  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_MODE_MASK 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_VIRTUALFRAME_MASK 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_VIRTUALFRAME_SHIFT 0x2
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_23_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER 0x390c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_FRAME_HEADER_CFG 0x3910  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE 0x3914  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_OFFSET 0x3918  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_OFFSET_OFFSET_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_OFFSET_OFFSET_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_WIDTH_CFG 0x391c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_WIDTH_CFG_WIDTH_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_WIDTH_CFG_WIDTH_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG 0x3920  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG_HEIGHT_MASK 0xffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG 0x3924  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_PACKER_CFG_MODE_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_PACKER_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE 0x3928  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE_WR_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE_WR_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PERIOD 0x3948  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PATTERN 0x394c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PERIOD 0x3950  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PERIOD_PERIOD_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PERIOD_PERIOD_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PATTERN 0x3954  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_INCR 0x3958  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG 0x395c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0xf
#define IFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG 0x3960  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_EN_MASK 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_SAMPLE_MODE_MASK 0x6
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_SAMPLE_MODE_SHIFT 0x1
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL 0x3964  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_WR_CLIENT_23_MISR_VAL 0x3968  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG 0x396c  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_0 0x3970  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_1 0x3974  /*register offset*/
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CSID_HW_VERSION 0x4000  /*register offset*/
#define IFE_IFE_0_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CSID_CFG0 0x4004  /*register offset*/
#define IFE_IFE_0_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_IFE_0_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_CFG0_PHY_BIST_EN_MASK 0x2
#define IFE_IFE_0_CSID_CFG0_PHY_BIST_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_CFG0_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CSID_CFG0_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CSID_CTRL 0x4008  /*register offset*/
#define IFE_IFE_0_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CSID_RESET 0x400c  /*register offset*/
#define IFE_IFE_0_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_IFE_0_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_IFE_0_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_IFE_0_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_IFE_0_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_IFE_0_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_IFE_0_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_IFE_0_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_IFE_0_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_RST_STROBES 0x4010  /*register offset*/
#define IFE_IFE_0_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_IFE_0_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_IFE_0_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_TEST_BUS_CTRL 0x4014  /*register offset*/
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_IFE_0_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS 0x4020  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CSID_CSI2_RX_IRQ_MASK 0x4024  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR 0x4028  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CSID_CSI2_RX_IRQ_SET 0x402c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CSID_IPP_IRQ_STATUS 0x4030  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_STATUS_STATUS_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_IRQ_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_IPP_IRQ_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_IPP_IRQ_MASK 0x4034  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_MASK_MASK_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_IRQ_MASK_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_IPP_IRQ_MASK_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_IPP_IRQ_CLEAR 0x4038  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_CLEAR_CLEAR_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_IRQ_CLEAR_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_IPP_IRQ_CLEAR_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_IPP_IRQ_SET 0x403c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_SET_SET_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_IRQ_SET_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_IPP_IRQ_SET_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI0_IRQ_STATUS 0x4040  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI0_IRQ_MASK 0x4044  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI0_IRQ_CLEAR 0x4048  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI0_IRQ_SET 0x404c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI1_IRQ_STATUS 0x4050  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI1_IRQ_MASK 0x4054  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI1_IRQ_CLEAR 0x4058  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI1_IRQ_SET 0x405c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI2_IRQ_STATUS 0x4060  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI2_IRQ_MASK 0x4064  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI2_IRQ_CLEAR 0x4068  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI2_IRQ_SET 0x406c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_TOP_IRQ_STATUS 0x4070  /*register offset*/
#define IFE_IFE_0_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_IFE_0_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_TOP_IRQ_MASK 0x4074  /*register offset*/
#define IFE_IFE_0_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_IFE_0_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_TOP_IRQ_CLEAR 0x4078  /*register offset*/
#define IFE_IFE_0_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_IFE_0_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_TOP_IRQ_SET 0x407c  /*register offset*/
#define IFE_IFE_0_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_IFE_0_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_IRQ_CMD 0x4080  /*register offset*/
#define IFE_IFE_0_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CSID_SPARE 0x4090  /*register offset*/
#define IFE_IFE_0_CSID_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_PPP_IRQ_STATUS 0x40a0  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_STATUS_STATUS_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_IRQ_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_PPP_IRQ_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_PPP_IRQ_MASK 0x40a4  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_MASK_MASK_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_IRQ_MASK_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_PPP_IRQ_MASK_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_PPP_IRQ_CLEAR 0x40a8  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_CLEAR_CLEAR_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_IRQ_CLEAR_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_PPP_IRQ_CLEAR_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_PPP_IRQ_SET 0x40ac  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_SET_SET_VEC_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_IRQ_SET_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_PPP_IRQ_SET_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_CFG0 0x4100  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_IFE_0_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_IFE_0_CSID_CSI2_RX_CFG1 0x4104  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL 0x4108  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CSID_CSI2_RX_RST_STROBES 0x4110  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_IFE_0_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0 0x4114  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1 0x4118  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x4120  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x4124  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x4128  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x412c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x4130  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x4134  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x4138  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x413c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CSID_CSI2_RX_LANE0_MISR 0x4150  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CSID_CSI2_RX_LANE1_MISR 0x4154  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CSID_CSI2_RX_LANE2_MISR 0x4158  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CSID_CSI2_RX_LANE3_MISR 0x415c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x4160  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_IFE_0_CSID_CSI2_RX_STATS_ECC 0x4164  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x4168  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x4170  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x4174  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x4178  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x417c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x4180  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x4184  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x4188  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x418c  /*register offset*/
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CSID_IPP_CFG0 0x4200  /*register offset*/
#define IFE_IFE_0_CSID_IPP_CFG0_FORMAT_MEASURE_EN_MASK 0x1
#define IFE_IFE_0_CSID_IPP_CFG0_FORMAT_MEASURE_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_CFG0_TIMESTAMP_EN_MASK 0x2
#define IFE_IFE_0_CSID_IPP_CFG0_TIMESTAMP_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_IPP_CFG0_BIN_EN_MASK 0x4
#define IFE_IFE_0_CSID_IPP_CFG0_BIN_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_IPP_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CSID_IPP_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_IPP_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CSID_IPP_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_IPP_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CSID_IPP_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_IPP_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CSID_IPP_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_IPP_CFG0_PIX_STORE_EN_MASK 0x80
#define IFE_IFE_0_CSID_IPP_CFG0_PIX_STORE_EN_SHIFT 0x7
#define IFE_IFE_0_CSID_IPP_CFG0_MISR_EN_MASK 0x100
#define IFE_IFE_0_CSID_IPP_CFG0_MISR_EN_SHIFT 0x8
#define IFE_IFE_0_CSID_IPP_CFG0_CGC_MODE_MASK 0x200
#define IFE_IFE_0_CSID_IPP_CFG0_CGC_MODE_SHIFT 0x9
#define IFE_IFE_0_CSID_IPP_CFG0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_CSID_IPP_CFG0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CSID_IPP_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_IPP_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_IPP_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_IPP_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_IPP_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CSID_IPP_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CSID_IPP_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CSID_IPP_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CSID_IPP_CFG0_QUAD_CFA_BIN_EN_MASK 0x40000000
#define IFE_IFE_0_CSID_IPP_CFG0_QUAD_CFA_BIN_EN_SHIFT 0x1e
#define IFE_IFE_0_CSID_IPP_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CSID_IPP_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CSID_IPP_CFG1 0x4204  /*register offset*/
#define IFE_IFE_0_CSID_IPP_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CSID_IPP_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_CFG1_ROUND_MODE_MASK 0xc
#define IFE_IFE_0_CSID_IPP_CFG1_ROUND_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_IPP_CFG1_MIN_HBI_MASK 0xf0
#define IFE_IFE_0_CSID_IPP_CFG1_MIN_HBI_SHIFT 0x4
#define IFE_IFE_0_CSID_IPP_CFG1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CSID_IPP_CFG1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CSID_IPP_CTRL 0x4208  /*register offset*/
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_MODE_MASK 0xc
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_MASTER_SEL_MASK 0x30
#define IFE_IFE_0_CSID_IPP_CTRL_HALT_MASTER_SEL_SHIFT 0x4
#define IFE_IFE_0_CSID_IPP_CTRL_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CSID_IPP_CTRL_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CSID_IPP_FRAME_DROP_PATTERN 0x420c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD 0x4210  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PATTERN 0x4214  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD 0x4218  /*register offset*/
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_IPP_HCROP 0x421c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CSID_IPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CSID_IPP_VCROP 0x4220  /*register offset*/
#define IFE_IFE_0_CSID_IPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CSID_IPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CSID_IPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CSID_IPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CSID_IPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CSID_IPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CSID_IPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CSID_IPP_PIX_DROP_PATTERN 0x4224  /*register offset*/
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD 0x4228  /*register offset*/
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_IPP_LINE_DROP_PATTERN 0x422c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD 0x4230  /*register offset*/
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_IPP_RST_STROBES 0x4240  /*register offset*/
#define IFE_IFE_0_CSID_IPP_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CSID_IPP_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CSID_IPP_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CSID_IPP_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CSID_IPP_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CSID_IPP_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CSID_IPP_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CSID_IPP_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CSID_IPP_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CSID_IPP_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CSID_IPP_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CSID_IPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CSID_IPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CSID_IPP_RST_STROBES_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CSID_IPP_RST_STROBES_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CSID_IPP_STATUS 0x4254  /*register offset*/
#define IFE_IFE_0_CSID_IPP_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CSID_IPP_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_IPP_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_IPP_MISR_VAL 0x4258  /*register offset*/
#define IFE_IFE_0_CSID_IPP_MISR_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_MISR_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0 0x4270  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1 0x4274  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_IPP_FORMAT_MEASURE0 0x4278  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_IPP_FORMAT_MEASURE1 0x427c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CSID_IPP_FORMAT_MEASURE2 0x4280  /*register offset*/
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_IPP_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_SOF 0x4290  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF 0x4294  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_SOF 0x4298  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF 0x429c  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_EOF 0x42a0  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF 0x42a4  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_EOF 0x42a8  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF 0x42ac  /*register offset*/
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_CFG0 0x4300  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CSID_RDI0_CFG1 0x4304  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CSID_RDI0_CTRL 0x4308  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_RDI0_FRAME_DROP_PATTERN 0x430c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD 0x4310  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x4314  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x4318  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI0_RPP_HCROP 0x431c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI0_RPP_VCROP 0x4320  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x4324  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x4328  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x432c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x4330  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI0_RST_STROBES 0x4340  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CSID_RDI0_STATUS 0x4350  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_RDI0_MISR_VAL0 0x4354  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_MISR_VAL1 0x4358  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_MISR_VAL2 0x435c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_MISR_VAL3 0x4360  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0 0x4370  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1 0x4374  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0 0x4378  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1 0x437c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2 0x4380  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x4390  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x4394  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x4398  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x439c  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x43a0  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x43a4  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x43a8  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x43ac  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI0_BYTE_CNTR_PING 0x43e0  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI0_BYTE_CNTR_PONG 0x43e4  /*register offset*/
#define IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_CFG0 0x4400  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CSID_RDI1_CFG1 0x4404  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CSID_RDI1_CTRL 0x4408  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_RDI1_FRAME_DROP_PATTERN 0x440c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD 0x4410  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x4414  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x4418  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI1_RPP_HCROP 0x441c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI1_RPP_VCROP 0x4420  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x4424  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x4428  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x442c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x4430  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI1_RST_STROBES 0x4440  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CSID_RDI1_STATUS 0x4450  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_RDI1_MISR_VAL0 0x4454  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_MISR_VAL1 0x4458  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_MISR_VAL2 0x445c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_MISR_VAL3 0x4460  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0 0x4470  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1 0x4474  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0 0x4478  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1 0x447c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2 0x4480  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x4490  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x4494  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x4498  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x449c  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x44a0  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x44a4  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x44a8  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x44ac  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI1_BYTE_CNTR_PING 0x44e0  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI1_BYTE_CNTR_PONG 0x44e4  /*register offset*/
#define IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_CFG0 0x4500  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CSID_RDI2_CFG1 0x4504  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CSID_RDI2_CTRL 0x4508  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_RDI2_FRAME_DROP_PATTERN 0x450c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD 0x4510  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x4514  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x4518  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI2_RPP_HCROP 0x451c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CSID_RDI2_RPP_VCROP 0x4520  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x4524  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x4528  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x452c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x4530  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION 0x4534  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_RDI2_RST_STROBES 0x4540  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CSID_RDI2_STATUS 0x4550  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_RDI2_MISR_VAL0 0x4554  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_MISR_VAL1 0x4558  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_MISR_VAL2 0x455c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_MISR_VAL3 0x4560  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0 0x4570  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1 0x4574  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0 0x4578  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1 0x457c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2 0x4580  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x4590  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x4594  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x4598  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x459c  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x45a0  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x45a4  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x45a8  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x45ac  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_RDI2_BYTE_CNTR_PING 0x45e0  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_RDI2_BYTE_CNTR_PONG 0x45e4  /*register offset*/
#define IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CSID_TPG_CTRL 0x4600  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_IFE_0_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_IFE_0_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED0_MASK 0x8
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_IFE_0_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_IFE_0_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED2_SHIFT 0x12
#define IFE_IFE_0_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_IFE_0_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_CSID_TPG_CTRL_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_CSID_TPG_VC_CFG0 0x4604  /*register offset*/
#define IFE_IFE_0_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_IFE_0_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_IFE_0_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_IFE_0_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_IFE_0_CSID_TPG_VC_CFG1 0x4608  /*register offset*/
#define IFE_IFE_0_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_IFE_0_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_IFE_0_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_IFE_0_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_IFE_0_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_IFE_0_CSID_TPG_LFSR_SEED 0x460c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_IFE_0_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_IFE_0_CSID_TPG_DT_0_CFG_0 0x4610  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CSID_TPG_DT_0_CFG_1 0x4614  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CSID_TPG_DT_0_CFG_2 0x4618  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_DT_1_CFG_0 0x461c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CSID_TPG_DT_1_CFG_1 0x4620  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CSID_TPG_DT_1_CFG_2 0x4624  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_DT_2_CFG_0 0x4628  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CSID_TPG_DT_2_CFG_1 0x462c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CSID_TPG_DT_2_CFG_2 0x4630  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_DT_3_CFG_0 0x4634  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CSID_TPG_DT_3_CFG_1 0x4638  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CSID_TPG_DT_3_CFG_2 0x463c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_COLOR_BARS_CFG 0x4640  /*register offset*/
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_IFE_0_CSID_TPG_COLOR_BOX_CFG 0x4644  /*register offset*/
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_TPG_COMMON_GEN_CFG 0x4648  /*register offset*/
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_CSID_TPG_CGEN0_CFG 0x4650  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_TPG_CGEN0_X0 0x4654  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN0_X1 0x4658  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN0_X2 0x465c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN0_XY 0x4660  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN0_Y1 0x4664  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN0_Y2 0x4668  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_CFG 0x4670  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_TPG_CGEN1_X0 0x4674  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_X1 0x4678  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_X2 0x467c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_XY 0x4680  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_Y1 0x4684  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN1_Y2 0x4688  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_CFG 0x4690  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_TPG_CGEN2_X0 0x4694  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_X1 0x4698  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_X2 0x469c  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_XY 0x46a0  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_Y1 0x46a4  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_TPG_CGEN2_Y2 0x46a8  /*register offset*/
#define IFE_IFE_0_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CSID_PPP_CFG0 0x4700  /*register offset*/
#define IFE_IFE_0_CSID_PPP_CFG0_FORMAT_MEASURE_EN_MASK 0x1
#define IFE_IFE_0_CSID_PPP_CFG0_FORMAT_MEASURE_EN_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_CFG0_TIMESTAMP_EN_MASK 0x2
#define IFE_IFE_0_CSID_PPP_CFG0_TIMESTAMP_EN_SHIFT 0x1
#define IFE_IFE_0_CSID_PPP_CFG0_BIN_EN_MASK 0x4
#define IFE_IFE_0_CSID_PPP_CFG0_BIN_EN_SHIFT 0x2
#define IFE_IFE_0_CSID_PPP_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CSID_PPP_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CSID_PPP_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CSID_PPP_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CSID_PPP_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CSID_PPP_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CSID_PPP_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CSID_PPP_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CSID_PPP_CFG0_PIX_STORE_EN_MASK 0x80
#define IFE_IFE_0_CSID_PPP_CFG0_PIX_STORE_EN_SHIFT 0x7
#define IFE_IFE_0_CSID_PPP_CFG0_MISR_EN_MASK 0x100
#define IFE_IFE_0_CSID_PPP_CFG0_MISR_EN_SHIFT 0x8
#define IFE_IFE_0_CSID_PPP_CFG0_CGC_MODE_MASK 0x200
#define IFE_IFE_0_CSID_PPP_CFG0_CGC_MODE_SHIFT 0x9
#define IFE_IFE_0_CSID_PPP_CFG0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_CSID_PPP_CFG0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CSID_PPP_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CSID_PPP_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CSID_PPP_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CSID_PPP_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CSID_PPP_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CSID_PPP_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CSID_PPP_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CSID_PPP_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CSID_PPP_CFG0_QUAD_CFA_BIN_EN_MASK 0x40000000
#define IFE_IFE_0_CSID_PPP_CFG0_QUAD_CFA_BIN_EN_SHIFT 0x1e
#define IFE_IFE_0_CSID_PPP_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CSID_PPP_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CSID_PPP_CFG1 0x4704  /*register offset*/
#define IFE_IFE_0_CSID_PPP_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CSID_PPP_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_CFG1_ROUND_MODE_MASK 0xc
#define IFE_IFE_0_CSID_PPP_CFG1_ROUND_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_PPP_CFG1_MIN_HBI_MASK 0xf0
#define IFE_IFE_0_CSID_PPP_CFG1_MIN_HBI_SHIFT 0x4
#define IFE_IFE_0_CSID_PPP_CFG1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CSID_PPP_CFG1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CSID_PPP_CTRL 0x4708  /*register offset*/
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_MODE_MASK 0xc
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_MASTER_SEL_MASK 0x30
#define IFE_IFE_0_CSID_PPP_CTRL_HALT_MASTER_SEL_SHIFT 0x4
#define IFE_IFE_0_CSID_PPP_CTRL_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CSID_PPP_CTRL_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CSID_PPP_FRAME_DROP_PATTERN 0x470c  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD 0x4710  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PATTERN 0x4714  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD 0x4718  /*register offset*/
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_PPP_HCROP 0x471c  /*register offset*/
#define IFE_IFE_0_CSID_PPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CSID_PPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CSID_PPP_VCROP 0x4720  /*register offset*/
#define IFE_IFE_0_CSID_PPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CSID_PPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CSID_PPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CSID_PPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CSID_PPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CSID_PPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CSID_PPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CSID_PPP_PIX_DROP_PATTERN 0x4724  /*register offset*/
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD 0x4728  /*register offset*/
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_PPP_LINE_DROP_PATTERN 0x472c  /*register offset*/
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD 0x4730  /*register offset*/
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CSID_PPP_RST_STROBES 0x4740  /*register offset*/
#define IFE_IFE_0_CSID_PPP_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CSID_PPP_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CSID_PPP_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CSID_PPP_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CSID_PPP_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CSID_PPP_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CSID_PPP_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CSID_PPP_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CSID_PPP_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CSID_PPP_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CSID_PPP_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CSID_PPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CSID_PPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CSID_PPP_RST_STROBES_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CSID_PPP_RST_STROBES_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CSID_PPP_STATUS 0x4754  /*register offset*/
#define IFE_IFE_0_CSID_PPP_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CSID_PPP_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CSID_PPP_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CSID_PPP_MISR_VAL 0x4758  /*register offset*/
#define IFE_IFE_0_CSID_PPP_MISR_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_MISR_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0 0x4770  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1 0x4774  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_PPP_FORMAT_MEASURE0 0x4778  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CSID_PPP_FORMAT_MEASURE1 0x477c  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CSID_PPP_FORMAT_MEASURE2 0x4780  /*register offset*/
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_PPP_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_SOF 0x4790  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF 0x4794  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_SOF 0x4798  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF 0x479c  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_EOF 0x47a0  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF 0x47a4  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_EOF 0x47a8  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF 0x47ac  /*register offset*/
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_CFG0 0x4900  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_SEED_DATA_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_UNUSED0_MASK 0xff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_UNUSED0_SHIFT 0x10
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_CFG1 0x4904  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG1_PATTERN_HEADER_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG1_PATTERN_HEADER_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_CFG2 0x4908  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_CROSS8_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_CROSS8_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_MODE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_INVERT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_CHECKER_INVERT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_CTRL 0x490c  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0 0x4910  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1 0x4914  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_CFG0 0x4920  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_SEED_DATA_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_UNUSED0_MASK 0xff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_UNUSED0_SHIFT 0x10
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_CFG1 0x4924  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG1_PATTERN_HEADER_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG1_PATTERN_HEADER_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_CFG2 0x4928  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_CROSS8_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_CROSS8_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_MODE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_INVERT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_CHECKER_INVERT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_CTRL 0x492c  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0 0x4930  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1 0x4934  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_CFG0 0x4940  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_SEED_DATA_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_UNUSED0_MASK 0xff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_UNUSED0_SHIFT 0x10
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_CFG1 0x4944  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG1_PATTERN_HEADER_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG1_PATTERN_HEADER_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_CFG2 0x4948  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_CROSS8_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_CROSS8_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_MODE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_INVERT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_CHECKER_INVERT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_CTRL 0x494c  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0 0x4950  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1 0x4954  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_CFG0 0x4960  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_SEED_DATA_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_UNUSED0_MASK 0xff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_UNUSED0_SHIFT 0x10
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_CFG1 0x4964  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG1_PATTERN_HEADER_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG1_PATTERN_HEADER_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_CFG2 0x4968  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_CROSS8_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_CROSS8_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_MODE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_INVERT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_CHECKER_INVERT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_CTRL 0x496c  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0 0x4970  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1 0x4974  /*register offset*/
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_CFG0 0x4980  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG0_SEED_DATA_MASK 0xffffff
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_CFG1 0x4984  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG1_PATTERN_HEADER2_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG1_PATTERN_HEADER2_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_CFG2 0x4988  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_HEADER_MODE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_HEADER_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_DOUBLE_SYNC_MODE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_DOUBLE_SYNC_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_SYNC_DETECTED_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_SYNC_DETECTED_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_SECOND_SYNC_FLAG_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_SECOND_SYNC_FLAG_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_POST_DETECTED_MASK 0x10
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_POST_DETECTED_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_CHECKER_CROSS16_MASK 0x20
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_CHECKER_CROSS16_SHIFT 0x5
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_CHECKER_MODE_MASK 0x40
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_CHECKER_MODE_SHIFT 0x6
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_CTRL 0x498c  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0 0x4990  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1 0x4994  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_CFG0 0x49a0  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG0_SEED_DATA_MASK 0xffffff
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_CFG1 0x49a4  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG1_PATTERN_HEADER2_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG1_PATTERN_HEADER2_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_CFG2 0x49a8  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_HEADER_MODE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_HEADER_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_DOUBLE_SYNC_MODE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_DOUBLE_SYNC_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_SYNC_DETECTED_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_SYNC_DETECTED_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_SECOND_SYNC_FLAG_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_SECOND_SYNC_FLAG_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_POST_DETECTED_MASK 0x10
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_POST_DETECTED_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_CHECKER_CROSS16_MASK 0x20
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_CHECKER_CROSS16_SHIFT 0x5
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_CHECKER_MODE_MASK 0x40
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_CHECKER_MODE_SHIFT 0x6
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_CTRL 0x49ac  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0 0x49b0  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1 0x49b4  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_CFG0 0x49c0  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG0_SEED_DATA_MASK 0xffffff
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG0_SEED_DATA_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG0_POLY_SEL_MASK 0xff000000
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG0_POLY_SEL_SHIFT 0x18

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_CFG1 0x49c4  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG1_WORD_COUNT_INIT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG1_WORD_COUNT_INIT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG1_PATTERN_HEADER2_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG1_PATTERN_HEADER2_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_CFG2 0x49c8  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_HEADER_MODE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_HEADER_MODE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_DOUBLE_SYNC_MODE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_DOUBLE_SYNC_MODE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_SYNC_DETECTED_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_SYNC_DETECTED_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_SECOND_SYNC_FLAG_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_SECOND_SYNC_FLAG_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_POST_DETECTED_MASK 0x10
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_POST_DETECTED_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_CHECKER_CROSS16_MASK 0x20
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_CHECKER_CROSS16_SHIFT 0x5
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_CHECKER_MODE_MASK 0x40
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_CHECKER_MODE_SHIFT 0x6
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_CTRL 0x49cc  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CHECKER_ENABLE_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CHECKER_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CHECKER_CAPTURE_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CHECKER_CAPTURE_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CLR_ERROR_COUNT_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_CLR_ERROR_COUNT_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0 0x49d0  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0_ERROR_COUNT_MASK 0xffff
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0_ERROR_COUNT_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0_WORD_COUNT_STATUS_MASK 0xffff0000
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0_WORD_COUNT_STATUS_SHIFT 0x10

#define regIFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1 0x49d4  /*register offset*/
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_ERROR_FLAG_MASK 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_ERROR_FLAG_SHIFT 0x0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_SEED_ERROR_MASK 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_SEED_ERROR_SHIFT 0x1
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_ZERO_LFSR_FLAG_MASK 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_ZERO_LFSR_FLAG_SHIFT 0x2
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_CHECKER_DONE_MASK 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_CHECKER_DONE_SHIFT 0x3
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_CHECKER_STATUS_MASK 0x700
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_CHECKER_STATUS_SHIFT 0x8
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_BUS_RD_HW_VERSION 0x5000  /*register offset*/
#define IFE_IFE_0_BUS_RD_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_BUS_RD_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_BUS_RD_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_BUS_RD_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_BUS_RD_HW_CAPABILITY 0x5004  /*register offset*/
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_REG_MASK 0xff
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_REG_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_UBWC_MASK 0xff00
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_UBWC_SHIFT 0x8
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_LITE_MASK 0xff0000
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_LITE_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_FEATURE_MASK 0xff000000
#define IFE_IFE_0_BUS_RD_HW_CAPABILITY_FEATURE_SHIFT 0x18

#define regIFE_IFE_0_BUS_RD_INPUT_IF_SW_RESET 0x5008  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_SW_RESET_RESET_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_SW_RESET_RESET_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE 0x500c  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK 0x5010  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR 0x5014  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD 0x5018  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS 0x501c  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_RD_INPUT_IF_CMD 0x5020  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_ICA_EN_MASK 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_ICA_EN_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_UNUSED0_MASK 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_STATIC_PRG_MASK 0x8
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_STATIC_PRG_SHIFT 0x3
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_MASK 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_SHIFT 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_MASK 0x20
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_SHIFT 0x5
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_UNUSED1_MASK 0xffffffc0
#define IFE_IFE_0_BUS_RD_INPUT_IF_CMD_UNUSED1_SHIFT 0x6

#define regIFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET 0x5024  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_BUS_RD_INPUT_IF_MISR_RESET 0x502c  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_MISR_RESET_RESET_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_MISR_RESET_RESET_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_INPUT_IF_SECURITY_CFG 0x5030  /*register offset*/
#define IFE_IFE_0_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_PWR_ISO_CFG 0x5034  /*register offset*/
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED0_MASK 0x2
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_MASK 0xc
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED1_MASK 0x10
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED1_SHIFT 0x4
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_MASK 0x60
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_SHIFT 0x5
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED2_MASK 0xffffff80
#define IFE_IFE_0_BUS_RD_PWR_ISO_CFG_UNUSED2_SHIFT 0x7

#define regIFE_IFE_0_BUS_RD_PWR_ISO_SEED 0x5038  /*register offset*/
#define IFE_IFE_0_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_MASK 0xffffffff
#define IFE_IFE_0_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_SHIFT 0x0

#define regIFE_IFE_0_BUS_RD_TEST_BUS_CTRL 0x5048  /*register offset*/
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_MASK 0x1f0
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_SHIFT 0x4
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xfe00
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0x9
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_BUS_RD_TEST_BUS_CTRL_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_BUS_RD_SPARE 0x504c  /*register offset*/
#define IFE_IFE_0_BUS_RD_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_BUS_RD_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_CLIENT_0_CORE_CFG 0x5050  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_MASK 0x1
#define IFE_IFE_0_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA 0x5054  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_BUS_RD_CLIENT_0_ADDR_IMAGE 0x5058  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE 0x505c  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_BUS_RD_CLIENT_0_RD_STRIDE 0x5060  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0 0x5064  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MASK 0x1f
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION 0x5078  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG 0x5080  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IFE_IFE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0 0x5084  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_MASK 0x4
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_1 0x5088  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_BUS_RD_CLIENT_0_MISR_RD_VAL 0x508c  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG 0x5090  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0 0x5094  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1 0x5098  /*register offset*/
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  INCR_VERSION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_ife_0_vfe_hw_version;

typedef union{
    _ife_ife_0_vfe_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_VERSION;

typedef struct{
    unsigned  BUS_FEATURE : 3; /* 2:0 */
    unsigned  THREE_D_FEATURE : 1; /* 3:3 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 13; /* 28:16 */
    unsigned  RDI_FEATURE : 2; /* 30:29 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_ife_0_vfe_hw_capability;

typedef union{
    _ife_ife_0_vfe_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_CAPABILITY;

typedef struct{
    unsigned  PEDESTAL_FEATURE : 1; /* 0:0 */
    unsigned  BLACK_FEATURE : 1; /* 1:1 */
    unsigned  DEMUX_FEATURE : 1; /* 2:2 */
    unsigned  CHROMA_UPSAMPLE_FEATURE : 1; /* 3:3 */
    unsigned  HDR_RECON_FEATURE : 1; /* 4:4 */
    unsigned  HDR_MAC_FEATURE : 1; /* 5:5 */
    unsigned  BPC_FEATURE : 1; /* 6:6 */
    unsigned  ABF_FEATURE : 1; /* 7:7 */
    unsigned  ROLLOFF_FEATURE : 1; /* 8:8 */
    unsigned  GIC_FEATURE : 1; /* 9:9 */
    unsigned  DEMO_FEATURE : 2; /* 11:10 */
    unsigned  BLACK_LEVEL_FEATURE : 1; /* 12:12 */
    unsigned  PDAF_FEATURE : 1; /* 13:13 */
    unsigned  DUAL_PD_FEATURE : 1; /* 14:14 */
    unsigned  BIN_CORR_FEATURE : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_module_lens_feature;

typedef union{
    _ife_ife_0_vfe_module_lens_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_LENS_FEATURE;

typedef struct{
    unsigned  HDR_BE_FEATURE : 1; /* 0:0 */
    unsigned  HDR_BHIST_FEATURE : 1; /* 1:1 */
    unsigned  BAF_FEATURE : 1; /* 2:2 */
    unsigned  AWB_BG_FEATURE : 1; /* 3:3 */
    unsigned  SKIN_BHIST_FEATURE : 1; /* 4:4 */
    unsigned  RS_FEATURE : 1; /* 5:5 */
    unsigned  CS_FEATURE : 1; /* 6:6 */
    unsigned  IHIST_FEATURE : 1; /* 7:7 */
    unsigned  AEC_BG_FEATURE : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_vfe_module_stats_feature;

typedef union{
    _ife_ife_0_vfe_module_stats_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_STATS_FEATURE;

typedef struct{
    unsigned  CAC_SNR_FEATURE : 1; /* 0:0 */
    unsigned  COLOR_CORRECT_FEATURE : 1; /* 1:1 */
    unsigned  GTM_FEATURE : 1; /* 2:2 */
    unsigned  RGB_LUT_FEATURE : 1; /* 3:3 */
    unsigned  LTM_FEATURE : 1; /* 4:4 */
    unsigned  CHROMA_ENHAN_FEATURE : 1; /* 5:5 */
    unsigned  CHROMA_SUPPRESS_MCE_FEATURE : 1; /* 6:6 */
    unsigned  SKIN_ENHAN_FEATURE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_vfe_module_color_feature;

typedef union{
    _ife_ife_0_vfe_module_color_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_COLOR_FEATURE;

typedef struct{
    unsigned  CST_FEATURE : 1; /* 0:0 */
    unsigned  UNUSED0 : 2; /* 2:1 */
    unsigned  SCALE_FEATURE : 3; /* 5:3 */
    unsigned  CROP_FEATURE : 3; /* 8:6 */
    unsigned  REALIGN_BUF_FEATURE : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_FEATURE : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_FEATURE : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_FEATURE : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_FEATURE : 1; /* 13:13 */
    unsigned  R2PD_1ST_FEATURE : 1; /* 14:14 */
    unsigned  R2PD_2ND_FEATURE : 1; /* 15:15 */
    unsigned  DISP_FEATURE : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_vfe_module_zoom_feature;

typedef union{
    _ife_ife_0_vfe_module_zoom_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_ZOOM_FEATURE;

typedef struct{
    unsigned  CORE_RESET : 1; /* 0:0 */
    unsigned  CAMIF_RESET : 1; /* 1:1 */
    unsigned  BUS_HW_RESET : 1; /* 2:2 */
    unsigned  BUS_SW_RESET : 1; /* 3:3 */
    unsigned  REGISTER_RESET : 1; /* 4:4 */
    unsigned  DUAL_PD_RESET : 1; /* 5:5 */
    unsigned  UNUSED0 : 1; /* 6:6 */
    unsigned  TESTGEN_RESET : 1; /* 7:7 */
    unsigned  DSP_RESET : 1; /* 8:8 */
    unsigned  IDLE_CGC_RESET : 1; /* 9:9 */
    unsigned  RDI_0_RESET : 1; /* 10:10 */
    unsigned  RDI_1_RESET : 1; /* 11:11 */
    unsigned  RDI_2_RESET : 1; /* 12:12 */
    unsigned  RDI_3_RESET : 1; /* 13:13 */
    unsigned  CAMIF_LITE_RESET : 1; /* 14:14 */
    unsigned  UNUSED1 : 15; /* 29:15 */
    unsigned  VFE_DOMAIN_RESET : 1; /* 30:30 */
    unsigned  RESET_BYPASS : 1; /* 31:31 */
} _ife_ife_0_vfe_global_reset_cmd;

typedef union{
    _ife_ife_0_vfe_global_reset_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_GLOBAL_RESET_CMD;

typedef struct{
    unsigned  PEDESTAL_RESET : 1; /* 0:0 */
    unsigned  BLACK_RESET : 1; /* 1:1 */
    unsigned  DEMUX_RESET : 1; /* 2:2 */
    unsigned  CHROMA_UPSAMPLE_RESET : 1; /* 3:3 */
    unsigned  HDR_RECON_RESET : 1; /* 4:4 */
    unsigned  HDR_MAC_RESET : 1; /* 5:5 */
    unsigned  BPC_RESET : 1; /* 6:6 */
    unsigned  ABF_RESET : 1; /* 7:7 */
    unsigned  ROLLOFF_RESET : 1; /* 8:8 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  DEMO_RESET : 1; /* 10:10 */
    unsigned  BLACK_LEVEL_RESET : 1; /* 11:11 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  PDAF_RESET : 1; /* 13:13 */
    unsigned  BIN_CORR_RESET : 1; /* 14:14 */
    unsigned  UNUSED2 : 17; /* 31:15 */
} _ife_ife_0_vfe_module_lens_reset;

typedef union{
    _ife_ife_0_vfe_module_lens_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_LENS_RESET;

typedef struct{
    unsigned  HDR_BE_RESET : 1; /* 0:0 */
    unsigned  HDR_BHIST_RESET : 1; /* 1:1 */
    unsigned  BAF_RESET : 1; /* 2:2 */
    unsigned  AWB_BG_RESET : 1; /* 3:3 */
    unsigned  SKIN_BHIST_RESET : 1; /* 4:4 */
    unsigned  RS_RESET : 1; /* 5:5 */
    unsigned  CS_RESET : 1; /* 6:6 */
    unsigned  IHIST_RESET : 1; /* 7:7 */
    unsigned  AEC_BG_RESET : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_vfe_module_stats_reset;

typedef union{
    _ife_ife_0_vfe_module_stats_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_STATS_RESET;

typedef struct{
    unsigned  UNUSED0 : 1; /* 0:0 */
    unsigned  COLOR_CORRECT_RESET : 1; /* 1:1 */
    unsigned  GTM_RESET : 1; /* 2:2 */
    unsigned  RGB_LUT_RESET : 1; /* 3:3 */
    unsigned  UNUSED1 : 28; /* 31:4 */
} _ife_ife_0_vfe_module_color_reset;

typedef union{
    _ife_ife_0_vfe_module_color_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_COLOR_RESET;

typedef struct{
    unsigned  CST_RESET : 1; /* 0:0 */
    unsigned  SCALE_FD_RESET : 1; /* 1:1 */
    unsigned  CROP_FD_RESET : 1; /* 2:2 */
    unsigned  UNUSED0 : 4; /* 6:3 */
    unsigned  SCALE_VID_RESET : 1; /* 7:7 */
    unsigned  CROP_VID_RESET : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_RESET : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_RESET : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_RESET : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_RESET : 1; /* 13:13 */
    unsigned  R2PD_1ST_RESET : 1; /* 14:14 */
    unsigned  R2PD_2ND_RESET : 1; /* 15:15 */
    unsigned  PDAF_OUT_RESET : 1; /* 16:16 */
    unsigned  PIXEL_RAW_DUMP_RESET : 1; /* 17:17 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_vfe_module_zoom_reset;

typedef union{
    _ife_ife_0_vfe_module_zoom_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_ZOOM_RESET;

typedef struct{
    unsigned  PEDESTAL_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  BLACK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  DEMUX_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  HDR_RECON_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  HDR_MAC_CGC_OVERRIDE : 1; /* 4:4 */
    unsigned  CHROMA_UPSAMPLE_CGC_OVERRIDE : 1; /* 5:5 */
    unsigned  BPC_CGC_OVERRIDE : 1; /* 6:6 */
    unsigned  ABF_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  ROLLOFF_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  DEMO_CGC_OVERRIDE : 1; /* 10:10 */
    unsigned  BLACK_LEVEL_CGC_OVERRIDE : 1; /* 11:11 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  PDAF_CGC_OVERRIDE : 1; /* 13:13 */
    unsigned  BIN_CORR_CGC_OVERRIDE : 1; /* 14:14 */
    unsigned  UNUSED2 : 17; /* 31:15 */
} _ife_ife_0_vfe_module_lens_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_lens_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_LENS_CGC_OVERRIDE;

typedef struct{
    unsigned  HDR_BE_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  HDR_BHIST_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  BAF_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  AWB_BG_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  SKIN_BHIST_CGC_OVERRIDE : 1; /* 4:4 */
    unsigned  RS_CGC_OVERRIDE : 1; /* 5:5 */
    unsigned  CS_CGC_OVERRIDE : 1; /* 6:6 */
    unsigned  IHIST_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  AEC_BG_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_vfe_module_stats_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_stats_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_STATS_CGC_OVERRIDE;

typedef struct{
    unsigned  UNUSED0 : 1; /* 0:0 */
    unsigned  COLOR_CORRECT_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  GTM_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  RGB_LUT_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED1 : 28; /* 31:4 */
} _ife_ife_0_vfe_module_color_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_color_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_COLOR_CGC_OVERRIDE;

typedef struct{
    unsigned  CST_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  SCALE_FD_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  CROP_FD_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  UNUSED0 : 4; /* 6:3 */
    unsigned  SCALE_VID_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  CROP_VID_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_CGC_OVERRIDE : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_CGC_OVERRIDE : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_CGC_OVERRIDE : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_CGC_OVERRIDE : 1; /* 13:13 */
    unsigned  R2PD_1ST_CGC_OVERRIDE : 1; /* 14:14 */
    unsigned  R2PD_2ND_CGC_OVERRIDE : 1; /* 15:15 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_vfe_module_zoom_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_zoom_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_ZOOM_CGC_OVERRIDE;

typedef struct{
    unsigned  BUS_WR_IF_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  TESTGEN_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_module_bus_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_bus_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_BUS_CGC_OVERRIDE;

typedef struct{
    unsigned  PEDESTAL_EN : 1; /* 0:0 */
    unsigned  BLACK_EN : 1; /* 1:1 */
    unsigned  DEMUX_EN : 1; /* 2:2 */
    unsigned  CHROMA_UPSAMPLE_EN : 1; /* 3:3 */
    unsigned  HDR_RECON_EN : 1; /* 4:4 */
    unsigned  HDR_MAC_EN : 1; /* 5:5 */
    unsigned  BPC_EN : 1; /* 6:6 */
    unsigned  ABF_EN : 1; /* 7:7 */
    unsigned  ROLLOFF_EN : 1; /* 8:8 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  DEMO_EN : 1; /* 10:10 */
    unsigned  BLACK_LEVEL_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  PDAF_EN : 1; /* 13:13 */
    unsigned  BIN_CORR_EN : 1; /* 14:14 */
    unsigned  UNUSED2 : 17; /* 31:15 */
} _ife_ife_0_vfe_module_lens_en;

typedef union{
    _ife_ife_0_vfe_module_lens_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_LENS_EN;

typedef struct{
    unsigned  HDR_BE_EN : 1; /* 0:0 */
    unsigned  HDR_BHIST_EN : 1; /* 1:1 */
    unsigned  BAF_EN : 1; /* 2:2 */
    unsigned  AWB_BG_EN : 1; /* 3:3 */
    unsigned  SKIN_BHIST_EN : 1; /* 4:4 */
    unsigned  RS_EN : 1; /* 5:5 */
    unsigned  CS_EN : 1; /* 6:6 */
    unsigned  IHIST_EN : 1; /* 7:7 */
    unsigned  AEC_BG_EN : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_vfe_module_stats_en;

typedef union{
    _ife_ife_0_vfe_module_stats_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_STATS_EN;

typedef struct{
    unsigned  UNUSED0 : 1; /* 0:0 */
    unsigned  COLOR_CORRECT_EN : 1; /* 1:1 */
    unsigned  GTM_EN : 1; /* 2:2 */
    unsigned  RGB_LUT_EN : 1; /* 3:3 */
    unsigned  UNUSED1 : 28; /* 31:4 */
} _ife_ife_0_vfe_module_color_en;

typedef union{
    _ife_ife_0_vfe_module_color_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_COLOR_EN;

typedef struct{
    unsigned  CST_EN : 1; /* 0:0 */
    unsigned  SCALE_FD_EN : 1; /* 1:1 */
    unsigned  CROP_FD_EN : 1; /* 2:2 */
    unsigned  SCALE_VID_EN : 1; /* 3:3 */
    unsigned  CROP_VID_EN : 1; /* 4:4 */
    unsigned  DS_4TO1_2ND_POST_CROP_EN : 1; /* 5:5 */
    unsigned  DS_4TO1_2ND_PRE_CROP_EN : 1; /* 6:6 */
    unsigned  DS_4TO1_1ST_POST_CROP_EN : 1; /* 7:7 */
    unsigned  DS_4TO1_1ST_PRE_CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_EN : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_EN : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_EN : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_EN : 1; /* 13:13 */
    unsigned  R2PD_1ST_EN : 1; /* 14:14 */
    unsigned  R2PD_2ND_EN : 1; /* 15:15 */
    unsigned  PDAF_OUT_EN : 1; /* 16:16 */
    unsigned  PIXEL_RAW_DUMP_EN : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_vfe_module_zoom_en;

typedef union{
    _ife_ife_0_vfe_module_zoom_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_ZOOM_EN;

typedef struct{
    unsigned  PIXEL_PATTERN : 3; /* 2:0 */
    unsigned  DSP_STREAMING_EN : 1; /* 3:3 */
    unsigned  EXTERN_REG_UPDATE_EN : 1; /* 4:4 */
    unsigned  INPUTMUX_SEL : 2; /* 6:5 */
    unsigned  CAMNOC_HALT_DIS : 1; /* 7:7 */
    unsigned  HBI_CNT : 14; /* 21:8 */
    unsigned  HBI_CNT_OVD : 1; /* 22:22 */
    unsigned  DSP_STREAMING_MODE : 1; /* 23:23 */
    unsigned  DUAL_PD_PATH_SEL : 1; /* 24:24 */
    unsigned  FLUSH_HALT_OVD : 1; /* 25:25 */
    unsigned  FLUSH_PACE_CNT : 4; /* 29:26 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  VBIF_XIN_CGC_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_core_cfg;

typedef union{
    _ife_ife_0_vfe_core_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CORE_CFG;

typedef struct{
    unsigned  MODE_EN : 1; /* 0:0 */
    unsigned  LEFT_PLANE_WIDTH : 13; /* 13:1 */
    unsigned  UNUSED0 : 1; /* 14:14 */
    unsigned  POST_INTERP_LEFT_PLANE_WIDTH : 13; /* 27:15 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_three_d_cfg;

typedef union{
    _ife_ife_0_vfe_three_d_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_THREE_D_CFG;

typedef struct{
    unsigned  GLOBAL_CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_irq_cmd;

typedef union{
    _ife_ife_0_vfe_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_CMD;

typedef struct{
    unsigned  MASK : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_mask_0;

typedef union{
    _ife_ife_0_vfe_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_MASK_0;

typedef struct{
    unsigned  MASK : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_mask_1;

typedef union{
    _ife_ife_0_vfe_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_MASK_1;

typedef struct{
    unsigned  CLEAR : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_clear_0;

typedef union{
    _ife_ife_0_vfe_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_CLEAR_0;

typedef struct{
    unsigned  CLEAR : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_clear_1;

typedef union{
    _ife_ife_0_vfe_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_CLEAR_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_status_0;

typedef union{
    _ife_ife_0_vfe_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_vfe_irq_status_1;

typedef union{
    _ife_ife_0_vfe_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_IRQ_STATUS_1;

typedef struct{
    unsigned  STATUS : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_violation_status;

typedef union{
    _ife_ife_0_vfe_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_VIOLATION_STATUS;

typedef struct{
    unsigned  UNUSED0 : 2; /* 1:0 */
    unsigned  CLEAR_CAMIF_STATUS : 1; /* 2:2 */
    unsigned  UNUSED1 : 29; /* 31:3 */
} _ife_ife_0_vfe_camif_cmd;

typedef union{
    _ife_ife_0_vfe_camif_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_CMD;

typedef struct{
    unsigned  VSYNC_SYNC_EDGE : 1; /* 0:0 */
    unsigned  HSYNC_SYNC_EDGE : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  VFE_SUBSAMPLE_EN : 1; /* 4:4 */
    unsigned  BUS_SUBSAMPLE_EN : 1; /* 5:5 */
    unsigned  VFE_OUTPUT_EN : 1; /* 6:6 */
    unsigned  BUS_OUTPUT_EN : 1; /* 7:7 */
    unsigned  UNUSED1 : 1; /* 8:8 */
    unsigned  BINNING_EN : 1; /* 9:9 */
    unsigned  FRAME_BASED_EN : 1; /* 10:10 */
    unsigned  UNUSED2 : 11; /* 21:11 */
    unsigned  RAW_CROP_EN : 1; /* 22:22 */
    unsigned  UNUSED3 : 9; /* 31:23 */
} _ife_ife_0_vfe_camif_cfg;

typedef union{
    _ife_ife_0_vfe_camif_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_camif_line_skip_pattern;

typedef union{
    _ife_ife_0_vfe_camif_line_skip_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LINE_SKIP_PATTERN;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_camif_pixel_skip_pattern;

typedef union{
    _ife_ife_0_vfe_camif_pixel_skip_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_PIXEL_SKIP_PATTERN;

typedef struct{
    unsigned  PIXEL_SKIP_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  LINE_SKIP_PERIOD : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 20:16 */
    unsigned  UNUSED2 : 11; /* 31:21 */
} _ife_ife_0_vfe_camif_skip_period;

typedef union{
    _ife_ife_0_vfe_camif_skip_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_SKIP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_camif_irq_subsample_pattern;

typedef union{
    _ife_ife_0_vfe_camif_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  EPOCH1_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH0_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_camif_epoch_irq;

typedef union{
    _ife_ife_0_vfe_camif_epoch_irq bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_EPOCH_IRQ;

typedef struct{
    unsigned  UPDATE : 1; /* 0:0 */
    unsigned  RDI0_UPDATE : 1; /* 1:1 */
    unsigned  RDI1_UPDATE : 1; /* 2:2 */
    unsigned  RDI2_UPDATE : 1; /* 3:3 */
    unsigned  RDI3_UPDATE : 1; /* 4:4 */
    unsigned  DUAL_PD_UPDATE : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_reg_update_cmd;

typedef union{
    _ife_ife_0_vfe_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_REG_UPDATE_CMD;

typedef struct{
    unsigned  SCALE_BYPASS : 1; /* 0:0 */
    unsigned  HDR_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  LUT_BANK_SEL : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_vfe_pedestal_cfg;

typedef union{
    _ife_ife_0_vfe_pedestal_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_CFG;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_pedestal_grid_cfg_0;

typedef union{
    _ife_ife_0_vfe_pedestal_grid_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_0;

typedef struct{
    unsigned  SUB_GRID_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  SUB_GRID_Y_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 1; /* 29:29 */
    unsigned  INTERP_FACTOR : 2; /* 31:30 */
} _ife_ife_0_vfe_pedestal_grid_cfg_1;

typedef union{
    _ife_ife_0_vfe_pedestal_grid_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_1;

typedef struct{
    unsigned  SUB_GRID_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  SUB_GRID_X_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_pedestal_grid_cfg_2;

typedef union{
    _ife_ife_0_vfe_pedestal_grid_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_GRID_CFG_2;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_pedestal_right_grid_cfg_0;

typedef union{
    _ife_ife_0_vfe_pedestal_right_grid_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_0;

typedef struct{
    unsigned  SUB_GRID_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  SUB_GRID_Y_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 1; /* 29:29 */
    unsigned  INTERP_FACTOR : 2; /* 31:30 */
} _ife_ife_0_vfe_pedestal_right_grid_cfg_1;

typedef union{
    _ife_ife_0_vfe_pedestal_right_grid_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_1;

typedef struct{
    unsigned  SUB_GRID_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  SUB_GRID_X_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_pedestal_right_grid_cfg_2;

typedef union{
    _ife_ife_0_vfe_pedestal_right_grid_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_RIGHT_GRID_CFG_2;

typedef struct{
    unsigned  BLOCK_X_INDEX : 4; /* 3:0 */
    unsigned  BLOCK_Y_INDEX : 4; /* 7:4 */
    unsigned  Y_DELTA_ACCUM : 20; /* 27:8 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_vfe_pedestal_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_pedestal_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_0;

typedef struct{
    unsigned  PIXEL_X_INDEX : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  PIXEL_Y_INDEX : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SUB_GRID_X_INDEX : 3; /* 26:24 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  SUB_GRID_Y_INDEX : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_vfe_pedestal_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_pedestal_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_STRIPE_CFG_1;

typedef struct{
    unsigned  BLOCK_X_INDEX : 4; /* 3:0 */
    unsigned  BLOCK_Y_INDEX : 4; /* 7:4 */
    unsigned  Y_DELTA_ACCUM : 20; /* 27:8 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_vfe_pedestal_right_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_pedestal_right_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_0;

typedef struct{
    unsigned  PIXEL_X_INDEX : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  PIXEL_Y_INDEX : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SUB_GRID_X_INDEX : 3; /* 26:24 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  SUB_GRID_Y_INDEX : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_vfe_pedestal_right_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_pedestal_right_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PEDESTAL_RIGHT_STRIPE_CFG_1;

typedef struct{
    unsigned  LUT_BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_black_cfg;

typedef union{
    _ife_ife_0_vfe_black_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_CFG;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_r_0;

typedef union{
    _ife_ife_0_vfe_black_interp_r_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_R_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_r_1;

typedef union{
    _ife_ife_0_vfe_black_interp_r_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_R_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_r_2;

typedef union{
    _ife_ife_0_vfe_black_interp_r_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_R_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_r_3;

typedef union{
    _ife_ife_0_vfe_black_interp_r_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_R_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gb_0;

typedef union{
    _ife_ife_0_vfe_black_interp_gb_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GB_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gb_1;

typedef union{
    _ife_ife_0_vfe_black_interp_gb_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GB_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gb_2;

typedef union{
    _ife_ife_0_vfe_black_interp_gb_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GB_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gb_3;

typedef union{
    _ife_ife_0_vfe_black_interp_gb_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GB_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_b_0;

typedef union{
    _ife_ife_0_vfe_black_interp_b_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_B_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_b_1;

typedef union{
    _ife_ife_0_vfe_black_interp_b_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_B_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_b_2;

typedef union{
    _ife_ife_0_vfe_black_interp_b_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_B_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_b_3;

typedef union{
    _ife_ife_0_vfe_black_interp_b_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_B_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gr_0;

typedef union{
    _ife_ife_0_vfe_black_interp_gr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GR_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gr_1;

typedef union{
    _ife_ife_0_vfe_black_interp_gr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GR_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gr_2;

typedef union{
    _ife_ife_0_vfe_black_interp_gr_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GR_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_interp_gr_3;

typedef union{
    _ife_ife_0_vfe_black_interp_gr_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_INTERP_GR_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_r_0;

typedef union{
    _ife_ife_0_vfe_black_right_interp_r_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_r_1;

typedef union{
    _ife_ife_0_vfe_black_right_interp_r_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_r_2;

typedef union{
    _ife_ife_0_vfe_black_right_interp_r_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_r_3;

typedef union{
    _ife_ife_0_vfe_black_right_interp_r_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_R_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gb_0;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gb_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gb_1;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gb_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gb_2;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gb_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gb_3;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gb_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GB_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_b_0;

typedef union{
    _ife_ife_0_vfe_black_right_interp_b_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_b_1;

typedef union{
    _ife_ife_0_vfe_black_right_interp_b_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_b_2;

typedef union{
    _ife_ife_0_vfe_black_right_interp_b_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_b_3;

typedef union{
    _ife_ife_0_vfe_black_right_interp_b_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_B_3;

typedef struct{
    unsigned  LUT_P1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P0 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gr_0;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_0;

typedef struct{
    unsigned  LUT_P3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P2 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gr_1;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_1;

typedef struct{
    unsigned  LUT_P5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P4 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gr_2;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gr_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_2;

typedef struct{
    unsigned  LUT_P7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUT_P6 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_right_interp_gr_3;

typedef union{
    _ife_ife_0_vfe_black_right_interp_gr_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_RIGHT_INTERP_GR_3;

typedef struct{
    unsigned  PERIOD : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  BLK_OUT : 12; /* 15:4 */
    unsigned  UNUSED1 : 4; /* 19:16 */
    unsigned  BLK_IN : 12; /* 31:20 */
} _ife_ife_0_vfe_demux_cfg;

typedef union{
    _ife_ife_0_vfe_demux_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_CFG;

typedef struct{
    unsigned  CH0_GAIN_EVEN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH0_GAIN_ODD : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demux_gain_0;

typedef union{
    _ife_ife_0_vfe_demux_gain_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_GAIN_0;

typedef struct{
    unsigned  CH1_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH2_GAIN : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demux_gain_1;

typedef union{
    _ife_ife_0_vfe_demux_gain_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_GAIN_1;

typedef struct{
    unsigned  CH0_GAIN_EVEN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH0_GAIN_ODD : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demux_right_gain_0;

typedef union{
    _ife_ife_0_vfe_demux_right_gain_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_0;

typedef struct{
    unsigned  CH1_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH2_GAIN : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demux_right_gain_1;

typedef union{
    _ife_ife_0_vfe_demux_right_gain_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_RIGHT_GAIN_1;

typedef struct{
    unsigned  EVEN_LINE_PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_demux_even_cfg;

typedef union{
    _ife_ife_0_vfe_demux_even_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_EVEN_CFG;

typedef struct{
    unsigned  ODD_LINE_PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_demux_odd_cfg;

typedef union{
    _ife_ife_0_vfe_demux_odd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMUX_ODD_CFG;

typedef struct{
    unsigned  RECON_FIRST_FIELD : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  EXP_RATIO : 15; /* 18:4 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ife_ife_0_vfe_hdr_cfg_0;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_0;

typedef struct{
    unsigned  RG_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_hdr_cfg_1;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_1;

typedef struct{
    unsigned  BG_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_hdr_cfg_2;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_2;

typedef struct{
    unsigned  GR_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_hdr_cfg_3;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_3;

typedef struct{
    unsigned  GB_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_hdr_cfg_4;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_4;

typedef struct{
    unsigned  RECON_H_EDGE_TH1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  RECON_H_EDGE_DTH_LOG2 : 4; /* 15:12 */
    unsigned  RECON_MOTION_TH1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 2; /* 27:26 */
    unsigned  RECON_MOTION_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_vfe_hdr_recon_cfg_0;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_0;

typedef struct{
    unsigned  RECON_DARK_TH1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  RECON_DARK_DTH_LOG2 : 3; /* 14:12 */
    unsigned  UNUSED1 : 1; /* 15:15 */
    unsigned  RECON_FLAT_REGION_TH : 10; /* 25:16 */
    unsigned  UNUSED2 : 2; /* 27:26 */
    unsigned  RECON_EDGE_LPF_TAP0 : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_vfe_hdr_recon_cfg_1;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_1;

typedef struct{
    unsigned  R_RECON_H_EDGE_TH1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  R_RECON_H_EDGE_DTH_LOG2 : 4; /* 15:12 */
    unsigned  R_RECON_MOTION_TH1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 2; /* 27:26 */
    unsigned  R_RECON_MOTION_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_vfe_hdr_recon_cfg_2;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_2;

typedef struct{
    unsigned  R_RECON_DARK_TH1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  R_RECON_DARK_DTH_LOG2 : 3; /* 14:12 */
    unsigned  UNUSED1 : 1; /* 15:15 */
    unsigned  RECON_MIN_FACTOR : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  R_RECON_MIN_FACTOR : 5; /* 28:24 */
    unsigned  UNUSED3 : 1; /* 29:29 */
    unsigned  RECON_LINEAR_MODE : 1; /* 30:30 */
    unsigned  UNUSED4 : 1; /* 31:31 */
} _ife_ife_0_vfe_hdr_recon_cfg_3;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_3;

typedef struct{
    unsigned  R_RECON_FLAT_REGION_TH : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_vfe_hdr_recon_cfg_4;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_4;

typedef struct{
    unsigned  MAC_MOTION_0_TH1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  R_MAC_MOTION_0_TH1 : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  MAC_MOTION_0_TH2 : 8; /* 31:24 */
} _ife_ife_0_vfe_hdr_mac_cfg_0;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_0;

typedef struct{
    unsigned  R_MAC_MOTION_0_TH2 : 8; /* 7:0 */
    unsigned  MAC_SQRT_ANALOG_GAIN : 7; /* 14:8 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  R_MAC_SQRT_ANALOG_GAIN : 7; /* 22:16 */
    unsigned  UNUSED1 : 1; /* 23:23 */
    unsigned  MAC_DILATION : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_vfe_hdr_mac_cfg_1;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_1;

typedef struct{
    unsigned  MAC_MOTION_0_DT0 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  R_MAC_MOTION_0_DT0 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  MAC_MOTION_STRENGTH : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  R_MAC_MOTION_STRENGTH : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ife_ife_0_vfe_hdr_mac_cfg_2;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_2;

typedef struct{
    unsigned  MAC_LOW_LIGHT_TH1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  R_MAC_LOW_LIGHT_TH1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_hdr_mac_cfg_3;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_3;

typedef struct{
    unsigned  MAC_LOW_LIGHT_DTH_LOG2 : 4; /* 3:0 */
    unsigned  R_MAC_LOW_LIGHT_DTH_LOG2 : 4; /* 7:4 */
    unsigned  MAC_LOW_LIGHT_STRENGTH : 5; /* 12:8 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  R_MAC_LOW_LIGHT_STRENGTH : 5; /* 20:16 */
    unsigned  UNUSED1 : 3; /* 23:21 */
    unsigned  MAC_HIGH_LIGHT_DTH_LOG2 : 4; /* 27:24 */
    unsigned  R_MAC_HIGH_LIGHT_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_vfe_hdr_mac_cfg_4;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_4;

typedef struct{
    unsigned  MAC_HIGH_LIGHT_TH1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  R_MAC_HIGH_LIGHT_TH1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_hdr_mac_cfg_5;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_5;

typedef struct{
    unsigned  MAC_SMOOTH_TH1 : 9; /* 8:0 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  R_MAC_SMOOTH_TH1 : 9; /* 20:12 */
    unsigned  UNUSED1 : 1; /* 21:21 */
    unsigned  MAC_SMOOTH_ENABLE : 1; /* 22:22 */
    unsigned  UNUSED2 : 1; /* 23:23 */
    unsigned  MAC_SMOOTH_DTH_LOG2 : 4; /* 27:24 */
    unsigned  R_MAC_SMOOTH_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_vfe_hdr_mac_cfg_6;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_6;

typedef struct{
    unsigned  MAC_SMOOTH_TAP0 : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  R_MAC_SMOOTH_TAP0 : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  EXP_RATIO_RECIP : 9; /* 16:8 */
    unsigned  MSB_ALIGNED : 1; /* 17:17 */
    unsigned  MAC_LINEAR_MODE : 1; /* 18:18 */
    unsigned  UNUSED2 : 13; /* 31:19 */
} _ife_ife_0_vfe_hdr_mac_cfg_7;

typedef union{
    _ife_ife_0_vfe_hdr_mac_cfg_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_MAC_CFG_7;

typedef struct{
    unsigned  HOT_PIXEL_CORR_DISABLE : 1; /* 0:0 */
    unsigned  COLD_PIXEL_CORR_DISABLE : 1; /* 1:1 */
    unsigned  SAME_CH_RECOVER : 1; /* 2:2 */
    unsigned  BLACK_LEVEL : 12; /* 14:3 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_vfe_bpc_cfg_0;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_0;

typedef struct{
    unsigned  RG_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_bpc_cfg_1;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_1;

typedef struct{
    unsigned  BG_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_bpc_cfg_2;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_2;

typedef struct{
    unsigned  GR_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_bpc_cfg_3;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_3;

typedef struct{
    unsigned  GB_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_bpc_cfg_4;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_4;

typedef struct{
    unsigned  BPC_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  BCC_OFFSET : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_bpc_cfg_5;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_5;

typedef struct{
    unsigned  FMAX : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  FMIN : 7; /* 14:8 */
    unsigned  UNUSED1 : 1; /* 15:15 */
    unsigned  CORRECT_THRESHOLD : 13; /* 28:16 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_vfe_bpc_cfg_6;

typedef union{
    _ife_ife_0_vfe_bpc_cfg_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_CFG_6;

typedef struct{
    unsigned  DPC_HOT_CNT : 16; /* 15:0 */
    unsigned  DPC_COLD_CNT : 16; /* 31:16 */
} _ife_ife_0_vfe_bpc_dpc_stats;

typedef union{
    _ife_ife_0_vfe_bpc_dpc_stats bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BPC_DPC_STATS;

typedef struct{
    unsigned  FILTER_EN : 1; /* 0:0 */
    unsigned  LUT_BANK_SEL : 1; /* 1:1 */
    unsigned  CROSS_PLANE_EN : 1; /* 2:2 */
    unsigned  SINGLE_BPC_EN : 1; /* 3:3 */
    unsigned  PIXEL_MATCH_LEVEL_GRGB : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  PIXEL_MATCH_LEVEL_RB : 3; /* 10:8 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  DISTANCE_GRGB_0 : 3; /* 14:12 */
    unsigned  UNUSED2 : 1; /* 15:15 */
    unsigned  DISTANCE_GRGB_1 : 2; /* 17:16 */
    unsigned  DISTANCE_GRGB_2 : 2; /* 19:18 */
    unsigned  DISTANCE_RB_0 : 3; /* 22:20 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  DISTANCE_RB_1 : 2; /* 25:24 */
    unsigned  DISTANCE_RB_2 : 2; /* 27:26 */
    unsigned  UNUSED4 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_cfg;

typedef union{
    _ife_ife_0_vfe_abf_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_CFG;

typedef struct{
    unsigned  CURVE_OFFSET : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_vfe_abf_gr_cfg;

typedef union{
    _ife_ife_0_vfe_abf_gr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_GR_CFG;

typedef struct{
    unsigned  CURVE_OFFSET : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_vfe_abf_gb_cfg;

typedef union{
    _ife_ife_0_vfe_abf_gb_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_GB_CFG;

typedef struct{
    unsigned  CURVE_OFFSET : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_vfe_abf_r_cfg;

typedef union{
    _ife_ife_0_vfe_abf_r_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_R_CFG;

typedef struct{
    unsigned  CURVE_OFFSET : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_vfe_abf_b_cfg;

typedef union{
    _ife_ife_0_vfe_abf_b_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_B_CFG;

typedef struct{
    unsigned  BX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BY : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_abf_rnr_cfg_0;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_0;

typedef struct{
    unsigned  INIT_RSQUARE : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_rnr_cfg_1;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_1;

typedef struct{
    unsigned  ANCHOR_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ANCHOR_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_rnr_cfg_2;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_2;

typedef struct{
    unsigned  ANCHOR_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ANCHOR_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_rnr_cfg_3;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_3;

typedef struct{
    unsigned  COEFF_BASE_0 : 8; /* 7:0 */
    unsigned  COEFF_SLOPE_0 : 8; /* 15:8 */
    unsigned  COEFF_SHIFT_0 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_4;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_4;

typedef struct{
    unsigned  COEFF_BASE_1 : 8; /* 7:0 */
    unsigned  COEFF_SLOPE_1 : 8; /* 15:8 */
    unsigned  COEFF_SHIFT_1 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_5;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_5;

typedef struct{
    unsigned  COEFF_BASE_2 : 8; /* 7:0 */
    unsigned  COEFF_SLOPE_2 : 8; /* 15:8 */
    unsigned  COEFF_SHIFT_2 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_6;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_6;

typedef struct{
    unsigned  COEFF_BASE_3 : 8; /* 7:0 */
    unsigned  COEFF_SLOPE_3 : 8; /* 15:8 */
    unsigned  COEFF_SHIFT_3 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_7;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_7;

typedef struct{
    unsigned  THRESH_BASE_0 : 8; /* 7:0 */
    unsigned  THRESH_SLOPE_0 : 8; /* 15:8 */
    unsigned  THRESH_SHIFT_0 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_8;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_8;

typedef struct{
    unsigned  THRESH_BASE_1 : 8; /* 7:0 */
    unsigned  THRESH_SLOPE_1 : 8; /* 15:8 */
    unsigned  THRESH_SHIFT_1 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_9;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_9;

typedef struct{
    unsigned  THRESH_BASE_2 : 8; /* 7:0 */
    unsigned  THRESH_SLOPE_2 : 8; /* 15:8 */
    unsigned  THRESH_SHIFT_2 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_10;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_10;

typedef struct{
    unsigned  THRESH_BASE_3 : 8; /* 7:0 */
    unsigned  THRESH_SLOPE_3 : 8; /* 15:8 */
    unsigned  THRESH_SHIFT_3 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_rnr_cfg_11;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_11;

typedef struct{
    unsigned  RSQUARE_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_vfe_abf_rnr_cfg_12;

typedef union{
    _ife_ife_0_vfe_abf_rnr_cfg_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_RNR_CFG_12;

typedef struct{
    unsigned  FMAX : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  FMIN : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET : 12; /* 27:16 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_bpc_cfg_0;

typedef union{
    _ife_ife_0_vfe_abf_bpc_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_BPC_CFG_0;

typedef struct{
    unsigned  MIN_SHIFT : 4; /* 3:0 */
    unsigned  MAX_SHIFT : 4; /* 7:4 */
    unsigned  BLS : 12; /* 19:8 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_abf_bpc_cfg_1;

typedef union{
    _ife_ife_0_vfe_abf_bpc_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_BPC_CFG_1;

typedef struct{
    unsigned  ANCHOR_LO : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR_GAP : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_abf_noise_preserve_cfg_0;

typedef union{
    _ife_ife_0_vfe_abf_noise_preserve_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_0;

typedef struct{
    unsigned  LO_GRGB : 9; /* 8:0 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  SLOPE_GRGB : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SHIFT_GRGB : 4; /* 27:24 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_noise_preserve_cfg_1;

typedef union{
    _ife_ife_0_vfe_abf_noise_preserve_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_1;

typedef struct{
    unsigned  LO_RB : 9; /* 8:0 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  SLOPE_RB : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SHIFT_RB : 4; /* 27:24 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ife_ife_0_vfe_abf_noise_preserve_cfg_2;

typedef union{
    _ife_ife_0_vfe_abf_noise_preserve_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ABF_NOISE_PRESERVE_CFG_2;

typedef struct{
    unsigned  OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 1; /* 14:14 */
    unsigned  SCALE : 17; /* 31:15 */
} _ife_ife_0_vfe_black_level_cfg;

typedef union{
    _ife_ife_0_vfe_black_level_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_LEVEL_CFG;

typedef struct{
    unsigned  GR_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_level_threshold_0;

typedef union{
    _ife_ife_0_vfe_black_level_threshold_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_0;

typedef struct{
    unsigned  R_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  B_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_black_level_threshold_1;

typedef union{
    _ife_ife_0_vfe_black_level_threshold_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BLACK_LEVEL_THRESHOLD_1;

typedef struct{
    unsigned  PIXEL_OFFSET : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  PCA_LUT_BANK_SEL : 1; /* 16:16 */
    unsigned  UNUSED1 : 1; /* 17:17 */
    unsigned  NUM_MESHGAIN_H : 6; /* 23:18 */
    unsigned  NUM_MESHGAIN_V : 6; /* 29:24 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_vfe_rolloff_cfg;

typedef union{
    _ife_ife_0_vfe_rolloff_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_CFG;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_rolloff_grid_cfg_0;

typedef union{
    _ife_ife_0_vfe_rolloff_grid_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_0;

typedef struct{
    unsigned  SUB_GRID_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  SUB_GRID_Y_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 1; /* 29:29 */
    unsigned  INTERP_FACTOR : 2; /* 31:30 */
} _ife_ife_0_vfe_rolloff_grid_cfg_1;

typedef union{
    _ife_ife_0_vfe_rolloff_grid_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_1;

typedef struct{
    unsigned  SUB_GRID_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  SUB_GRID_X_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_rolloff_grid_cfg_2;

typedef union{
    _ife_ife_0_vfe_rolloff_grid_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_GRID_CFG_2;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_rolloff_right_grid_cfg_0;

typedef union{
    _ife_ife_0_vfe_rolloff_right_grid_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_0;

typedef struct{
    unsigned  SUB_GRID_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  SUB_GRID_Y_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 1; /* 29:29 */
    unsigned  INTERP_FACTOR : 2; /* 31:30 */
} _ife_ife_0_vfe_rolloff_right_grid_cfg_1;

typedef union{
    _ife_ife_0_vfe_rolloff_right_grid_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_1;

typedef struct{
    unsigned  SUB_GRID_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  SUB_GRID_X_DELTA : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_rolloff_right_grid_cfg_2;

typedef union{
    _ife_ife_0_vfe_rolloff_right_grid_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_RIGHT_GRID_CFG_2;

typedef struct{
    unsigned  BLOCK_X_INDEX : 6; /* 5:0 */
    unsigned  BLOCK_Y_INDEX : 6; /* 11:6 */
    unsigned  Y_DELTA_ACCUM : 20; /* 31:12 */
} _ife_ife_0_vfe_rolloff_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_rolloff_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_0;

typedef struct{
    unsigned  PIXEL_X_INDEX : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  PIXEL_Y_INDEX : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SUB_GRID_X_INDEX : 3; /* 26:24 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  SUB_GRID_Y_INDEX : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_vfe_rolloff_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_rolloff_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_STRIPE_CFG_1;

typedef struct{
    unsigned  BLOCK_X_INDEX : 6; /* 5:0 */
    unsigned  BLOCK_Y_INDEX : 6; /* 11:6 */
    unsigned  Y_DELTA_ACCUM : 20; /* 31:12 */
} _ife_ife_0_vfe_rolloff_right_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_rolloff_right_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_0;

typedef struct{
    unsigned  PIXEL_X_INDEX : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  PIXEL_Y_INDEX : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  SUB_GRID_X_INDEX : 3; /* 26:24 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  SUB_GRID_Y_INDEX : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_vfe_rolloff_right_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_rolloff_right_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ROLLOFF_RIGHT_STRIPE_CFG_1;

typedef struct{
    unsigned  DIR_G_INTERP_DIS : 1; /* 0:0 */
    unsigned  DIR_RB_INTERP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  COSITED_RGB_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  DYN_G_CLAMP_EN : 1; /* 8:8 */
    unsigned  DYN_RB_CLAMP_EN : 1; /* 9:9 */
    unsigned  UNUSED2 : 1; /* 10:10 */
    unsigned  LB_ONLY_EN : 1; /* 11:11 */
    unsigned  UNUSED3 : 20; /* 31:12 */
} _ife_ife_0_vfe_demo_cfg;

typedef union{
    _ife_ife_0_vfe_demo_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_CFG;

typedef struct{
    unsigned  G_GAIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  B_GAIN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_demo_wb_left_cfg_0;

typedef union{
    _ife_ife_0_vfe_demo_wb_left_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_0;

typedef struct{
    unsigned  R_GAIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_vfe_demo_wb_left_cfg_1;

typedef union{
    _ife_ife_0_vfe_demo_wb_left_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_LEFT_CFG_1;

typedef struct{
    unsigned  G_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  B_OFFSET : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demo_wb_left_offset_cfg_0;

typedef union{
    _ife_ife_0_vfe_demo_wb_left_offset_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_0;

typedef struct{
    unsigned  R_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_vfe_demo_wb_left_offset_cfg_1;

typedef union{
    _ife_ife_0_vfe_demo_wb_left_offset_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_LEFT_OFFSET_CFG_1;

typedef struct{
    unsigned  G_GAIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  B_GAIN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_demo_wb_right_cfg_0;

typedef union{
    _ife_ife_0_vfe_demo_wb_right_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_0;

typedef struct{
    unsigned  R_GAIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_vfe_demo_wb_right_cfg_1;

typedef union{
    _ife_ife_0_vfe_demo_wb_right_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_RIGHT_CFG_1;

typedef struct{
    unsigned  G_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  B_OFFSET : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_demo_wb_right_offset_cfg_0;

typedef union{
    _ife_ife_0_vfe_demo_wb_right_offset_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_0;

typedef struct{
    unsigned  R_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_vfe_demo_wb_right_offset_cfg_1;

typedef union{
    _ife_ife_0_vfe_demo_wb_right_offset_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_WB_RIGHT_OFFSET_CFG_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  LAMDA_G : 8; /* 15:8 */
    unsigned  UNUSED1 : 8; /* 23:16 */
    unsigned  LAMDA_RB : 8; /* 31:24 */
} _ife_ife_0_vfe_demo_interp_coeff_cfg;

typedef union{
    _ife_ife_0_vfe_demo_interp_coeff_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_INTERP_COEFF_CFG;

typedef struct{
    unsigned  W_N : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  A_N : 12; /* 31:20 */
} _ife_ife_0_vfe_demo_interp_classifier_0;

typedef union{
    _ife_ife_0_vfe_demo_interp_classifier_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DEMO_INTERP_CLASSIFIER_0;

typedef struct{
    unsigned  COSITED : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_chroma_upsample_cfg;

typedef union{
    _ife_ife_0_vfe_chroma_upsample_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_0;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_0;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_1;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_1;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_2;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_2;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_3;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_3;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_4;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_4;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_5;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_5;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_6;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_6;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_7;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_7;

typedef struct{
    unsigned  CN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RIGHT_CN : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_color_correct_coeff_8;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_8;

typedef struct{
    unsigned  KN : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  RIGHT_KN : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_correct_offset_0;

typedef union{
    _ife_ife_0_vfe_color_correct_offset_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_0;

typedef struct{
    unsigned  KN : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  RIGHT_KN : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_correct_offset_1;

typedef union{
    _ife_ife_0_vfe_color_correct_offset_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_1;

typedef struct{
    unsigned  KN : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  RIGHT_KN : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_correct_offset_2;

typedef union{
    _ife_ife_0_vfe_color_correct_offset_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_OFFSET_2;

typedef struct{
    unsigned  QFACTOR : 2; /* 1:0 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  RIGHT_QFACTOR : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_vfe_color_correct_coeff_q;

typedef union{
    _ife_ife_0_vfe_color_correct_coeff_q bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_CORRECT_COEFF_Q;

typedef struct{
    unsigned  LUT_BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_gtm_cfg;

typedef union{
    _ife_ife_0_vfe_gtm_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_GTM_CFG;

typedef struct{
    unsigned  CH0_BANK_SEL : 1; /* 0:0 */
    unsigned  CH1_BANK_SEL : 1; /* 1:1 */
    unsigned  CH2_BANK_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_vfe_rgb_lut_cfg;

typedef union{
    _ife_ife_0_vfe_rgb_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_RGB_LUT_CFG;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_fd_y_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_CFG;

typedef struct{
    unsigned  H_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  H_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_y_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_y_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_fd_y_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_fd_y_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_fd_y_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  V_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_y_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_y_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_fd_y_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_fd_y_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_fd_y_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_y_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_Y_V_PAD_CFG;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_fd_cbcr_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_CFG;

typedef struct{
    unsigned  H_IN : 16; /* 15:0 */
    unsigned  H_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_fd_cbcr_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_cbcr_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_fd_cbcr_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_fd_cbcr_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_fd_cbcr_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 16; /* 15:0 */
    unsigned  V_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_fd_cbcr_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_fd_cbcr_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_fd_cbcr_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_fd_cbcr_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_fd_cbcr_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_fd_cbcr_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_FD_CBCR_V_PAD_CFG;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_vid_y_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_CFG;

typedef struct{
    unsigned  H_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  H_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_y_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_y_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_vid_y_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_vid_y_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_vid_y_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  V_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_y_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_y_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_vid_y_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_vid_y_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_vid_y_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_y_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_Y_V_PAD_CFG;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_vid_cbcr_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_CFG;

typedef struct{
    unsigned  H_IN : 16; /* 15:0 */
    unsigned  H_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_vid_cbcr_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_cbcr_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_vid_cbcr_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_vid_cbcr_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_vid_cbcr_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 16; /* 15:0 */
    unsigned  V_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_vid_cbcr_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_vid_cbcr_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_vid_cbcr_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_vid_cbcr_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_vid_cbcr_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_vid_cbcr_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_VID_CBCR_V_PAD_CFG;

typedef struct{
    unsigned  HDR_BE_FIELD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  HDR_STATS_SITE_SEL : 1; /* 3:3 */
    unsigned  BHIST_BIN_UNIFORMITY : 1; /* 4:4 */
    unsigned  UNUSED1 : 1; /* 5:5 */
    unsigned  AWB_BG_QUAD_SYNC_EN : 1; /* 6:6 */
    unsigned  UNUSED2 : 1; /* 7:7 */
    unsigned  COLOR_CONV_EN : 1; /* 8:8 */
    unsigned  RS_SHIFT_BITS : 4; /* 12:9 */
    unsigned  UNUSED3 : 1; /* 13:13 */
    unsigned  CS_SHIFT_BITS : 4; /* 17:14 */
    unsigned  HDR_BHIST_FIELD_SEL : 2; /* 19:18 */
    unsigned  HDR_BHIST_CHAN_SEL : 1; /* 20:20 */
    unsigned  BHIST_CHAN_SEL : 3; /* 23:21 */
    unsigned  IHIST_CHAN_SEL : 2; /* 25:24 */
    unsigned  IHIST_SITE_SEL : 2; /* 27:26 */
    unsigned  IHIST_SHIFT_BITS : 4; /* 31:28 */
} _ife_ife_0_vfe_stats_cfg;

typedef union{
    _ife_ife_0_vfe_stats_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_CFG;

typedef struct{
    unsigned  OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 1; /* 14:14 */
    unsigned  SCALE : 17; /* 31:15 */
} _ife_ife_0_vfe_stats_black_level_cfg;

typedef union{
    _ife_ife_0_vfe_stats_black_level_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BLACK_LEVEL_CFG;

typedef struct{
    unsigned  GR_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_black_level_threshold_0;

typedef union{
    _ife_ife_0_vfe_stats_black_level_threshold_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_0;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_vfe_stats_hdr_be_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  RGN_HEIGHT : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_stats_hdr_be_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_RGN_SIZE_CFG;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_bhist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_bhist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_hdr_bhist_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_bhist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  R_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  B_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_black_level_threshold_1;

typedef union{
    _ife_ife_0_vfe_stats_black_level_threshold_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BLACK_LEVEL_THRESHOLD_1;

typedef struct{
    unsigned  WR_XACT_CNT_VEC : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_bus_wr_xact_cnt_cfg;

typedef union{
    _ife_ife_0_vfe_stats_bus_wr_xact_cnt_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BUS_WR_XACT_CNT_CFG;

typedef struct{
    unsigned  G_SEL : 1; /* 0:0 */
    unsigned  GAMMA_LUT_EN : 1; /* 1:1 */
    unsigned  GAMMA_LUT_BANK_SEL : 1; /* 2:2 */
    unsigned  CH_SEL : 1; /* 3:3 */
    unsigned  SCALE_EN : 1; /* 4:4 */
    unsigned  H_SCALE_EN : 1; /* 5:5 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  H_1_FIR_EN : 1; /* 8:8 */
    unsigned  H_1_IIR_EN : 1; /* 9:9 */
    unsigned  UNUSED1 : 3; /* 12:10 */
    unsigned  V_IIR_EN : 1; /* 13:13 */
    unsigned  UNUSED2 : 2; /* 15:14 */
    unsigned  ROI_IND_LUT_BANK_SEL : 1; /* 16:16 */
    unsigned  UNUSED3 : 15; /* 31:17 */
} _ife_ife_0_vfe_stats_baf_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_CFG;

typedef struct{
    unsigned  A0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  A1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_stats_baf_y_conv_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_y_conv_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_0;

typedef struct{
    unsigned  A2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_vfe_stats_baf_y_conv_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_y_conv_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_Y_CONV_CFG_1;

typedef struct{
    unsigned  A0 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A1 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A2 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A3 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_0;

typedef struct{
    unsigned  A4 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A5 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A6 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A7 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_1;

typedef struct{
    unsigned  A8 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A9 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A10 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A11 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_2;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_2;

typedef struct{
    unsigned  A12 : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_3;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_fir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_FIR_CFG_3;

typedef struct{
    unsigned  B10 : 16; /* 15:0 */
    unsigned  B11 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_0;

typedef struct{
    unsigned  B12 : 16; /* 15:0 */
    unsigned  B22 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_1;

typedef struct{
    unsigned  A11 : 16; /* 15:0 */
    unsigned  A12 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_2;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_2;

typedef struct{
    unsigned  B20 : 16; /* 15:0 */
    unsigned  B21 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_3;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_3;

typedef struct{
    unsigned  A21 : 16; /* 15:0 */
    unsigned  A22 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_4;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_iir_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_IIR_CFG_4;

typedef struct{
    unsigned  B10 : 16; /* 15:0 */
    unsigned  B11 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_v_iir_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_0;

typedef struct{
    unsigned  B12 : 16; /* 15:0 */
    unsigned  B22 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_v_iir_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_1;

typedef struct{
    unsigned  A11 : 16; /* 15:0 */
    unsigned  A12 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_v_iir_cfg_2;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_2;

typedef struct{
    unsigned  H_1 : 4; /* 3:0 */
    unsigned  H_1_PIX_SUM : 3; /* 6:4 */
    unsigned  UNUSED0 : 9; /* 15:7 */
    unsigned  V : 4; /* 19:16 */
    unsigned  V_PIX_SUM : 3; /* 22:20 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_vfe_stats_baf_shift_bits_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_shift_bits_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SHIFT_BITS_CFG;

typedef struct{
    unsigned  THRESHOLD : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_stats_baf_h_1_th_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_th_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_TH_CFG;

typedef struct{
    unsigned  IND_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_1 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_2 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_3 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_4 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_0;

typedef struct{
    unsigned  IND_5 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_6 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_7 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_8 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_9 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_1;

typedef struct{
    unsigned  IND_10 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_11 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_12 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_13 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_14 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_2;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_2;

typedef struct{
    unsigned  IND_15 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_16 : 5; /* 10:6 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_3;

typedef union{
    _ife_ife_0_vfe_stats_baf_h_1_coring_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_H_1_CORING_CFG_3;

typedef struct{
    unsigned  THRESHOLD : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_stats_baf_v_th_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_th_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_TH_CFG;

typedef struct{
    unsigned  IND_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_1 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_2 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_3 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_4 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_v_coring_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_coring_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_0;

typedef struct{
    unsigned  IND_5 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_6 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_7 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_8 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_9 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_v_coring_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_coring_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_1;

typedef struct{
    unsigned  IND_10 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_11 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_12 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_13 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_14 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_v_coring_cfg_2;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_coring_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_2;

typedef struct{
    unsigned  IND_15 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_16 : 5; /* 10:6 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_vfe_stats_baf_v_coring_cfg_3;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_coring_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_CORING_CFG_3;

typedef struct{
    unsigned  H_1_GAIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_vfe_stats_baf_coring_gain_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_coring_gain_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_0;

typedef struct{
    unsigned  V_GAIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_vfe_stats_baf_coring_gain_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_coring_gain_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_CORING_GAIN_CFG_1;

typedef struct{
    unsigned  H_IN : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  H_OUT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_scale_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_scale_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_scale_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_scale_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_vfe_stats_baf_scale_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_scale_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_stats_baf_scale_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_scale_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SCALE_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_WIDTH : 13; /* 12:0 */
    unsigned  UNUSED0 : 1; /* 13:13 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_baf_scale_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_stats_baf_scale_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_SCALE_H_PAD_CFG;

typedef struct {
	unsigned  TRANS_CNT : 16; /* 15:0 */
	unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_early_intr_cfg;

typedef union {
    _ife_ife_0_vfe_stats_baf_early_intr_cfg bitfields, bits;
	unsigned int u32All;
} IFE_IFE_0_VFE_STATS_BAF_EARLY_INTR_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_vfe_stats_aec_bg_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  RGN_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_stats_aec_bg_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_RGN_SIZE_CFG;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_vfe_stats_awb_bg_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  RGN_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_stats_awb_bg_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_RGN_SIZE_CFG;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_bhist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_bhist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_bhist_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_bhist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_rs_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_rs_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_RS_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RGN_V_NUM : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_stats_rs_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_rs_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_RS_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_HEIGHT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_vfe_stats_rs_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_rs_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_RS_RGN_SIZE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_cs_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_cs_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_CS_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  RGN_V_NUM : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_vfe_stats_cs_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_cs_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_CS_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  RGN_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_cs_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_stats_cs_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_CS_RGN_SIZE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_ihist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_stats_ihist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_IHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_stats_ihist_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_stats_ihist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_IHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_hdr_be_ch_y_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_CH_Y_CFG;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_aec_bg_ch_y_cfg;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_CH_Y_CFG;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_awb_bg_ch_y_cfg;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_CH_Y_CFG;

typedef struct{
    unsigned  DMI_RAM_SEL : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  AUTO_INC_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 3; /* 11:9 */
    unsigned  AUTO_LOAD_EN : 1; /* 12:12 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ife_ife_0_vfe_dmi_cfg;

typedef union{
    _ife_ife_0_vfe_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_CFG;

typedef struct{
    unsigned  DMI_ADDR : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_vfe_dmi_addr;

typedef union{
    _ife_ife_0_vfe_dmi_addr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_ADDR;

typedef struct{
    unsigned  DMI_DATA_HI : 32; /* 31:0 */
} _ife_ife_0_vfe_dmi_data_hi;

typedef union{
    _ife_ife_0_vfe_dmi_data_hi bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_DATA_HI;

typedef struct{
    unsigned  DMI_DATA_LO : 32; /* 31:0 */
} _ife_ife_0_vfe_dmi_data_lo;

typedef union{
    _ife_ife_0_vfe_dmi_data_lo bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_DATA_LO;

typedef struct{
    unsigned  START_RAM_LOAD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_dmi_ram_auto_load_cmd;

typedef union{
    _ife_ife_0_vfe_dmi_ram_auto_load_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CMD;

typedef struct{
    unsigned  RAM_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_dmi_ram_auto_load_status;

typedef union{
    _ife_ife_0_vfe_dmi_ram_auto_load_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_STATUS;

typedef struct{
    unsigned  RAM_END_ADDR : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LOAD_PATTERN : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_vfe_dmi_ram_auto_load_cfg;

typedef union{
    _ife_ife_0_vfe_dmi_ram_auto_load_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_CFG;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_ife_0_vfe_dmi_ram_auto_load_seed;

typedef union{
    _ife_ife_0_vfe_dmi_ram_auto_load_seed bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DMI_RAM_AUTO_LOAD_SEED;

typedef struct{
    unsigned  AFIFO_RX_OVERFLOW : 1; /* 0:0 */
    unsigned  AFIFO_TX_OVERFLOW : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  AFIFO_HBI : 14; /* 21:8 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  VIOLATION_IRQ : 1; /* 24:24 */
    unsigned  UNUSED2 : 7; /* 31:25 */
} _ife_ife_0_vfe_dsp_status;

typedef union{
    _ife_ife_0_vfe_dsp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DSP_STATUS;

typedef struct{
    unsigned  DIAG_EN : 1; /* 0:0 */
    unsigned  SENSOR_SEL : 3; /* 3:1 */
    unsigned  CAMIF_FRM_CNT_EN : 1; /* 4:4 */
    unsigned  RDI0_FRM_CNT_EN : 1; /* 5:5 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 6:6 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 7:7 */
    unsigned  CAMIF_LITE_FRM_CNT_EN : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_vfe_diag_cfg;

typedef union{
    _ife_ife_0_vfe_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_diag_sensor_status;

typedef union{
    _ife_ife_0_vfe_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  OUTPUT_SEL : 1; /* 0:0 */
    unsigned  EVENT_SITE_SEL : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_stm_cfg;

typedef union{
    _ife_ife_0_vfe_stm_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STM_CFG;

typedef struct{
    unsigned  GO_CMD : 1; /* 0:0 */
    unsigned  STOP_CMD : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_hw_testgen_cmd;

typedef union{
    _ife_ife_0_vfe_hw_testgen_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_CMD;

typedef struct{
    unsigned  NUM_FRAME : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  PIXEL_DATA_SEL : 1; /* 12:12 */
    unsigned  SYSTEMATIC_DATA_SEL : 1; /* 13:13 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  PIXEL_DATA_SIZE : 2; /* 17:16 */
    unsigned  HSYNC_SYNC_EDGE : 1; /* 18:18 */
    unsigned  VSYNC_SYNC_EDGE : 1; /* 19:19 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_vfe_hw_testgen_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_CFG;

typedef struct{
    unsigned  IMAGE_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  IMAGE_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_hw_testgen_image_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_image_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_IMAGE_CFG;

typedef struct{
    unsigned  SOF_OFFSET : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_vfe_hw_testgen_sof_offset_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_sof_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_SOF_OFFSET_CFG;

typedef struct{
    unsigned  EOF_NOFFSET : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_vfe_hw_testgen_eof_noffset_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_eof_noffset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_EOF_NOFFSET_CFG;

typedef struct{
    unsigned  SOL_OFFSET : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  EOL_NOFFSET : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_hw_testgen_line_offset_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_line_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_LINE_OFFSET_CFG;

typedef struct{
    unsigned  VBL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  VBL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_vfe_hw_testgen_vbl_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_vbl_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_VBL_CFG;

typedef struct{
    unsigned  SOF_DUMMY : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  EOF_DUMMY : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_vfe_hw_testgen_frame_dummy_line_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_frame_dummy_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_FRAME_DUMMY_LINE_CFG;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  PIXEL_PATTERN : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED1 : 18; /* 31:14 */
} _ife_ife_0_vfe_hw_testgen_color_bars_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_COLOR_BARS_CFG;

typedef struct{
    unsigned  RAND_SEED : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_hw_testgen_random_cfg;

typedef union{
    _ife_ife_0_vfe_hw_testgen_random_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HW_TESTGEN_RANDOM_CFG;

typedef struct{
    unsigned  BUS_SEL : 4; /* 3:0 */
    unsigned  DOMAIN_SEL : 3; /* 6:4 */
    unsigned  TESTBUS_EN : 1; /* 7:7 */
    unsigned  MODULE_TESTBUS_SEL : 4; /* 11:8 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_vfe_testbus_sel;

typedef union{
    _ife_ife_0_vfe_testbus_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_TESTBUS_SEL;

typedef struct{
    unsigned  BLK_IN : 8; /* 7:0 */
    unsigned  BLK_OUT : 12; /* 19:8 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_vfe_hdr_cfg_5;

typedef union{
    _ife_ife_0_vfe_hdr_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_CFG_5;

typedef struct{
    unsigned  ZREC_ENABLE : 1; /* 0:0 */
    unsigned  ZREC_FIRST_RB_EXP : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  ZREC_PATTERN : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ZREC_PREFILT_TAP0 : 7; /* 14:8 */
    unsigned  UNUSED2 : 17; /* 31:15 */
} _ife_ife_0_vfe_hdr_recon_cfg_5;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_5;

typedef struct{
    unsigned  ZREC_G_GRAD_TH1 : 12; /* 11:0 */
    unsigned  ZREC_G_DTH_LOG2 : 4; /* 15:12 */
    unsigned  ZREC_RB_GRAD_TH1 : 12; /* 27:16 */
    unsigned  ZREC_RB_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_vfe_hdr_recon_cfg_6;

typedef union{
    _ife_ife_0_vfe_hdr_recon_cfg_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_HDR_RECON_CFG_6;

typedef struct{
    unsigned  SAT_STATS_EN : 1; /* 0:0 */
    unsigned  SHIFT_BITS : 3; /* 3:1 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 23:8 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_vfe_stats_hdr_be_cfg;

typedef union{
    _ife_ife_0_vfe_stats_hdr_be_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_HDR_BE_CFG;

typedef struct{
    unsigned  B20 : 16; /* 15:0 */
    unsigned  B21 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_v_iir_cfg_3;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_3;

typedef struct{
    unsigned  A21 : 16; /* 15:0 */
    unsigned  A22 : 16; /* 31:16 */
} _ife_ife_0_vfe_stats_baf_v_iir_cfg_4;

typedef union{
    _ife_ife_0_vfe_stats_baf_v_iir_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_V_IIR_CFG_4;

typedef struct{
    unsigned  X_MIN : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  Y_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_active_window_cfg_0;

typedef union{
    _ife_ife_0_vfe_stats_baf_active_window_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_0;

typedef struct{
    unsigned  X_MAX : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  Y_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_stats_baf_active_window_cfg_1;

typedef union{
    _ife_ife_0_vfe_stats_baf_active_window_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_BAF_ACTIVE_WINDOW_CFG_1;

typedef struct{
    unsigned  SAT_STATS_EN : 1; /* 0:0 */
    unsigned  SHIFT_BITS : 3; /* 3:1 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 23:8 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_vfe_stats_aec_bg_cfg;

typedef union{
    _ife_ife_0_vfe_stats_aec_bg_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AEC_BG_CFG;

typedef struct{
    unsigned  SAT_STATS_EN : 1; /* 0:0 */
    unsigned  SHIFT_BITS : 3; /* 3:1 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 23:8 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_vfe_stats_awb_bg_cfg;

typedef union{
    _ife_ife_0_vfe_stats_awb_bg_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_STATS_AWB_BG_CFG;

typedef struct{
    unsigned  PDAF_PDPC_EN : 1; /* 0:0 */
    unsigned  PDAF_DSBPC_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  BLACK_LEVEL : 12; /* 19:8 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_vfe_pdaf_cfg;

typedef union{
    _ife_ife_0_vfe_pdaf_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_CFG;

typedef struct{
    unsigned  EXP_RATIO_RECIP : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  EXP_RATIO : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_pdaf_hdr_exp_ratio;

typedef union{
    _ife_ife_0_vfe_pdaf_hdr_exp_ratio bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_HDR_EXP_RATIO;

typedef struct{
    unsigned  T2_OFFSET_RB_PIXEL : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  T2_OFFSET_G_PIXEL : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_pdaf_t2_bp_offset;

typedef union{
    _ife_ife_0_vfe_pdaf_t2_bp_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_T2_BP_OFFSET;

typedef struct{
    unsigned  FMAX : 8; /* 7:0 */
    unsigned  FMIN : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_pdaf_bp_th;

typedef union{
    _ife_ife_0_vfe_pdaf_bp_th bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_BP_TH;

typedef struct{
    unsigned  OFFSET_RB_PIXEL : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  OFFSET_G_PIXEL : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_vfe_pdaf_bp_offset;

typedef union{
    _ife_ife_0_vfe_pdaf_bp_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_BP_OFFSET;

typedef struct{
    unsigned  RG_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_pdaf_rg_wb_gain;

typedef union{
    _ife_ife_0_vfe_pdaf_rg_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_RG_WB_GAIN;

typedef struct{
    unsigned  BG_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_pdaf_bg_wb_gain;

typedef union{
    _ife_ife_0_vfe_pdaf_bg_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_BG_WB_GAIN;

typedef struct{
    unsigned  GR_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_pdaf_gr_wb_gain;

typedef union{
    _ife_ife_0_vfe_pdaf_gr_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_GR_WB_GAIN;

typedef struct{
    unsigned  GB_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_vfe_pdaf_gb_wb_gain;

typedef union{
    _ife_ife_0_vfe_pdaf_gb_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_GB_WB_GAIN;

typedef struct{
    unsigned  X_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  Y_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_pdaf_loc_offset_cfg;

typedef union{
    _ife_ife_0_vfe_pdaf_loc_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_LOC_OFFSET_CFG;

typedef struct{
    unsigned  X_END : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  Y_END : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_pdaf_loc_end_cfg;

typedef union{
    _ife_ife_0_vfe_pdaf_loc_end_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_LOC_END_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_camif_raw_crop_width_cfg;

typedef union{
    _ife_ife_0_vfe_camif_raw_crop_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_RAW_CROP_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_camif_raw_crop_height_cfg;

typedef union{
    _ife_ife_0_vfe_camif_raw_crop_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_RAW_CROP_HEIGHT_CFG;

typedef struct{
    unsigned  CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI0_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI1_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI2_FRM_CNT : 8; /* 31:24 */
} _ife_ife_0_vfe_diag_sensor_frm_cnt_status;

typedef union{
    _ife_ife_0_vfe_diag_sensor_frm_cnt_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_ds_4to1_y_1st_cfg;

typedef union{
    _ife_ife_0_vfe_ds_4to1_y_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_Y_1ST_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds_4to1_y_1st_coeff;

typedef union{
    _ife_ife_0_vfe_ds_4to1_y_1st_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_Y_1ST_COEFF;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_ds_4to1_c_1st_cfg;

typedef union{
    _ife_ife_0_vfe_ds_4to1_c_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_C_1ST_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  PACK_MODE : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_vfe_r2pd_1st_cfg;

typedef union{
    _ife_ife_0_vfe_r2pd_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_R2PD_1ST_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_ds_4to1_y_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_ds_4to1_y_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_Y_2ND_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds_4to1_y_2nd_coeff;

typedef union{
    _ife_ife_0_vfe_ds_4to1_y_2nd_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_Y_2ND_COEFF;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_ds_4to1_c_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_ds_4to1_c_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS_4TO1_C_2ND_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  PACK_MODE : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_vfe_r2pd_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_r2pd_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_R2PD_2ND_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_y_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds4_y_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_ds4_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds4_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_ds4_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_c_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds4_c_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_ds4_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds4_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds4_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_ds4_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_ds4_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS4_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_y_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds16_y_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_ds16_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds16_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_ds16_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_c_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds16_c_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_ds16_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_ds16_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_pixel_raw_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_pixel_raw_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PIXEL_RAW_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_pixel_raw_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_pixel_raw_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PIXEL_RAW_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_ds16_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_ds16_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_ds16_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DS16_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_full_out_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_full_out_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_full_out_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_full_out_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_full_out_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_full_out_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_full_out_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_full_out_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_full_out_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_full_out_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_full_out_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FULL_OUT_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_fd_out_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_fd_out_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_fd_out_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_fd_out_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_fd_out_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_fd_out_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_fd_out_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_fd_out_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_fd_out_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_fd_out_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_fd_out_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_FD_OUT_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  DSP_TO_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_dsp_to_sel;

typedef union{
    _ife_ife_0_vfe_dsp_to_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DSP_TO_SEL;

typedef struct{
    unsigned  PIXEL_RAW_DUMP_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_pixel_raw_dump_cfg;

typedef union{
    _ife_ife_0_vfe_pixel_raw_dump_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PIXEL_RAW_DUMP_CFG;

typedef struct{
    unsigned  A_PIXEL : 16; /* 15:0 */
    unsigned  WORD_0_SEL : 2; /* 17:16 */
    unsigned  WORD_1_SEL : 2; /* 19:18 */
    unsigned  WORD_2_SEL : 2; /* 21:20 */
    unsigned  WORD_3_SEL : 2; /* 23:22 */
    unsigned  LSB_ALIGNED_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ife_ife_0_vfe_bus_argb_cfg;

typedef union{
    _ife_ife_0_vfe_bus_argb_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BUS_ARGB_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_crop_pixel_raw_dump_width_cfg;

typedef union{
    _ife_ife_0_vfe_crop_pixel_raw_dump_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_crop_pixel_raw_dump_height_cfg;

typedef union{
    _ife_ife_0_vfe_crop_pixel_raw_dump_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CROP_PIXEL_RAW_DUMP_HEIGHT_CFG;

typedef struct{
    unsigned  CROP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_crop_pre_lsc_en;

typedef union{
    _ife_ife_0_vfe_crop_pre_lsc_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CROP_PRE_LSC_EN;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_crop_pre_lsc_width_cfg;

typedef union{
    _ife_ife_0_vfe_crop_pre_lsc_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CROP_PRE_LSC_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_crop_pre_lsc_height_cfg;

typedef union{
    _ife_ife_0_vfe_crop_pre_lsc_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CROP_PRE_LSC_HEIGHT_CFG;

typedef struct{
    unsigned  MATRIX_M00 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M01 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_color_xform_ch0_coeff_cfg_0;

typedef union{
    _ife_ife_0_vfe_color_xform_ch0_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M02 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_vfe_color_xform_ch0_coeff_cfg_1;

typedef union{
    _ife_ife_0_vfe_color_xform_ch0_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH0_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O0 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_xform_ch0_offset_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch0_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH0_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_color_xform_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH0_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M10 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M11 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_color_xform_ch1_coeff_cfg_0;

typedef union{
    _ife_ife_0_vfe_color_xform_ch1_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M12 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_vfe_color_xform_ch1_coeff_cfg_1;

typedef union{
    _ife_ife_0_vfe_color_xform_ch1_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH1_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S1 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_xform_ch1_offset_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch1_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH1_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_color_xform_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH1_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M20 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M21 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_color_xform_ch2_coeff_cfg_0;

typedef union{
    _ife_ife_0_vfe_color_xform_ch2_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M22 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_vfe_color_xform_ch2_coeff_cfg_1;

typedef union{
    _ife_ife_0_vfe_color_xform_ch2_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH2_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O2 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_vfe_color_xform_ch2_offset_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch2_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH2_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_vfe_color_xform_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_color_xform_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_COLOR_XFORM_CH2_CLAMP_CFG;

typedef struct{
    unsigned  FLUSH_HALT_GEN_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 15; /* 15:1 */
    unsigned  FLUSH_HALT_PATTERN : 16; /* 31:16 */
} _ife_ife_0_vfe_isp_module_flush_halt_cfg;

typedef union{
    _ife_ife_0_vfe_isp_module_flush_halt_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_ISP_MODULE_FLUSH_HALT_CFG;

typedef struct{
    unsigned  SPARE : 32; /* 31:0 */
} _ife_ife_0_vfe_vfe_spare;

typedef union{
    _ife_ife_0_vfe_vfe_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_VFE_SPARE;

typedef struct{
    unsigned  UNUSED0 : 7; /* 6:0 */
    unsigned  SCALE_VID_RESET : 1; /* 7:7 */
    unsigned  CROP_VID_RESET : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_RESET : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_RESET : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_RESET : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_RESET : 1; /* 13:13 */
    unsigned  R2PD_1ST_RESET : 1; /* 14:14 */
    unsigned  R2PD_2ND_RESET : 1; /* 15:15 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_vfe_module_disp_reset;

typedef union{
    _ife_ife_0_vfe_module_disp_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DISP_RESET;

typedef struct{
    unsigned  DUAL_PD_RESET : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_module_dual_pd_reset;

typedef union{
    _ife_ife_0_vfe_module_dual_pd_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DUAL_PD_RESET;

typedef struct{
    unsigned  UNUSED0 : 7; /* 6:0 */
    unsigned  SCALE_VID_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  CROP_VID_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_CGC_OVERRIDE : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_CGC_OVERRIDE : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_CGC_OVERRIDE : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_CGC_OVERRIDE : 1; /* 13:13 */
    unsigned  R2PD_1ST_CGC_OVERRIDE : 1; /* 14:14 */
    unsigned  R2PD_2ND_CGC_OVERRIDE : 1; /* 15:15 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_vfe_module_disp_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_disp_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DISP_CGC_OVERRIDE;

typedef struct{
    unsigned  DUAL_PD_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_module_dual_pd_cgc_override;

typedef union{
    _ife_ife_0_vfe_module_dual_pd_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DUAL_PD_CGC_OVERRIDE;

typedef struct{
    unsigned  UNUSED0 : 3; /* 2:0 */
    unsigned  SCALE_VID_EN : 1; /* 3:3 */
    unsigned  CROP_VID_EN : 1; /* 4:4 */
    unsigned  DS_4TO1_2ND_POST_CROP_EN : 1; /* 5:5 */
    unsigned  DS_4TO1_2ND_PRE_CROP_EN : 1; /* 6:6 */
    unsigned  DS_4TO1_1ST_POST_CROP_EN : 1; /* 7:7 */
    unsigned  DS_4TO1_1ST_PRE_CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  DS_4TO1_Y_1ST_EN : 1; /* 10:10 */
    unsigned  DS_4TO1_Y_2ND_EN : 1; /* 11:11 */
    unsigned  DS_4TO1_C_1ST_EN : 1; /* 12:12 */
    unsigned  DS_4TO1_C_2ND_EN : 1; /* 13:13 */
    unsigned  R2PD_1ST_EN : 1; /* 14:14 */
    unsigned  R2PD_2ND_EN : 1; /* 15:15 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_vfe_module_disp_en;

typedef union{
    _ife_ife_0_vfe_module_disp_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DISP_EN;

typedef struct{
    unsigned  DUAL_PD_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_vfe_module_dual_pd_en;

typedef union{
    _ife_ife_0_vfe_module_dual_pd_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_MODULE_DUAL_PD_EN;

typedef struct{
    unsigned  UNUSED0 : 2; /* 1:0 */
    unsigned  CLEAR_CAMIF_STATUS : 1; /* 2:2 */
    unsigned  UNUSED1 : 29; /* 31:3 */
} _ife_ife_0_vfe_camif_lite_cmd;

typedef union{
    _ife_ife_0_vfe_camif_lite_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LITE_CMD;

typedef struct{
    unsigned  VSYNC_SYNC_EDGE : 1; /* 0:0 */
    unsigned  HSYNC_SYNC_EDGE : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  PD_OUTPUT_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_vfe_camif_lite_cfg;

typedef union{
    _ife_ife_0_vfe_camif_lite_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LITE_CFG;

typedef struct{
    unsigned  UNUSED0 : 16; /* 15:0 */
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 20:16 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _ife_ife_0_vfe_camif_lite_skip_period;

typedef union{
    _ife_ife_0_vfe_camif_lite_skip_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LITE_SKIP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_vfe_camif_lite_irq_subsample_pattern;

typedef union{
    _ife_ife_0_vfe_camif_lite_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LITE_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  EPOCH1_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH0_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_camif_lite_epoch_irq;

typedef union{
    _ife_ife_0_vfe_camif_lite_epoch_irq bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_CAMIF_LITE_EPOCH_IRQ;

typedef struct{
    unsigned  CROP_EN : 1; /* 0:0 */
    unsigned  HDR_EN : 1; /* 1:1 */
    unsigned  BIN_SKIP_EN : 1; /* 2:2 */
    unsigned  GAIN_MAP_EN : 1; /* 3:3 */
    unsigned  GAIN_MAP_LUT_BANK_SEL : 1; /* 4:4 */
    unsigned  IIR_EN : 1; /* 5:5 */
    unsigned  SAD_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 5; /* 11:7 */
    unsigned  PD_FIRST_PIXEL_LT : 1; /* 12:12 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  SAD_STATS_SEL : 1; /* 16:16 */
    unsigned  SAD_SHIFT : 4; /* 20:17 */
    unsigned  UNUSED2 : 11; /* 31:21 */
} _ife_ife_0_vfe_dual_pd_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  FIRST_PIXEL : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_dual_pd_crop_width_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_crop_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_CROP_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_LINE : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_dual_pd_crop_height_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_crop_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_CROP_HEIGHT_CFG;

typedef struct{
    unsigned  LEFT_PIXEL_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RIGHT_PIXEL_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_dual_pd_bls_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_bls_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_BLS_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_OFFSET : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_dual_pd_rgn_offset_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 5; /* 4:0 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  RGN_V_NUM : 5; /* 20:16 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _ife_ife_0_vfe_dual_pd_rgn_num_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_HEIGHT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_dual_pd_rgn_size_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_RGN_SIZE_CFG;

typedef struct{
    unsigned  FIRST_PIXEL_LG : 1; /* 0:0 */
    unsigned  MODE_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_TH : 14; /* 17:4 */
    unsigned  EXP_RATIO : 14; /* 31:18 */
} _ife_ife_0_vfe_dual_pd_hdr_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_hdr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_HDR_CFG;

typedef struct{
    unsigned  H_SHIFT : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  H_BIN_PIX_NUM : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  V_BIN_LN_NUM : 4; /* 11:8 */
    unsigned  UNUSED2 : 4; /* 15:12 */
    unsigned  V_DEC_LN_NUM : 4; /* 19:16 */
    unsigned  UNUSED3 : 4; /* 23:20 */
    unsigned  V_SHIFT : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_vfe_dual_pd_bin_skip_cfg;

typedef union{
    _ife_ife_0_vfe_dual_pd_bin_skip_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_BIN_SKIP_CFG;

typedef struct{
    unsigned  V_PHASE_INIT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_vfe_dual_pd_gm_cfg_0;

typedef union{
    _ife_ife_0_vfe_dual_pd_gm_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_GM_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 25; /* 24:0 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ife_ife_0_vfe_dual_pd_gm_cfg_1;

typedef union{
    _ife_ife_0_vfe_dual_pd_gm_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_GM_CFG_1;

typedef struct{
    unsigned  V_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  V_PHASE_STEP : 20; /* 27:8 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_dual_pd_gm_cfg_2;

typedef union{
    _ife_ife_0_vfe_dual_pd_gm_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_GM_CFG_2;

typedef struct{
    unsigned  H_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  H_PHASE_STEP : 20; /* 27:8 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_vfe_dual_pd_gm_cfg_3;

typedef union{
    _ife_ife_0_vfe_dual_pd_gm_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_GM_CFG_3;

typedef struct{
    unsigned  B0 : 16; /* 15:0 */
    unsigned  B1 : 16; /* 31:16 */
} _ife_ife_0_vfe_dual_pd_iir_cfg_0;

typedef union{
    _ife_ife_0_vfe_dual_pd_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_0;

typedef struct{
    unsigned  B2 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_dual_pd_iir_cfg_1;

typedef union{
    _ife_ife_0_vfe_dual_pd_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_1;

typedef struct{
    unsigned  A0 : 16; /* 15:0 */
    unsigned  A1 : 16; /* 31:16 */
} _ife_ife_0_vfe_dual_pd_iir_cfg_2;

typedef union{
    _ife_ife_0_vfe_dual_pd_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_2;

typedef struct{
    unsigned  INIT_0 : 16; /* 15:0 */
    unsigned  INIT_1 : 16; /* 31:16 */
} _ife_ife_0_vfe_dual_pd_iir_cfg_3;

typedef union{
    _ife_ife_0_vfe_dual_pd_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_IIR_CFG_3;

typedef struct{
    unsigned  PHASE_MASK : 32; /* 31:0 */
} _ife_ife_0_vfe_dual_pd_sad_phase_cfg_0;

typedef union{
    _ife_ife_0_vfe_dual_pd_sad_phase_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_0;

typedef struct{
    unsigned  PHASE_MASK : 32; /* 31:0 */
} _ife_ife_0_vfe_dual_pd_sad_phase_cfg_1;

typedef union{
    _ife_ife_0_vfe_dual_pd_sad_phase_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DUAL_PD_SAD_PHASE_CFG_1;

typedef struct{
    unsigned  CAMIF_LITE_FRM_CNT : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_vfe_diag_sensor_frm_cnt_status_1;

typedef union{
    _ife_ife_0_vfe_diag_sensor_frm_cnt_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DIAG_SENSOR_FRM_CNT_STATUS_1;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_disp_y_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_CFG;

typedef struct{
    unsigned  H_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  H_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_y_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_y_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_disp_y_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_disp_y_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_disp_y_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  V_OUT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_y_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_y_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_vfe_scale_disp_y_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_disp_y_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_Y_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_disp_y_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_y_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_Y_V_PAD_CFG;

typedef struct{
    unsigned  H_MN_EN : 1; /* 0:0 */
    unsigned  V_MN_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_vfe_scale_disp_cbcr_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_CFG;

typedef struct{
    unsigned  H_IN : 16; /* 15:0 */
    unsigned  H_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_disp_cbcr_h_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_cbcr_h_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_disp_cbcr_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_disp_cbcr_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_WIDTH : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  H_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  RIGHT_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_disp_cbcr_h_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_H_PAD_CFG;

typedef struct{
    unsigned  V_IN : 16; /* 15:0 */
    unsigned  V_OUT : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_disp_cbcr_v_image_size_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_v_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  V_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 6; /* 27:22 */
    unsigned  V_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_scale_disp_cbcr_v_phase_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PHASE_CFG;

typedef struct{
    unsigned  V_MN_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_scale_disp_cbcr_v_stripe_cfg_0;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_v_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_0;

typedef struct{
    unsigned  V_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_vfe_scale_disp_cbcr_v_stripe_cfg_1;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_v_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_STRIPE_CFG_1;

typedef struct{
    unsigned  SCALE_CBCR_IN_HEIGHT : 14; /* 13:0 */
    unsigned  ROUNDING_PATTERN : 2; /* 15:14 */
    unsigned  V_SKIP_CNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  BOTTOM_PAD_EN : 1; /* 31:31 */
} _ife_ife_0_vfe_scale_disp_cbcr_v_pad_cfg;

typedef union{
    _ife_ife_0_vfe_scale_disp_cbcr_v_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_SCALE_DISP_CBCR_V_PAD_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_disp_ds_4to1_y_1st_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_y_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds_4to1_y_1st_coeff;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_y_1st_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_Y_1ST_COEFF;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_disp_ds_4to1_c_1st_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_c_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_C_1ST_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  PACK_MODE : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_vfe_disp_r2pd_1st_cfg;

typedef union{
    _ife_ife_0_vfe_disp_r2pd_1st_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_R2PD_1ST_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_disp_ds_4to1_y_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_y_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds_4to1_y_2nd_coeff;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_y_2nd_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_Y_2ND_COEFF;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ife_ife_0_vfe_disp_ds_4to1_c_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds_4to1_c_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS_4TO1_C_2ND_CFG;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  PACK_MODE : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_vfe_disp_r2pd_2nd_cfg;

typedef union{
    _ife_ife_0_vfe_disp_r2pd_2nd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_R2PD_2ND_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_y_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds4_y_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_ds4_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds4_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_ds4_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_c_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds4_c_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_ds4_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds4_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds4_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_ds4_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds4_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS4_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_y_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds16_y_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_ds16_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds16_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_ds16_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_c_pre_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_pre_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds16_c_pre_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_pre_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_PRE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_ds16_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_ds16_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_ds16_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_ds16_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_ds16_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_DS16_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_out_y_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_y_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_Y_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_out_y_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_out_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_out_y_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_out_y_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_vfe_disp_out_c_crop_rnd_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_c_crop_rnd_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_C_CROP_RND_CLAMP_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_out_c_crop_line_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_vfe_disp_out_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 29:20 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_vfe_disp_out_c_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_vfe_disp_out_c_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_vfe_disp_out_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_DISP_OUT_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  WR_XACT_CNT_VEC : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_vfe_pdaf_bus_wr_xact_cnt_cfg;

typedef union{
    _ife_ife_0_vfe_pdaf_bus_wr_xact_cnt_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_PDAF_BUS_WR_XACT_CNT_CFG;

typedef struct{
    unsigned  VER_BIN_CORR_W_11 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  VER_BIN_CORR_W_12 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_bin_corr_ver_cfg_1;

typedef union{
    _ife_ife_0_vfe_bin_corr_ver_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BIN_CORR_VER_CFG_1;

typedef struct{
    unsigned  VER_BIN_CORR_W_21 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  VER_BIN_CORR_W_22 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_bin_corr_ver_cfg_2;

typedef union{
    _ife_ife_0_vfe_bin_corr_ver_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BIN_CORR_VER_CFG_2;

typedef struct{
    unsigned  HOR_BIN_CORR_W_11 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  HOR_BIN_CORR_W_12 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_bin_corr_hor_cfg_1;

typedef union{
    _ife_ife_0_vfe_bin_corr_hor_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BIN_CORR_HOR_CFG_1;

typedef struct{
    unsigned  HOR_BIN_CORR_W_21 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  HOR_BIN_CORR_W_22 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_vfe_bin_corr_hor_cfg_2;

typedef union{
    _ife_ife_0_vfe_bin_corr_hor_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_VFE_BIN_CORR_HOR_CFG_2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_bus_wr_hw_version;

typedef union{
    _ife_ife_0_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  FEATURE : 8; /* 7:0 */
    unsigned  LITE : 8; /* 15:8 */
    unsigned  UBWC : 8; /* 23:16 */
    unsigned  REG : 8; /* 31:24 */
} _ife_ife_0_bus_wr_hw_capability;

typedef union{
    _ife_ife_0_bus_wr_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_HW_CAPABILITY;

typedef struct{
    unsigned  SW_RESET : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_sw_reset;

typedef union{
    _ife_ife_0_bus_wr_input_if_sw_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_SW_RESET;

typedef struct{
    unsigned  CGC_OVERRIGE : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_cgc_override;

typedef union{
    _ife_ife_0_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_0;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_1;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_2;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_3;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_3;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_4;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_4;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_composite_mask_5;

typedef union{
    _ife_ife_0_bus_wr_input_if_composite_mask_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMPOSITE_MASK_5;

typedef struct{
    unsigned  INTRA_CLIENT_EN : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_cfg;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_CFG;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_0;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_1;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_2;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_3;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_3;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_4;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_4;

typedef struct{
    unsigned  MASK_VEC : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_5;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_master_composite_mask_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_MASTER_COMPOSITE_MASK_5;

typedef struct{
    unsigned  COMP_RESET_DONE : 1; /* 0:0 */
    unsigned  COMP_REG_UPDATE0_DONE : 1; /* 1:1 */
    unsigned  COMP_REG_UPDATE1_DONE : 1; /* 2:2 */
    unsigned  COMP_REG_UPDATE2_DONE : 1; /* 3:3 */
    unsigned  COMP_REG_UPDATE3_DONE : 1; /* 4:4 */
    unsigned  COMP0_BUF_DONE : 1; /* 5:5 */
    unsigned  COMP1_BUF_DONE : 1; /* 6:6 */
    unsigned  COMP2_BUF_DONE : 1; /* 7:7 */
    unsigned  COMP3_BUF_DONE : 1; /* 8:8 */
    unsigned  COMP4_BUF_DONE : 1; /* 9:9 */
    unsigned  COMP5_BUF_DONE : 1; /* 10:10 */
    unsigned  COMP_ERROR : 1; /* 11:11 */
    unsigned  COMP_OVERWRITE : 1; /* 12:12 */
    unsigned  OVERFLOW_ERROR : 1; /* 13:13 */
    unsigned  VIOLATION : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 24; /* 23:0 */
    unsigned  EARLY_DONE : 2; /* 25:24 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  DUAL_COMP0_BUF_DONE : 1; /* 0:0 */
    unsigned  DUAL_COMP1_BUF_DONE : 1; /* 1:1 */
    unsigned  DUAL_COMP2_BUF_DONE : 1; /* 2:2 */
    unsigned  DUAL_COMP3_BUF_DONE : 1; /* 3:3 */
    unsigned  DUAL_COMP4_BUF_DONE : 1; /* 4:4 */
    unsigned  DUAL_COMP5_BUF_DONE : 1; /* 5:5 */
    unsigned  DUAL_COMP_ERROR : 1; /* 6:6 */
    unsigned  DUAL_COMP_OVERWRITE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_bus_wr_input_if_irq_mask_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_MASK_2;

typedef struct{
    unsigned  COMP_RESET_DONE : 1; /* 0:0 */
    unsigned  COMP_REG_UPDATE0_DONE : 1; /* 1:1 */
    unsigned  COMP_REG_UPDATE1_DONE : 1; /* 2:2 */
    unsigned  COMP_REG_UPDATE2_DONE : 1; /* 3:3 */
    unsigned  COMP_REG_UPDATE3_DONE : 1; /* 4:4 */
    unsigned  COMP0_BUF_DONE : 1; /* 5:5 */
    unsigned  COMP1_BUF_DONE : 1; /* 6:6 */
    unsigned  COMP2_BUF_DONE : 1; /* 7:7 */
    unsigned  COMP3_BUF_DONE : 1; /* 8:8 */
    unsigned  COMP4_BUF_DONE : 1; /* 9:9 */
    unsigned  COMP5_BUF_DONE : 1; /* 10:10 */
    unsigned  COMP_ERROR : 1; /* 11:11 */
    unsigned  COMP_OVERWRITE : 1; /* 12:12 */
    unsigned  OVERFLOW_ERROR : 1; /* 13:13 */
    unsigned  VIOLATION : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 24; /* 23:0 */
    unsigned  EARLY_DONE : 2; /* 25:24 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  DUAL_COMP0_BUF_DONE : 1; /* 0:0 */
    unsigned  DUAL_COMP1_BUF_DONE : 1; /* 1:1 */
    unsigned  DUAL_COMP2_BUF_DONE : 1; /* 2:2 */
    unsigned  DUAL_COMP3_BUF_DONE : 1; /* 3:3 */
    unsigned  DUAL_COMP4_BUF_DONE : 1; /* 4:4 */
    unsigned  DUAL_COMP5_BUF_DONE : 1; /* 5:5 */
    unsigned  DUAL_COMP_ERROR : 1; /* 6:6 */
    unsigned  DUAL_COMP_OVERWRITE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_bus_wr_input_if_irq_clear_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_2;

typedef struct{
    unsigned  COMP_RESET_DONE : 1; /* 0:0 */
    unsigned  COMP_REG_UPDATE0_DONE : 1; /* 1:1 */
    unsigned  COMP_REG_UPDATE1_DONE : 1; /* 2:2 */
    unsigned  COMP_REG_UPDATE2_DONE : 1; /* 3:3 */
    unsigned  COMP_REG_UPDATE3_DONE : 1; /* 4:4 */
    unsigned  COMP0_BUF_DONE : 1; /* 5:5 */
    unsigned  COMP1_BUF_DONE : 1; /* 6:6 */
    unsigned  COMP2_BUF_DONE : 1; /* 7:7 */
    unsigned  COMP3_BUF_DONE : 1; /* 8:8 */
    unsigned  COMP4_BUF_DONE : 1; /* 9:9 */
    unsigned  COMP5_BUF_DONE : 1; /* 10:10 */
    unsigned  COMP_ERROR : 1; /* 11:11 */
    unsigned  COMP_OVERWRITE : 1; /* 12:12 */
    unsigned  OVERFLOW_ERROR : 1; /* 13:13 */
    unsigned  VIOLATION : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 24; /* 23:0 */
    unsigned  EARLY_DONE : 2; /* 25:24 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  DUAL_COMP0_BUF_DONE : 1; /* 0:0 */
    unsigned  DUAL_COMP1_BUF_DONE : 1; /* 1:1 */
    unsigned  DUAL_COMP2_BUF_DONE : 1; /* 2:2 */
    unsigned  DUAL_COMP3_BUF_DONE : 1; /* 3:3 */
    unsigned  DUAL_COMP4_BUF_DONE : 1; /* 4:4 */
    unsigned  DUAL_COMP5_BUF_DONE : 1; /* 5:5 */
    unsigned  DUAL_COMP_ERROR : 1; /* 6:6 */
    unsigned  DUAL_COMP_OVERWRITE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_bus_wr_input_if_irq_status_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_STATUS_2;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CLIENT_COMP_IRQ_ERROR : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_comp_error_status;

typedef union{
    _ife_ife_0_bus_wr_input_if_comp_error_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMP_ERROR_STATUS;

typedef struct{
    unsigned  CLIENT_COMP_OVERWRITE_ERROR : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_comp_overwrite_error_status;

typedef union{
    _ife_ife_0_bus_wr_input_if_comp_overwrite_error_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_COMP_OVERWRITE_ERROR_STATUS;

typedef struct{
    unsigned  SLV0_COMP_IRQ_ERROR : 1; /* 0:0 */
    unsigned  SLV1_COMP_IRQ_ERROR : 1; /* 1:1 */
    unsigned  CLIENT_COMP_IRQ_ERROR : 24; /* 25:2 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_dual_comp_error_status;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_comp_error_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_ERROR_STATUS;

typedef struct{
    unsigned  SLV0_COMP_OVERWRITE_ERROR : 1; /* 0:0 */
    unsigned  SLV1_COMP_OVERWRITE_ERROR : 1; /* 1:1 */
    unsigned  CLIENT_COMP_OVERWRITE_ERROR : 24; /* 25:2 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_dual_comp_overwrite_status;

typedef union{
    _ife_ife_0_bus_wr_input_if_dual_comp_overwrite_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_DUAL_COMP_OVERWRITE_STATUS;

typedef struct{
    unsigned  MODE : 8; /* 7:0 */
    unsigned  INTRA_CLIENT_EN : 16; /* 23:8 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_cfg;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_CFG;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_frame_header;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_FRAME_HEADER;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_no_sync;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_no_sync bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_NO_SYNC;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_0;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_1;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_2;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_3;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_3;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_4;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_4;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_5;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_5;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_6;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_6;

typedef struct{
    unsigned  EN : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_sync_7;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_sync_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_SYNC_7;

typedef struct{
    unsigned  FIFO_STATUS : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_bus_wr_input_if_addr_fifo_status;

typedef union{
    _ife_ife_0_bus_wr_input_if_addr_fifo_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_ADDR_FIFO_STATUS;

typedef struct{
    unsigned  CFG0 : 32; /* 31:0 */
} _ife_ife_0_bus_wr_input_if_frame_header_cfg0;

typedef union{
    _ife_ife_0_bus_wr_input_if_frame_header_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG0;

typedef struct{
    unsigned  CFG1 : 32; /* 31:0 */
} _ife_ife_0_bus_wr_input_if_frame_header_cfg1;

typedef union{
    _ife_ife_0_bus_wr_input_if_frame_header_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG1;

typedef struct{
    unsigned  CFG2 : 32; /* 31:0 */
} _ife_ife_0_bus_wr_input_if_frame_header_cfg2;

typedef union{
    _ife_ife_0_bus_wr_input_if_frame_header_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG2;

typedef struct{
    unsigned  CFG3 : 32; /* 31:0 */
} _ife_ife_0_bus_wr_input_if_frame_header_cfg3;

typedef union{
    _ife_ife_0_bus_wr_input_if_frame_header_cfg3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG3;

typedef struct{
    unsigned  COMP_RESET_DONE : 1; /* 0:0 */
    unsigned  COMP_REG_UPDATE0_DONE : 1; /* 1:1 */
    unsigned  COMP_REG_UPDATE1_DONE : 1; /* 2:2 */
    unsigned  COMP_REG_UPDATE2_DONE : 1; /* 3:3 */
    unsigned  COMP_REG_UPDATE3_DONE : 1; /* 4:4 */
    unsigned  COMP0_BUF_DONE : 1; /* 5:5 */
    unsigned  COMP1_BUF_DONE : 1; /* 6:6 */
    unsigned  COMP2_BUF_DONE : 1; /* 7:7 */
    unsigned  COMP3_BUF_DONE : 1; /* 8:8 */
    unsigned  COMP4_BUF_DONE : 1; /* 9:9 */
    unsigned  COMP5_BUF_DONE : 1; /* 10:10 */
    unsigned  COMP_ERROR : 1; /* 11:11 */
    unsigned  COMP_OVERWRITE : 1; /* 12:12 */
    unsigned  OVERFLOW_ERROR : 1; /* 13:13 */
    unsigned  VIOLATION : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 24; /* 23:0 */
    unsigned  EARLY_DONE : 2; /* 25:24 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  DUAL_COMP0_BUF_DONE : 1; /* 0:0 */
    unsigned  DUAL_COMP1_BUF_DONE : 1; /* 1:1 */
    unsigned  DUAL_COMP2_BUF_DONE : 1; /* 2:2 */
    unsigned  DUAL_COMP3_BUF_DONE : 1; /* 3:3 */
    unsigned  DUAL_COMP4_BUF_DONE : 1; /* 4:4 */
    unsigned  DUAL_COMP5_BUF_DONE : 1; /* 5:5 */
    unsigned  DUAL_COMP_ERROR : 1; /* 6:6 */
    unsigned  DUAL_COMP_OVERWRITE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_bus_wr_input_if_irq_set_2;

typedef union{
    _ife_ife_0_bus_wr_input_if_irq_set_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_IRQ_SET_2;

typedef struct{
    unsigned  RESET : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_input_if_misr_reset;

typedef union{
    _ife_ife_0_bus_wr_input_if_misr_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_MISR_RESET;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_ife_0_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  CFG4 : 32; /* 31:0 */
} _ife_ife_0_bus_wr_input_if_frame_header_cfg4;

typedef union{
    _ife_ife_0_bus_wr_input_if_frame_header_cfg4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_INPUT_IF_FRAME_HEADER_CFG4;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_CLIENT_SEL : 5; /* 8:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 7; /* 15:9 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_test_bus_ctrl;

typedef union{
    _ife_ife_0_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_spare;

typedef union{
    _ife_ife_0_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_SPARE;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_0_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_0_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_0_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_0_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_0_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_0_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_0_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_0_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_0_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_0_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_0_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_0_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_0_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_0_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_0_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_1_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_1_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_1_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_1_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_1_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_1_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_1_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_1_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_1_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_1_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_1_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_1_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_1_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_1_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_1_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_2_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_2_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_2_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_2_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_2_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_2_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_2_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_2_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_2_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_2_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_2_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_2_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_2_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_2_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_2_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_3_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_3_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_3_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_3_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_3_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_3_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_WR_STRIDE;

typedef struct{
    unsigned  TILE_PER_BLK_ROW : 8; /* 7:0 */
    unsigned  TILE_PER_BLK_COL : 8; /* 15:8 */
    unsigned  PARTIAL_TILE_LEFT : 7; /* 22:16 */
    unsigned  PARTIAL_TILE_RIGHT : 7; /* 29:23 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_bus_wr_client_3_tile_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_tile_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_TILE_CFG;

typedef struct{
    unsigned  H_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_3_h_init;

typedef union{
    _ife_ife_0_bus_wr_client_3_h_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_H_INIT;

typedef struct{
    unsigned  V_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_3_v_init;

typedef union{
    _ife_ife_0_bus_wr_client_3_v_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_V_INIT;

typedef struct{
    unsigned  ADDR_META : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_ubwc_meta;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META;

typedef struct{
    unsigned  META_OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_ubwc_meta_offset;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_ubwc_meta_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_UBWC_META_OFFSET;

typedef struct{
    unsigned  UBWC_META_STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_3_ubwc_meta_stride;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_META_STRIDE;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UBWC_BANKSPREAD_EN : 1; /* 2:2 */
    unsigned  UBWC_HIGHESTBANKBIT_EN : 1; /* 3:3 */
    unsigned  UBWC_HIGHESTBANK_LV1_EN : 1; /* 4:4 */
    unsigned  UBWC_HIGHESTBANKBIT_VAL : 5; /* 9:5 */
    unsigned  UBWC_MODE_SEL : 3; /* 12:10 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_bus_wr_client_3_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_3_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_3_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_3_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_3_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_3_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_3_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_3_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_3_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_client_3_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_STATS_CTRL;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_32b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_32b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_32B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_64b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_64b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_64B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_96b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_96b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_96B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_128b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_128b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_128B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_160b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_160b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_160B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_192b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_192b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_192B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_3_ubwc_compressed_256b;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_compressed_256b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_COMPRESSED_256B;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_bus_wr_client_3_ubwc_bw_limit;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_BW_LIMIT;

typedef struct{
    unsigned  UBWC_VER : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_3_ubwc_mode_cfg_1;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_mode_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_MODE_CFG_1;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_bus_wr_client_3_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_bus_wr_client_3_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_bus_wr_client_3_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_3_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_4_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_4_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_4_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_4_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_4_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_4_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_4_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_WR_STRIDE;

typedef struct{
    unsigned  TILE_PER_BLK_ROW : 8; /* 7:0 */
    unsigned  TILE_PER_BLK_COL : 8; /* 15:8 */
    unsigned  PARTIAL_TILE_LEFT : 7; /* 22:16 */
    unsigned  PARTIAL_TILE_RIGHT : 7; /* 29:23 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_bus_wr_client_4_tile_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_tile_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_TILE_CFG;

typedef struct{
    unsigned  H_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_4_h_init;

typedef union{
    _ife_ife_0_bus_wr_client_4_h_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_H_INIT;

typedef struct{
    unsigned  V_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_4_v_init;

typedef union{
    _ife_ife_0_bus_wr_client_4_v_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_V_INIT;

typedef struct{
    unsigned  ADDR_META : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_ubwc_meta;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META;

typedef struct{
    unsigned  META_OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_ubwc_meta_offset;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_ubwc_meta_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_UBWC_META_OFFSET;

typedef struct{
    unsigned  UBWC_META_STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_4_ubwc_meta_stride;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_META_STRIDE;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UBWC_BANKSPREAD_EN : 1; /* 2:2 */
    unsigned  UBWC_HIGHESTBANKBIT_EN : 1; /* 3:3 */
    unsigned  UBWC_HIGHESTBANK_LV1_EN : 1; /* 4:4 */
    unsigned  UBWC_HIGHESTBANKBIT_VAL : 5; /* 9:5 */
    unsigned  UBWC_MODE_SEL : 3; /* 12:10 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_bus_wr_client_4_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_4_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_4_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_4_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_4_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_4_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_4_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_4_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_4_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_4_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_4_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_4_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_4_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_4_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_4_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_4_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_client_4_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_STATS_CTRL;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_32b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_32b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_32B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_64b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_64b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_64B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_96b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_96b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_96B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_128b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_128b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_128B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_160b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_160b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_160B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_192b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_192b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_192B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_4_ubwc_compressed_256b;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_compressed_256b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_COMPRESSED_256B;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_bus_wr_client_4_ubwc_bw_limit;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_BW_LIMIT;

typedef struct{
    unsigned  UBWC_VER : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_4_ubwc_mode_cfg_1;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_mode_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_MODE_CFG_1;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_bus_wr_client_4_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_bus_wr_client_4_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_bus_wr_client_4_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_5_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_5_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_5_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_5_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_5_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_5_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_5_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_5_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_5_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_5_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_5_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_5_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_5_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_5_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_5_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_5_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_5_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_5_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_5_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_5_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_5_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_5_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_5_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_5_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_5_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_6_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_6_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_6_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_6_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_6_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_6_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_6_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_6_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_6_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_6_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_6_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_6_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_6_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_6_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_6_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_6_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_6_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_6_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_6_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_6_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_6_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_6_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_6_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_6_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_6_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_7_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_7_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_7_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_7_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_7_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_7_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_7_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_7_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_7_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_7_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_7_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_7_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_7_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_7_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_7_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_7_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_7_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_7_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_7_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_7_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_7_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_7_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_7_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_7_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_7_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_8_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_8_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_8_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_8_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_8_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_8_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_8_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_8_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_8_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_8_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_8_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_8_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_8_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_8_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_8_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_8_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_8_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_8_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_8_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_8_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_8_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_8_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_8_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_8_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_8_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_9_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_9_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_9_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_9_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_9_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_9_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_9_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_9_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_9_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_9_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_9_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_9_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_9_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_9_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_9_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_9_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_9_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_9_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_9_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_9_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_9_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_9_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_9_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_9_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_9_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_9_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_10_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_10_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_10_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_10_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_10_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_10_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_10_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_10_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_10_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_10_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_10_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_10_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_10_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_10_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_10_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_10_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_10_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_10_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_10_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_10_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_10_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_10_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_10_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_10_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_10_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_10_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_11_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_11_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_11_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_11_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_11_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_11_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_11_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_11_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_11_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_11_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_11_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_11_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_11_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_11_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_11_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_11_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_11_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_11_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_11_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_11_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_11_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_11_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_11_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_11_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_11_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_11_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_12_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_12_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_12_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_12_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_12_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_12_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_12_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_12_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_12_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_12_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_12_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_12_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_12_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_12_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_12_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_12_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_12_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_12_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_12_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_12_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_12_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_12_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_12_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_12_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_12_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_12_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_13_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_13_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_13_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_13_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_13_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_13_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_13_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_13_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_13_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_13_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_13_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_13_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_13_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_13_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_13_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_13_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_13_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_13_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_13_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_13_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_13_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_13_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_13_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_13_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_13_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_13_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_14_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_14_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_14_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_14_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_14_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_14_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_14_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_14_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_14_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_14_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_14_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_14_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_14_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_14_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_14_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_14_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_14_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_14_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_14_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_14_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_14_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_14_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_14_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_14_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_14_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_14_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_15_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_15_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_15_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_15_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_15_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_15_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_15_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_15_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_15_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_15_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_15_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_15_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_15_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_15_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_15_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_15_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_15_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_15_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_15_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_15_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_15_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_15_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_15_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_15_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_15_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_15_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_16_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_16_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_16_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_16_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_16_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_16_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_16_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_16_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_16_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_16_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_16_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_16_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_16_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_16_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_16_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_16_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_16_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_16_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_16_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_16_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_16_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_16_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_16_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_16_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_16_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_16_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_17_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_17_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_17_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_17_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_17_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_17_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_17_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_17_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_17_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_17_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_17_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_17_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_17_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_17_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_17_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_17_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_17_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_17_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_17_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_17_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_17_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_17_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_17_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_17_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_17_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_17_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_18_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_18_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_18_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_18_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_18_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_18_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_18_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_18_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_18_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_18_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_18_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_18_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_18_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_18_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_18_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_18_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_18_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_18_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_18_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_18_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_18_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_18_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_18_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_18_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_18_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_18_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_19_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_19_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_19_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_19_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_19_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_19_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_19_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_19_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_19_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_19_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_19_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_19_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_19_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_19_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_19_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_19_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_19_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_19_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_19_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_19_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_19_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_19_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_19_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_19_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_19_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_19_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_20_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_20_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_20_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_20_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_20_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_20_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_20_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_WR_STRIDE;

typedef struct{
    unsigned  TILE_PER_BLK_ROW : 8; /* 7:0 */
    unsigned  TILE_PER_BLK_COL : 8; /* 15:8 */
    unsigned  PARTIAL_TILE_LEFT : 7; /* 22:16 */
    unsigned  PARTIAL_TILE_RIGHT : 7; /* 29:23 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_bus_wr_client_20_tile_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_tile_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_TILE_CFG;

typedef struct{
    unsigned  H_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_20_h_init;

typedef union{
    _ife_ife_0_bus_wr_client_20_h_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_H_INIT;

typedef struct{
    unsigned  V_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_20_v_init;

typedef union{
    _ife_ife_0_bus_wr_client_20_v_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_V_INIT;

typedef struct{
    unsigned  ADDR_META : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_ubwc_meta;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META;

typedef struct{
    unsigned  META_OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_ubwc_meta_offset;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_ubwc_meta_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_UBWC_META_OFFSET;

typedef struct{
    unsigned  UBWC_META_STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_20_ubwc_meta_stride;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_META_STRIDE;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UBWC_BANKSPREAD_EN : 1; /* 2:2 */
    unsigned  UBWC_HIGHESTBANKBIT_EN : 1; /* 3:3 */
    unsigned  UBWC_HIGHESTBANK_LV1_EN : 1; /* 4:4 */
    unsigned  UBWC_HIGHESTBANKBIT_VAL : 5; /* 9:5 */
    unsigned  UBWC_MODE_SEL : 3; /* 12:10 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_bus_wr_client_20_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_20_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_20_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_20_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_20_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_20_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_20_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_20_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_20_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_20_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_20_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_20_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_20_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_20_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_20_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_20_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_DEBUG_STATUS_1;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_client_20_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_STATS_CTRL;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_32b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_32b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_32B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_64b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_64b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_64B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_96b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_96b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_96B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_128b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_128b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_128B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_160b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_160b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_160B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_192b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_192b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_192B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_20_ubwc_compressed_256b;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_compressed_256b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_COMPRESSED_256B;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_bus_wr_client_20_ubwc_bw_limit;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_BW_LIMIT;

typedef struct{
    unsigned  UBWC_VER : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_20_ubwc_mode_cfg_1;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_mode_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_MODE_CFG_1;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_bus_wr_client_20_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_bus_wr_client_20_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_bus_wr_client_20_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_20_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_21_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_21_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_21_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_21_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_21_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_21_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_21_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_WR_STRIDE;

typedef struct{
    unsigned  TILE_PER_BLK_ROW : 8; /* 7:0 */
    unsigned  TILE_PER_BLK_COL : 8; /* 15:8 */
    unsigned  PARTIAL_TILE_LEFT : 7; /* 22:16 */
    unsigned  PARTIAL_TILE_RIGHT : 7; /* 29:23 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_bus_wr_client_21_tile_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_tile_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_TILE_CFG;

typedef struct{
    unsigned  H_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_21_h_init;

typedef union{
    _ife_ife_0_bus_wr_client_21_h_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_H_INIT;

typedef struct{
    unsigned  V_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_21_v_init;

typedef union{
    _ife_ife_0_bus_wr_client_21_v_init bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_V_INIT;

typedef struct{
    unsigned  ADDR_META : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_ubwc_meta;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META;

typedef struct{
    unsigned  META_OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_ubwc_meta_offset;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_ubwc_meta_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_UBWC_META_OFFSET;

typedef struct{
    unsigned  UBWC_META_STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_21_ubwc_meta_stride;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_META_STRIDE;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UBWC_BANKSPREAD_EN : 1; /* 2:2 */
    unsigned  UBWC_HIGHESTBANKBIT_EN : 1; /* 3:3 */
    unsigned  UBWC_HIGHESTBANK_LV1_EN : 1; /* 4:4 */
    unsigned  UBWC_HIGHESTBANKBIT_VAL : 5; /* 9:5 */
    unsigned  UBWC_MODE_SEL : 3; /* 12:10 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_bus_wr_client_21_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_21_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_21_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_21_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_21_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_21_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_21_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_21_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_21_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_21_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_21_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_21_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_21_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_21_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_21_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_21_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_DEBUG_STATUS_1;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_bus_wr_client_21_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_STATS_CTRL;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_32b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_32b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_32B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_64b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_64b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_64B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_96b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_96b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_96B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_128b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_128b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_128B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_160b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_160b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_160B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_192b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_192b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_192B;

typedef struct{
    unsigned  NUM_UNITS : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ife_ife_0_bus_wr_client_21_ubwc_compressed_256b;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_compressed_256b bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_COMPRESSED_256B;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_bus_wr_client_21_ubwc_bw_limit;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_BW_LIMIT;

typedef struct{
    unsigned  UBWC_VER : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_21_ubwc_mode_cfg_1;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_mode_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_MODE_CFG_1;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_bus_wr_client_21_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_bus_wr_client_21_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_bus_wr_client_21_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_21_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_22_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_22_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_22_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_22_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_22_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_22_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_22_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_22_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_22_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_22_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_22_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_22_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_22_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_22_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_22_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_22_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_22_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_22_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_22_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_22_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_22_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_22_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_22_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_22_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_22_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_22_DEBUG_STATUS_1;

typedef struct{
    unsigned  LAST_CONSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_23_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_0;

typedef struct{
    unsigned  LAST_CONSUMED_FRAME_HEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_23_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  MODE : 1; /* 1:1 */
    unsigned  VIRTUALFRAME : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_23_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_addr_frame_header;

typedef union{
    _ife_ife_0_bus_wr_client_23_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_frame_header_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_FRAME_HEADER_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_addr_image;

typedef union{
    _ife_ife_0_bus_wr_client_23_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE;

typedef struct{
    unsigned  OFFSET : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_addr_image_offset;

typedef union{
    _ife_ife_0_bus_wr_client_23_addr_image_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_IMAGE_OFFSET;

typedef struct{
    unsigned  WIDTH : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_buffer_width_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_buffer_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_WIDTH_CFG;

typedef struct{
    unsigned  HEIGHT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_23_buffer_height_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_buffer_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_BUFFER_HEIGHT_CFG;

typedef struct{
    unsigned  PACKER_CFG_MODE : 4; /* 3:0 */
    unsigned  PACKER_CFG_ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_bus_wr_client_23_packer_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_PACKER_CFG;

typedef struct{
    unsigned  WR_STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_bus_wr_client_23_wr_stride;

typedef union{
    _ife_ife_0_bus_wr_client_23_wr_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_WR_STRIDE;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_irq_subsample_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_23_irq_subsample_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_irq_subsample_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_23_irq_subsample_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_PATTERN;

typedef struct{
    unsigned  PERIOD : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_framedrop_cfg_period;

typedef union{
    _ife_ife_0_bus_wr_client_23_framedrop_cfg_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_framedrop_cfg_pattern;

typedef union{
    _ife_ife_0_bus_wr_client_23_framedrop_cfg_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_FRAMEDROP_CFG_PATTERN;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_addr_frame_incr;

typedef union{
    _ife_ife_0_bus_wr_client_23_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_ADDR_FRAME_INCR;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_bus_wr_client_23_burst_limit_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_BURST_LIMIT_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  SAMPLE_MODE : 2; /* 2:1 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_bus_wr_client_23_misr_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_misr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_MISR_CFG;

typedef struct{
    unsigned  WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_bus_wr_client_23_misr_rd_word_sel;

typedef union{
    _ife_ife_0_bus_wr_client_23_misr_rd_word_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_MISR_RD_WORD_SEL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_misr_val;

typedef union{
    _ife_ife_0_bus_wr_client_23_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_bus_wr_client_23_debug_status_cfg;

typedef union{
    _ife_ife_0_bus_wr_client_23_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_debug_status_0;

typedef union{
    _ife_ife_0_bus_wr_client_23_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_bus_wr_client_23_debug_status_1;

typedef union{
    _ife_ife_0_bus_wr_client_23_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_BUS_WR_CLIENT_23_DEBUG_STATUS_1;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_csid_hw_version;

typedef union{
    _ife_ife_0_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  PHY_BIST_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_csid_cfg0;

typedef union{
    _ife_ife_0_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_csid_ctrl;

typedef union{
    _ife_ife_0_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_reset;

typedef union{
    _ife_ife_0_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rst_strobes;

typedef union{
    _ife_ife_0_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_ife_0_csid_test_bus_ctrl;

typedef union{
    _ife_ife_0_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_csid_csi2_rx_irq_status;

typedef union{
    _ife_ife_0_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_csid_csi2_rx_irq_mask;

typedef union{
    _ife_ife_0_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_csid_csi2_rx_irq_clear;

typedef union{
    _ife_ife_0_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_csid_csi2_rx_irq_set;

typedef union{
    _ife_ife_0_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ipp_irq_status;

typedef union{
    _ife_ife_0_csid_ipp_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ipp_irq_mask;

typedef union{
    _ife_ife_0_csid_ipp_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ipp_irq_clear;

typedef union{
    _ife_ife_0_csid_ipp_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ipp_irq_set;

typedef union{
    _ife_ife_0_csid_ipp_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi0_irq_status;

typedef union{
    _ife_ife_0_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi0_irq_mask;

typedef union{
    _ife_ife_0_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi0_irq_clear;

typedef union{
    _ife_ife_0_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi0_irq_set;

typedef union{
    _ife_ife_0_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi1_irq_status;

typedef union{
    _ife_ife_0_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi1_irq_mask;

typedef union{
    _ife_ife_0_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi1_irq_clear;

typedef union{
    _ife_ife_0_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi1_irq_set;

typedef union{
    _ife_ife_0_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi2_irq_status;

typedef union{
    _ife_ife_0_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi2_irq_mask;

typedef union{
    _ife_ife_0_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi2_irq_clear;

typedef union{
    _ife_ife_0_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_rdi2_irq_set;

typedef union{
    _ife_ife_0_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_top_irq_status;

typedef union{
    _ife_ife_0_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_top_irq_mask;

typedef union{
    _ife_ife_0_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_top_irq_clear;

typedef union{
    _ife_ife_0_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_top_irq_set;

typedef union{
    _ife_ife_0_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_csid_irq_cmd;

typedef union{
    _ife_ife_0_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_spare;

typedef union{
    _ife_ife_0_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_SPARE;

typedef struct{
    unsigned  STATUS_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ppp_irq_status;

typedef union{
    _ife_ife_0_csid_ppp_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ppp_irq_mask;

typedef union{
    _ife_ife_0_csid_ppp_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ppp_irq_clear;

typedef union{
    _ife_ife_0_csid_ppp_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_csid_ppp_irq_set;

typedef union{
    _ife_ife_0_csid_ppp_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_SET;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 2; /* 21:20 */
    unsigned  UNUSED5 : 2; /* 23:22 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_ife_0_csid_csi2_rx_cfg0;

typedef union{
    _ife_ife_0_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_csid_csi2_rx_cfg1;

typedef union{
    _ife_ife_0_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_ife_0_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_ife_0_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_ife_0_csid_csi2_rx_de_scramble_cfg0;

typedef union{
    _ife_ife_0_csid_csi2_rx_de_scramble_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_ife_0_csid_csi2_rx_de_scramble_cfg1;

typedef union{
    _ife_ife_0_csid_csi2_rx_de_scramble_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_DE_SCRAMBLE_CFG1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_ife_0_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_ife_0_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_ife_0_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_ife_0_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_ife_0_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_ife_0_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_ife_0_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_ife_0_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_ife_0_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_ife_0_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_ife_0_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  FORMAT_MEASURE_EN : 1; /* 0:0 */
    unsigned  TIMESTAMP_EN : 1; /* 1:1 */
    unsigned  BIN_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  PIX_STORE_EN : 1; /* 7:7 */
    unsigned  MISR_EN : 1; /* 8:8 */
    unsigned  CGC_MODE : 1; /* 9:9 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED1 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_csid_ipp_cfg0;

typedef union{
    _ife_ife_0_csid_ipp_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  ROUND_MODE : 2; /* 3:2 */
    unsigned  MIN_HBI : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_ipp_cfg1;

typedef union{
    _ife_ife_0_csid_ipp_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 2; /* 3:2 */
    unsigned  HALT_MASTER_SEL : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_csid_ipp_ctrl;

typedef union{
    _ife_ife_0_csid_ipp_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_frame_drop_pattern;

typedef union{
    _ife_ife_0_csid_ipp_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ipp_frame_drop_period;

typedef union{
    _ife_ife_0_csid_ipp_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_irq_subsample_pattern;

typedef union{
    _ife_ife_0_csid_ipp_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ipp_irq_subsample_period;

typedef union{
    _ife_ife_0_csid_ipp_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_csid_ipp_hcrop;

typedef union{
    _ife_ife_0_csid_ipp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_csid_ipp_vcrop;

typedef union{
    _ife_ife_0_csid_ipp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_pix_drop_pattern;

typedef union{
    _ife_ife_0_csid_ipp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ipp_pix_drop_period;

typedef union{
    _ife_ife_0_csid_ipp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_line_drop_pattern;

typedef union{
    _ife_ife_0_csid_ipp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ipp_line_drop_period;

typedef union{
    _ife_ife_0_csid_ipp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_csid_ipp_rst_strobes;

typedef union{
    _ife_ife_0_csid_ipp_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_ipp_status;

typedef union{
    _ife_ife_0_csid_ipp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_STATUS;

typedef struct{
    unsigned  MISR_VAL : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_csid_ipp_misr_val;

typedef union{
    _ife_ife_0_csid_ipp_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_MISR_VAL;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_ipp_format_measure_cfg0;

typedef union{
    _ife_ife_0_csid_ipp_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_ipp_format_measure_cfg1;

typedef union{
    _ife_ife_0_csid_ipp_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_ipp_format_measure0;

typedef union{
    _ife_ife_0_csid_ipp_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_csid_ipp_format_measure1;

typedef union{
    _ife_ife_0_csid_ipp_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ipp_format_measure2;

typedef union{
    _ife_ife_0_csid_ipp_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ipp_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ipp_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ipp_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ipp_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ipp_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_csid_ipp_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_IPP_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_csid_rdi0_cfg0;

typedef union{
    _ife_ife_0_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_csid_rdi0_cfg1;

typedef union{
    _ife_ife_0_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_rdi0_ctrl;

typedef union{
    _ife_ife_0_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi0_frame_drop_period;

typedef union{
    _ife_ife_0_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_ife_0_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_ife_0_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_ife_0_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_rdi0_rst_strobes;

typedef union{
    _ife_ife_0_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_rdi0_status;

typedef union{
    _ife_ife_0_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_misr_val0;

typedef union{
    _ife_ife_0_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_misr_val1;

typedef union{
    _ife_ife_0_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_misr_val2;

typedef union{
    _ife_ife_0_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_misr_val3;

typedef union{
    _ife_ife_0_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_ife_0_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_ife_0_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi0_format_measure0;

typedef union{
    _ife_ife_0_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_csid_rdi0_format_measure1;

typedef union{
    _ife_ife_0_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi0_format_measure2;

typedef union{
    _ife_ife_0_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_ife_0_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_ife_0_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_csid_rdi1_cfg0;

typedef union{
    _ife_ife_0_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_csid_rdi1_cfg1;

typedef union{
    _ife_ife_0_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_rdi1_ctrl;

typedef union{
    _ife_ife_0_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi1_frame_drop_period;

typedef union{
    _ife_ife_0_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_ife_0_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_ife_0_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_ife_0_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_rdi1_rst_strobes;

typedef union{
    _ife_ife_0_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_rdi1_status;

typedef union{
    _ife_ife_0_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_misr_val0;

typedef union{
    _ife_ife_0_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_misr_val1;

typedef union{
    _ife_ife_0_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_misr_val2;

typedef union{
    _ife_ife_0_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_misr_val3;

typedef union{
    _ife_ife_0_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_ife_0_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_ife_0_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi1_format_measure0;

typedef union{
    _ife_ife_0_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_csid_rdi1_format_measure1;

typedef union{
    _ife_ife_0_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi1_format_measure2;

typedef union{
    _ife_ife_0_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_ife_0_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_ife_0_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED0 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_csid_rdi2_cfg0;

typedef union{
    _ife_ife_0_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_csid_rdi2_cfg1;

typedef union{
    _ife_ife_0_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_rdi2_ctrl;

typedef union{
    _ife_ife_0_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi2_frame_drop_period;

typedef union{
    _ife_ife_0_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_ife_0_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_ife_0_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_ife_0_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_rdi2_yuv_chroma_conversion;

typedef union{
    _ife_ife_0_csid_rdi2_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_rdi2_rst_strobes;

typedef union{
    _ife_ife_0_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_rdi2_status;

typedef union{
    _ife_ife_0_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_misr_val0;

typedef union{
    _ife_ife_0_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_misr_val1;

typedef union{
    _ife_ife_0_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_misr_val2;

typedef union{
    _ife_ife_0_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_misr_val3;

typedef union{
    _ife_ife_0_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_ife_0_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_ife_0_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_rdi2_format_measure0;

typedef union{
    _ife_ife_0_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_csid_rdi2_format_measure1;

typedef union{
    _ife_ife_0_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi2_format_measure2;

typedef union{
    _ife_ife_0_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_ife_0_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_ife_0_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED2 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_csid_tpg_ctrl;

typedef union{
    _ife_ife_0_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_ife_0_csid_tpg_vc_cfg0;

typedef union{
    _ife_ife_0_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_ife_0_csid_tpg_vc_cfg1;

typedef union{
    _ife_ife_0_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_ife_0_csid_tpg_lfsr_seed;

typedef union{
    _ife_ife_0_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_ife_0_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_ife_0_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_ife_0_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_ife_0_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_ife_0_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_ife_0_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_ife_0_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_ife_0_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_ife_0_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_ife_0_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_ife_0_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_ife_0_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_ife_0_csid_tpg_color_bars_cfg;

typedef union{
    _ife_ife_0_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_tpg_color_box_cfg;

typedef union{
    _ife_ife_0_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_csid_tpg_common_gen_cfg;

typedef union{
    _ife_ife_0_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_tpg_cgen0_cfg;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_x0;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_x1;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_x2;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_xy;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_y1;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen0_y2;

typedef union{
    _ife_ife_0_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_tpg_cgen1_cfg;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_x0;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_x1;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_x2;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_xy;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_y1;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen1_y2;

typedef union{
    _ife_ife_0_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_tpg_cgen2_cfg;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_x0;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_x1;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_x2;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_xy;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_y1;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_csid_tpg_cgen2_y2;

typedef union{
    _ife_ife_0_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  FORMAT_MEASURE_EN : 1; /* 0:0 */
    unsigned  TIMESTAMP_EN : 1; /* 1:1 */
    unsigned  BIN_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  PIX_STORE_EN : 1; /* 7:7 */
    unsigned  MISR_EN : 1; /* 8:8 */
    unsigned  CGC_MODE : 1; /* 9:9 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED1 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_csid_ppp_cfg0;

typedef union{
    _ife_ife_0_csid_ppp_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  ROUND_MODE : 2; /* 3:2 */
    unsigned  MIN_HBI : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_csid_ppp_cfg1;

typedef union{
    _ife_ife_0_csid_ppp_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 2; /* 3:2 */
    unsigned  HALT_MASTER_SEL : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_csid_ppp_ctrl;

typedef union{
    _ife_ife_0_csid_ppp_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_frame_drop_pattern;

typedef union{
    _ife_ife_0_csid_ppp_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ppp_frame_drop_period;

typedef union{
    _ife_ife_0_csid_ppp_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_irq_subsample_pattern;

typedef union{
    _ife_ife_0_csid_ppp_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ppp_irq_subsample_period;

typedef union{
    _ife_ife_0_csid_ppp_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_csid_ppp_hcrop;

typedef union{
    _ife_ife_0_csid_ppp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_csid_ppp_vcrop;

typedef union{
    _ife_ife_0_csid_ppp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_pix_drop_pattern;

typedef union{
    _ife_ife_0_csid_ppp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ppp_pix_drop_period;

typedef union{
    _ife_ife_0_csid_ppp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_line_drop_pattern;

typedef union{
    _ife_ife_0_csid_ppp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_csid_ppp_line_drop_period;

typedef union{
    _ife_ife_0_csid_ppp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_csid_ppp_rst_strobes;

typedef union{
    _ife_ife_0_csid_ppp_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_csid_ppp_status;

typedef union{
    _ife_ife_0_csid_ppp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_STATUS;

typedef struct{
    unsigned  MISR_VAL : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_csid_ppp_misr_val;

typedef union{
    _ife_ife_0_csid_ppp_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_MISR_VAL;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_csid_ppp_format_measure_cfg0;

typedef union{
    _ife_ife_0_csid_ppp_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_ppp_format_measure_cfg1;

typedef union{
    _ife_ife_0_csid_ppp_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_csid_ppp_format_measure0;

typedef union{
    _ife_ife_0_csid_ppp_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_csid_ppp_format_measure1;

typedef union{
    _ife_ife_0_csid_ppp_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ppp_format_measure2;

typedef union{
    _ife_ife_0_csid_ppp_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ppp_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ppp_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ppp_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_csid_ppp_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_csid_ppp_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_csid_ppp_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_PPP_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  SEED_DATA : 16; /* 15:0 */
    unsigned  UNUSED0 : 8; /* 23:16 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_dphy_bist_l0_cfg0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l0_cfg1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_CFG1;

typedef struct{
    unsigned  CHECKER_CROSS8 : 1; /* 0:0 */
    unsigned  CHECKER_MODE : 1; /* 1:1 */
    unsigned  CHECKER_INVERT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l0_cfg2;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l0_ctrl;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l0_status0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_dphy_bist_l0_status1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l0_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L0_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 16; /* 15:0 */
    unsigned  UNUSED0 : 8; /* 23:16 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_dphy_bist_l1_cfg0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l1_cfg1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_CFG1;

typedef struct{
    unsigned  CHECKER_CROSS8 : 1; /* 0:0 */
    unsigned  CHECKER_MODE : 1; /* 1:1 */
    unsigned  CHECKER_INVERT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l1_cfg2;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l1_ctrl;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l1_status0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_dphy_bist_l1_status1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l1_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L1_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 16; /* 15:0 */
    unsigned  UNUSED0 : 8; /* 23:16 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_dphy_bist_l2_cfg0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l2_cfg1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_CFG1;

typedef struct{
    unsigned  CHECKER_CROSS8 : 1; /* 0:0 */
    unsigned  CHECKER_MODE : 1; /* 1:1 */
    unsigned  CHECKER_INVERT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l2_cfg2;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l2_ctrl;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l2_status0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_dphy_bist_l2_status1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l2_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L2_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 16; /* 15:0 */
    unsigned  UNUSED0 : 8; /* 23:16 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_dphy_bist_l3_cfg0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l3_cfg1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_CFG1;

typedef struct{
    unsigned  CHECKER_CROSS8 : 1; /* 0:0 */
    unsigned  CHECKER_MODE : 1; /* 1:1 */
    unsigned  CHECKER_INVERT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l3_cfg2;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_dphy_bist_l3_ctrl;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_dphy_bist_l3_status0;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_dphy_bist_l3_status1;

typedef union{
    _ife_ife_0_csid_dphy_bist_l3_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_DPHY_BIST_L3_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 24; /* 23:0 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_cphy_bist_l0_cfg0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER2 : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l0_cfg1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_CFG1;

typedef struct{
    unsigned  HEADER_MODE : 1; /* 0:0 */
    unsigned  DOUBLE_SYNC_MODE : 1; /* 1:1 */
    unsigned  SYNC_DETECTED : 1; /* 2:2 */
    unsigned  SECOND_SYNC_FLAG : 1; /* 3:3 */
    unsigned  POST_DETECTED : 1; /* 4:4 */
    unsigned  CHECKER_CROSS16 : 1; /* 5:5 */
    unsigned  CHECKER_MODE : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_csid_cphy_bist_l0_cfg2;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_cphy_bist_l0_ctrl;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l0_status0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_cphy_bist_l0_status1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l0_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L0_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 24; /* 23:0 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_cphy_bist_l1_cfg0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER2 : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l1_cfg1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_CFG1;

typedef struct{
    unsigned  HEADER_MODE : 1; /* 0:0 */
    unsigned  DOUBLE_SYNC_MODE : 1; /* 1:1 */
    unsigned  SYNC_DETECTED : 1; /* 2:2 */
    unsigned  SECOND_SYNC_FLAG : 1; /* 3:3 */
    unsigned  POST_DETECTED : 1; /* 4:4 */
    unsigned  CHECKER_CROSS16 : 1; /* 5:5 */
    unsigned  CHECKER_MODE : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_csid_cphy_bist_l1_cfg2;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_cphy_bist_l1_ctrl;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l1_status0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_cphy_bist_l1_status1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l1_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L1_STATUS1;

typedef struct{
    unsigned  SEED_DATA : 24; /* 23:0 */
    unsigned  POLY_SEL : 8; /* 31:24 */
} _ife_ife_0_csid_cphy_bist_l2_cfg0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_CFG0;

typedef struct{
    unsigned  WORD_COUNT_INIT : 16; /* 15:0 */
    unsigned  PATTERN_HEADER2 : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l2_cfg1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_CFG1;

typedef struct{
    unsigned  HEADER_MODE : 1; /* 0:0 */
    unsigned  DOUBLE_SYNC_MODE : 1; /* 1:1 */
    unsigned  SYNC_DETECTED : 1; /* 2:2 */
    unsigned  SECOND_SYNC_FLAG : 1; /* 3:3 */
    unsigned  POST_DETECTED : 1; /* 4:4 */
    unsigned  CHECKER_CROSS16 : 1; /* 5:5 */
    unsigned  CHECKER_MODE : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_csid_cphy_bist_l2_cfg2;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_CFG2;

typedef struct{
    unsigned  CHECKER_ENABLE : 1; /* 0:0 */
    unsigned  CHECKER_CAPTURE : 1; /* 1:1 */
    unsigned  CLR_ERROR_COUNT : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_csid_cphy_bist_l2_ctrl;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_CTRL;

typedef struct{
    unsigned  ERROR_COUNT : 16; /* 15:0 */
    unsigned  WORD_COUNT_STATUS : 16; /* 31:16 */
} _ife_ife_0_csid_cphy_bist_l2_status0;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS0;

typedef struct{
    unsigned  ERROR_FLAG : 1; /* 0:0 */
    unsigned  SEED_ERROR : 1; /* 1:1 */
    unsigned  ZERO_LFSR_FLAG : 1; /* 2:2 */
    unsigned  CHECKER_DONE : 1; /* 3:3 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  CHECKER_STATUS : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_csid_cphy_bist_l2_status1;

typedef union{
    _ife_ife_0_csid_cphy_bist_l2_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CSID_CPHY_BIST_L2_STATUS1;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/

typedef enum{
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_VFE_CORE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_CAMIF  = 0x0,
    IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_TESTGEN  = 0x1,
    IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_EXTERNAL_READ_PATH  = 0x2,
    IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_INVALID  = 0x3
} IFE_IFE_0_VFE_CORE_CFG_INPUTMUX_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_MODE_ONE_WAY  = 0x0,
    IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_MODE_ROUND_TRIP  = 0x1
} IFE_IFE_0_VFE_CORE_CFG_DSP_STREAMING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CAMIF_CFG_VSYNC_SYNC_EDGE_VSYNC_ACTIVE_HIGH  = 0x0,
    IFE_IFE_0_VFE_CAMIF_CFG_VSYNC_SYNC_EDGE_VSYNC_ACTIVE_LOW  = 0x1
} IFE_IFE_0_VFE_CAMIF_CFG_VSYNC_SYNC_EDGE_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CAMIF_CFG_HSYNC_SYNC_EDGE_HSYNC_ACTIVE_HIGH  = 0x0,
    IFE_IFE_0_VFE_CAMIF_CFG_HSYNC_SYNC_EDGE_HSYNC_ACTIVE_LOW  = 0x1
} IFE_IFE_0_VFE_CAMIF_CFG_HSYNC_SYNC_EDGE_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CAMIF_CFG_FRAME_BASED_EN_FRAME_BASED_DISABLE  = 0x0,
    IFE_IFE_0_VFE_CAMIF_CFG_FRAME_BASED_EN_FRAME_BASED_ENABLE  = 0x1
} IFE_IFE_0_VFE_CAMIF_CFG_FRAME_BASED_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_PEDESTAL_CFG_LUT_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_VFE_PEDESTAL_CFG_LUT_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_VFE_PEDESTAL_CFG_LUT_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_ABF_CFG_LUT_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_VFE_ABF_CFG_LUT_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_VFE_ABF_CFG_LUT_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_ROLLOFF_CFG_PCA_LUT_BANK_SEL_PCA_BASED_LUT_BANK0  = 0x0,
    IFE_IFE_0_VFE_ROLLOFF_CFG_PCA_LUT_BANK_SEL_PCA_BASED_LUT_BANK1  = 0x1
} IFE_IFE_0_VFE_ROLLOFF_CFG_PCA_LUT_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_COSITED_JPEG_H2V1_4_2_2_INPUT  = 0x0,
    IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_COSITED_MPEG4_H  = 0x1
} IFE_IFE_0_VFE_CHROMA_UPSAMPLE_CFG_COSITED_ENUM;


typedef enum{
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH0_BANK_SEL_HARDWARE_USE_BANK0  = 0x0,
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH0_BANK_SEL_HARDWARE_USE_BANK1  = 0x1
} IFE_IFE_0_VFE_RGB_LUT_CFG_CH0_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH1_BANK_SEL_HARDWARE_USE_BANK0  = 0x0,
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH1_BANK_SEL_HARDWARE_USE_BANK1  = 0x1
} IFE_IFE_0_VFE_RGB_LUT_CFG_CH1_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH2_BANK_SEL_HARDWARE_USE_BANK0  = 0x0,
    IFE_IFE_0_VFE_RGB_LUT_CFG_CH2_BANK_SEL_HARDWARE_USE_BANK1  = 0x1
} IFE_IFE_0_VFE_RGB_LUT_CFG_CH2_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_NO_MEM_SELECTED  = 0x0,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_L_GR_R_BANK0  = 0x1,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_L_GB_B_BANK0  = 0x2,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_R_GR_R_BANK0  = 0x3,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_R_GB_B_BANK0  = 0x4,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_L_GR_R_BANK1  = 0x5,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_L_GB_B_BANK1  = 0x6,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_R_GR_R_BANK1  = 0x7,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PEDESTAL_RAM_R_GB_B_BANK1  = 0x8,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_BLACK_LUT_RAM_BANK0  = 0x9,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_BLACK_LUT_RAM_BANK1  = 0xa,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_PDAF_LUT  = 0xb,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ABF_STD2_L0_BANK0  = 0xc,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ABF_STD2_L0_BANK1  = 0xd,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_L_GR_R_BANK0  = 0xe,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_L_GB_B_BANK0  = 0xf,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_R_GR_R_BANK0  = 0x10,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_R_GB_B_BANK0  = 0x11,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_L_GR_R_BANK1  = 0x12,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_L_GB_B_BANK1  = 0x13,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_R_GR_R_BANK1  = 0x14,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ROLLOFF_RAM_R_GB_B_BANK1  = 0x15,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_GTM_LUT_RAM_BANK0  = 0x18,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_GTM_LUT_RAM_BANK1  = 0x19,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH0_BANK0  = 0x1a,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH0_BANK1  = 0x1b,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH1_BANK0  = 0x1c,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH1_BANK1  = 0x1d,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH2_BANK0  = 0x1e,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_RAM_CH2_BANK1  = 0x1f,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_CHX_BANK0  = 0x20,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_RGBLUT_CHX_BANK1  = 0x21,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_HDR_BHIST_RAM0  = 0x36,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_HDR_BHIST_RAM1  = 0x37,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_HDR_BHIST_RAM2  = 0x38,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_HDR_BHIST_RAMX  = 0x39,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_BHIST_RAM  = 0x3a,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_IHIST_Y_RAM  = 0x3b,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_IHIST_R_RAM  = 0x3c,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_IHIST_G_RAM  = 0x3d,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_IHIST_B_RAM  = 0x3e,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_IHIST_X_RAM  = 0x3f,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_BAF_RGN_IND_LUT_BANK0  = 0x40,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_BAF_RGN_IND_LUT_BANK1  = 0x41,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_BAF_GAMMA_LUT_BANK0  = 0x42,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_STATS_BAF_GAMMA_LUT_BANK1  = 0x43,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_DUAL_PD_GM_LUT_BANK0  = 0x44,
    IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_DUAL_PD_GM_LUT_BANK1  = 0x45
} IFE_IFE_0_VFE_DMI_CFG_DMI_RAM_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_CAMIF  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_RDI_0  = 0x1,
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_RDI_1  = 0x2,
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_RDI_2  = 0x3,
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_DSP  = 0x4,
    IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_CAMIF_LITE  = 0x5
} IFE_IFE_0_VFE_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_CAMIF_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_CAMIF_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_VFE_DIAG_CFG_CAMIF_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_VFE_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_VFE_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_VFE_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_DIAG_CFG_CAMIF_LITE_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_VFE_DIAG_CFG_CAMIF_LITE_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_VFE_DIAG_CFG_CAMIF_LITE_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_ALL_ZEROS  = 0x0,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_SENSOR_TEST_BUS  = 0x1,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_MODULE_TEST_BUS  = 0x2,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_BUS_IF_TEST_BUS  = 0x3,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_ZOOM_TEST_BUS  = 0x4,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_IRQ_TEST_BUS  = 0x5,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_DEAD_BEEF  = 0x6,
    IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_DISP_ZOOM_TEST_BUS  = 0x7
} IFE_IFE_0_VFE_TESTBUS_SEL_DOMAIN_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_A  = 0x0,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_R  = 0x1,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_G  = 0x2,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_B  = 0x3
} IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_0_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_A  = 0x0,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_R  = 0x1,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_G  = 0x2,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_B  = 0x3
} IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_1_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_A  = 0x0,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_R  = 0x1,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_G  = 0x2,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_B  = 0x3
} IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_2_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_A  = 0x0,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_R  = 0x1,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_G  = 0x2,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_B  = 0x3
} IFE_IFE_0_VFE_BUS_ARGB_CFG_WORD_3_SEL_ENUM;


typedef enum{
    IFE_IFE_0_VFE_BUS_ARGB_CFG_LSB_ALIGNED_EN_LSB_ALIGNED_DISABLE  = 0x0,
    IFE_IFE_0_VFE_BUS_ARGB_CFG_LSB_ALIGNED_EN_LSB_ALIGNED_ENABLE  = 0x1
} IFE_IFE_0_VFE_BUS_ARGB_CFG_LSB_ALIGNED_EN_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CAMIF_LITE_CFG_VSYNC_SYNC_EDGE_VSYNC_ACTIVE_HIGH  = 0x0,
    IFE_IFE_0_VFE_CAMIF_LITE_CFG_VSYNC_SYNC_EDGE_VSYNC_ACTIVE_LOW  = 0x1
} IFE_IFE_0_VFE_CAMIF_LITE_CFG_VSYNC_SYNC_EDGE_ENUM;


typedef enum{
    IFE_IFE_0_VFE_CAMIF_LITE_CFG_HSYNC_SYNC_EDGE_HSYNC_ACTIVE_HIGH  = 0x0,
    IFE_IFE_0_VFE_CAMIF_LITE_CFG_HSYNC_SYNC_EDGE_HSYNC_ACTIVE_LOW  = 0x1
} IFE_IFE_0_VFE_CAMIF_LITE_CFG_HSYNC_SYNC_EDGE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_IFE_0_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_IFE_0_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_IFE_0_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_IPP_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_IPP_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_IPP_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc
} IFE_IFE_0_CSID_IPP_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_IFE_0_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_IFE_0_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_IFE_0_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_IFE_0_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_IFE_0_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_IFE_0_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_IFE_0_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_IFE_0_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_IFE_0_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_IFE_0_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_PPP_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CSID_PPP_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CSID_PPP_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc
} IFE_IFE_0_CSID_PPP_CFG0_DECODE_FORMAT_ENUM;

#endif // TITAN170_IFE_H
