Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 25 00:35:04 2023
| Host         : OptiPlex7090 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div/count_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.439        0.000                      0                  156        0.150        0.000                      0                  156        3.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               6.439        0.000                      0                  156        0.150        0.000                      0                  156        5.491        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.217ns (24.433%)  route 3.764ns (75.567%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 9.153 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.825     2.683    vga_out_inst/curr_x_1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.602     9.153    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[10]/C
                         clock pessimism              0.531     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.409     9.121    vga_out_inst/curr_x_reg[10]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.217ns (24.433%)  route 3.764ns (75.567%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 9.153 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.825     2.683    vga_out_inst/curr_x_1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.602     9.153    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[7]/C
                         clock pessimism              0.531     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.409     9.121    vga_out_inst/curr_x_reg[7]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.217ns (24.433%)  route 3.764ns (75.567%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 9.153 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.825     2.683    vga_out_inst/curr_x_1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.602     9.153    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
                         clock pessimism              0.531     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.409     9.121    vga_out_inst/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.217ns (24.433%)  route 3.764ns (75.567%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 9.153 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.825     2.683    vga_out_inst/curr_x_1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.602     9.153    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[9]/C
                         clock pessimism              0.531     9.684    
                         clock uncertainty           -0.154     9.530    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.409     9.121    vga_out_inst/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.894ns (39.285%)  route 2.927ns (60.715%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 9.075 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X3Y89          FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.000    -0.880    vga_out_inst/Q[1]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.299    -0.581 r  vga_out_inst/r2_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.581    drawcon_inst/r2_carry__0_1[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.049 r  drawcon_inst/r2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.049    drawcon_inst/r2_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.222 r  drawcon_inst/r2_carry__0/CO[0]
                         net (fo=2, routed)           0.771     0.994    vga_out_inst/r_reg[3][0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.373     1.367 r  vga_out_inst/b[3]_i_1/O
                         net (fo=4, routed)           1.156     2.523    drawcon_inst/r0
    SLICE_X9Y95          FDRE                                         r  drawcon_inst/b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.524     9.075    drawcon_inst/clk_out1
    SLICE_X9Y95          FDRE                                         r  drawcon_inst/b_reg[2]/C
                         clock pessimism              0.489     9.564    
                         clock uncertainty           -0.154     9.410    
    SLICE_X9Y95          FDRE (Setup_fdre_C_R)       -0.429     8.981    drawcon_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.894ns (39.285%)  route 2.927ns (60.715%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 9.075 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X3Y89          FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.419    -1.879 r  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.000    -0.880    vga_out_inst/Q[1]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.299    -0.581 r  vga_out_inst/r2_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.581    drawcon_inst/r2_carry__0_1[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.049 r  drawcon_inst/r2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.049    drawcon_inst/r2_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.222 r  drawcon_inst/r2_carry__0/CO[0]
                         net (fo=2, routed)           0.771     0.994    vga_out_inst/r_reg[3][0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.373     1.367 r  vga_out_inst/b[3]_i_1/O
                         net (fo=4, routed)           1.156     2.523    drawcon_inst/r0
    SLICE_X9Y95          FDRE                                         r  drawcon_inst/b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.524     9.075    drawcon_inst/clk_out1
    SLICE_X9Y95          FDRE                                         r  drawcon_inst/b_reg[3]/C
                         clock pessimism              0.489     9.564    
                         clock uncertainty           -0.154     9.410    
    SLICE_X9Y95          FDRE (Setup_fdre_C_R)       -0.429     8.981    drawcon_inst/b_reg[3]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.217ns (24.739%)  route 3.702ns (75.261%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 9.154 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.763     2.621    vga_out_inst/curr_x_1
    SLICE_X4Y94          FDRE                                         r  vga_out_inst/curr_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.603     9.154    vga_out_inst/clk_out1
    SLICE_X4Y94          FDRE                                         r  vga_out_inst/curr_x_reg[3]/C
                         clock pessimism              0.506     9.660    
                         clock uncertainty           -0.154     9.506    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.409     9.097    vga_out_inst/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.217ns (24.739%)  route 3.702ns (75.261%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 9.154 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.763     2.621    vga_out_inst/curr_x_1
    SLICE_X4Y94          FDRE                                         r  vga_out_inst/curr_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.603     9.154    vga_out_inst/clk_out1
    SLICE_X4Y94          FDRE                                         r  vga_out_inst/curr_x_reg[4]/C
                         clock pessimism              0.506     9.660    
                         clock uncertainty           -0.154     9.506    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.409     9.097    vga_out_inst/curr_x_reg[4]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.217ns (24.836%)  route 3.683ns (75.164%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 9.154 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.744     2.602    vga_out_inst/curr_x_1
    SLICE_X4Y95          FDRE                                         r  vga_out_inst/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.603     9.154    vga_out_inst/clk_out1
    SLICE_X4Y95          FDRE                                         r  vga_out_inst/curr_x_reg[0]/C
                         clock pessimism              0.506     9.660    
                         clock uncertainty           -0.154     9.506    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.409     9.097    vga_out_inst/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.217ns (24.836%)  route 3.683ns (75.164%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 9.154 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.723    -2.298    vga_out_inst/clk_out1
    SLICE_X4Y92          FDRE                                         r  vga_out_inst/curr_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -1.879 f  vga_out_inst/curr_x_reg[8]/Q
                         net (fo=11, routed)          1.184    -0.696    vga_out_inst/curr_x[8]
    SLICE_X5Y93          LUT4 (Prop_lut4_I1_O)        0.322    -0.374 r  vga_out_inst/curr_x[10]_i_5/O
                         net (fo=1, routed)           0.661     0.288    vga_out_inst/curr_x[10]_i_5_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.326     0.614 r  vga_out_inst/curr_x[10]_i_3/O
                         net (fo=4, routed)           1.094     1.708    vga_out_inst/curr_x[10]_i_3_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.150     1.858 r  vga_out_inst/curr_x[10]_i_1/O
                         net (fo=11, routed)          0.744     2.602    vga_out_inst/curr_x_1
    SLICE_X4Y95          FDRE                                         r  vga_out_inst/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.603     9.154    vga_out_inst/clk_out1
    SLICE_X4Y95          FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
                         clock pessimism              0.506     9.660    
                         clock uncertainty           -0.154     9.506    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.409     9.097    vga_out_inst/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  6.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.887%)  route 0.252ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.222ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/map_idx_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  drawcon_inst/map_idx_y_reg[5]/Q
                         net (fo=6, routed)           0.252    -0.447    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.888    -1.222    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.780    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.597    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.887%)  route 0.252ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/map_idx_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  drawcon_inst/map_idx_y_reg[5]/Q
                         net (fo=6, routed)           0.252    -0.447    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.887    -1.223    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.781    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.598    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map_idx_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.575    -0.839    drawcon_inst/clk_out1
    SLICE_X9Y93          FDRE                                         r  drawcon_inst/map_idx_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  drawcon_inst/map_idx_x_reg[5]/Q
                         net (fo=5, routed)           0.100    -0.598    drawcon_inst/map_idx_x_reg[5]
    SLICE_X8Y93          LUT3 (Prop_lut3_I2_O)        0.045    -0.553 r  drawcon_inst/map_idx_x[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.553    drawcon_inst/map_idx_x[6]_i_3_n_0
    SLICE_X8Y93          FDRE                                         r  drawcon_inst/map_idx_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.846    -1.265    drawcon_inst/clk_out1
    SLICE_X8Y93          FDRE                                         r  drawcon_inst/map_idx_x_reg[6]/C
                         clock pessimism              0.439    -0.826    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.121    -0.705    drawcon_inst/map_idx_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.643%)  route 0.264ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.222ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y90          FDRE                                         r  drawcon_inst/map_idx_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.712 r  drawcon_inst/map_idx_y_reg[4]/Q
                         net (fo=7, routed)           0.264    -0.448    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.888    -1.222    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.780    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.650    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_out_inst/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/draw_food_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.603    -0.811    vga_out_inst/clk_out1
    SLICE_X4Y94          FDRE                                         r  vga_out_inst/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  vga_out_inst/curr_x_reg[3]/Q
                         net (fo=12, routed)          0.121    -0.549    vga_out_inst/curr_x_reg[4]_0[3]
    SLICE_X5Y94          LUT4 (Prop_lut4_I1_O)        0.045    -0.504 r  vga_out_inst/draw_food_i_1/O
                         net (fo=1, routed)           0.000    -0.504    drawcon_inst/draw_food0
    SLICE_X5Y94          FDRE                                         r  drawcon_inst/draw_food_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.874    -1.237    drawcon_inst/clk_out1
    SLICE_X5Y94          FDRE                                         r  drawcon_inst/draw_food_reg/C
                         clock pessimism              0.439    -0.798    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091    -0.707    drawcon_inst/draw_food_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.718%)  route 0.304ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y90          FDRE                                         r  drawcon_inst/map_idx_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  drawcon_inst/map_idx_y_reg[1]/Q
                         net (fo=10, routed)          0.304    -0.395    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.887    -1.223    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.781    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.598    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.643%)  route 0.264ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y90          FDRE                                         r  drawcon_inst/map_idx_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.712 r  drawcon_inst/map_idx_y_reg[4]/Q
                         net (fo=7, routed)           0.264    -0.448    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.887    -1.223    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.781    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.651    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.529%)  route 0.265ns (67.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.222ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y90          FDRE                                         r  drawcon_inst/map_idx_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.712 r  drawcon_inst/map_idx_y_reg[2]/Q
                         net (fo=9, routed)           0.265    -0.446    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.888    -1.222    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.780    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.651    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.529%)  route 0.265ns (67.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.574    -0.840    drawcon_inst/clk_out1
    SLICE_X9Y90          FDRE                                         r  drawcon_inst/map_idx_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.712 r  drawcon_inst/map_idx_y_reg[2]/Q
                         net (fo=9, routed)           0.265    -0.446    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.887    -1.223    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.781    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.652    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_out_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_out_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.258%)  route 0.184ns (49.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.604    -0.810    vga_out_inst/clk_out1
    SLICE_X4Y98          FDRE                                         r  vga_out_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  vga_out_inst/vcount_reg[1]/Q
                         net (fo=11, routed)          0.184    -0.485    vga_out_inst/vcount[1]
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.045    -0.440 r  vga_out_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    vga_out_inst/vcount[2]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga_out_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -1.233    vga_out_inst/clk_out1
    SLICE_X2Y98          FDRE                                         r  vga_out_inst/vcount_reg[2]/C
                         clock pessimism              0.463    -0.770    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120    -0.650    vga_out_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X0Y18     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X0Y18     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X0Y38     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X0Y38     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.982      9.827      BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.982      10.733     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X9Y93      drawcon_inst/map_idx_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X9Y93      drawcon_inst/map_idx_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X9Y93      drawcon_inst/map_idx_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X8Y93      drawcon_inst/map_idx_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X9Y93      drawcon_inst/map_idx_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X9Y93      drawcon_inst/map_idx_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X9Y93      drawcon_inst/map_idx_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X8Y93      drawcon_inst/map_idx_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X8Y93      drawcon_inst/map_idx_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X9Y93      drawcon_inst/map_idx_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X8Y93      drawcon_inst/map_idx_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X10Y95     drawcon_inst/r_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.991       5.491      SLICE_X10Y95     drawcon_inst/r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y95      vga_out_inst/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y95      vga_out_inst/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y94      vga_out_inst/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y94      vga_out_inst/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y93      vga_out_inst/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y93      vga_out_inst/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y92      vga_out_inst/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y92      vga_out_inst/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X4Y92      vga_out_inst/curr_x_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X6Y92      drawcon_inst/b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X6Y92      drawcon_inst/bg_b_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



