{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "89d0cc38",
   "metadata": {},
   "source": [
    "# CELLO Mk 3.0, EST. 2023-3-2\n",
    "\n",
    "\n",
    "## COMPONENT #1:\n",
    "## Hardware Description Language to Restricted Graph\n",
    "### (verilog to netlist)\n",
    "\n",
    "Converts Verilog / STL to a netlist graph representation, using only NOR or NAND gates."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e26cb944",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/jiweiqi/Work/Cello/_dev/notebooks\r\n"
     ]
    }
   ],
   "source": [
    "!pwd\n",
    "\n",
    "# Define the input and output paths\n",
    "in_path = \"../../IO/inputs\"\n",
    "out_path = \"../../IO/temp_folder\"\n",
    "\n",
    "# print(\"\\nTesting Folder Contents:\\n\")\n",
    "# !ls {out_path}\n",
    "\n",
    "# TOGGLE\n",
    "useExtVrlgs = True\n",
    "\n",
    "if useExtVrlgs:\n",
    "    in_path += \"/external_verilogs\"\n",
    "    \n",
    "# Define the verilog you want to test\n",
    "verilog = 'chat10'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3c54ded",
   "metadata": {},
   "source": [
    "#### YOSYS COMMANDS:\n",
    "\n",
    "read_verilog /path/to/verilog  \n",
    "flatten  \n",
    "splitnets -ports  \n",
    "hierarchy -auto-top  \n",
    "proc  \n",
    "techmap  \n",
    "opt  \n",
    "abc -g NOR  \n",
    "opt  \n",
    "hierarchy -auto-top  \n",
    "opt-clean -purge  \n",
    "show -format pdf -prefix /path/to/output/verilog_yosys  \n",
    "write_edif /path/to/output/verilog.edif  \n",
    "write_json /path/to/output/verilog.json  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f361c201",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      " /----------------------------------------------------------------------------\\\r\n",
      " |                                                                            |\r\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\r\n",
      " |                                                                            |\r\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\r\n",
      " |                                                                            |\r\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\r\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\r\n",
      " |  copyright notice and this permission notice appear in all copies.         |\r\n",
      " |                                                                            |\r\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\r\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\r\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\r\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\r\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\r\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\r\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\r\n",
      " |                                                                            |\r\n",
      " \\----------------------------------------------------------------------------/\r\n",
      "\r\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, clang 14.0.0 -fPIC -Os)\r\n",
      "\r\n",
      "\r\n",
      "-- Running command `read_verilog ../../IO/inputs/external_verilogs/chat10.v;          flatten;          splitnets -ports;          hierarchy -auto-top;          proc;          techmap;          opt;          abc -g NOR;          opt;          hierarchy -auto-top;          opt_clean -purge;          show -format pdf -prefix ../../IO/temp_folder/chat10_yosys;          write_edif ../../IO/temp_folder/chat10.edif;          write_json ../../IO/temp_folder/chat10.json' --\r\n",
      "\r\n",
      "1. Executing Verilog-2005 frontend: ../../IO/inputs/external_verilogs/chat10.v\r\n",
      "Parsing Verilog input from `../../IO/inputs/external_verilogs/chat10.v' to AST representation.\r\n",
      "Generating RTLIL representation for module `\\ExampleCircuit'.\r\n",
      "Successfully finished Verilog frontend.\r\n",
      "\r\n",
      "2. Executing FLATTEN pass (flatten design).\r\n",
      "\r\n",
      "3. Executing SPLITNETS pass (splitting up multi-bit signals).\r\n",
      "\r\n",
      "4. Executing HIERARCHY pass (managing design hierarchy).\r\n",
      "\r\n",
      "4.1. Finding top of design hierarchy..\r\n",
      "root of   0 design levels: ExampleCircuit      \r\n",
      "Automatically selected ExampleCircuit as design top module.\r\n",
      "\r\n",
      "4.2. Analyzing design hierarchy..\r\n",
      "Top module:  \\ExampleCircuit\r\n",
      "\r\n",
      "4.3. Analyzing design hierarchy..\r\n",
      "Top module:  \\ExampleCircuit\r\n",
      "Removed 0 unused modules.\r\n",
      "\r\n",
      "5. Executing PROC pass (convert processes to netlists).\r\n",
      "\r\n",
      "5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\r\n",
      "Cleaned up 0 empty switches.\r\n",
      "\r\n",
      "5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\r\n",
      "Removed a total of 0 dead cases.\r\n",
      "\r\n",
      "5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\r\n",
      "Removed 0 redundant assignments.\r\n",
      "Promoted 0 assignments to connections.\r\n",
      "\r\n",
      "5.4. Executing PROC_INIT pass (extract init attributes).\r\n",
      "\r\n",
      "5.5. Executing PROC_ARST pass (detect async resets in processes).\r\n",
      "\r\n",
      "5.6. Executing PROC_ROM pass (convert switches to ROMs).\r\n",
      "Converted 0 switches.\r\n",
      "\r\n",
      "5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\r\n",
      "\r\n",
      "5.8. Executing PROC_DLATCH pass (convert process syncs to latches).\r\n",
      "\r\n",
      "5.9. Executing PROC_DFF pass (convert process syncs to FFs).\r\n",
      "\r\n",
      "5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\r\n",
      "\r\n",
      "5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\r\n",
      "Cleaned up 0 empty switches.\r\n",
      "\r\n",
      "5.12. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "6. Executing TECHMAP pass (map to technology primitives).\r\n",
      "\r\n",
      "6.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\r\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\r\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\r\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\r\n",
      "Generating RTLIL representation for module `\\_90_fa'.\r\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\r\n",
      "Generating RTLIL representation for module `\\_90_alu'.\r\n",
      "Generating RTLIL representation for module `\\_90_macc'.\r\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\r\n",
      "Generating RTLIL representation for module `\\_90_div'.\r\n",
      "Generating RTLIL representation for module `\\_90_mod'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\r\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\r\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\r\n",
      "Generating RTLIL representation for module `\\_90_pow'.\r\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\r\n",
      "Generating RTLIL representation for module `\\_90_demux'.\r\n",
      "Generating RTLIL representation for module `\\_90_lut'.\r\n",
      "Successfully finished Verilog frontend.\r\n",
      "\r\n",
      "6.2. Continuing TECHMAP pass.\r\n",
      "Using extmapper simplemap for cells of type $and.\r\n",
      "Using extmapper simplemap for cells of type $xor.\r\n",
      "No more expansions possible.\r\n",
      "<suppressed ~75 debug messages>\r\n",
      "\r\n",
      "7. Executing OPT pass (performing simple optimizations).\r\n",
      "\r\n",
      "7.1. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "7.2. Executing OPT_MERGE pass (detect identical cells).\r\n",
      "Finding identical cells in module `\\ExampleCircuit'.\r\n",
      "Removed a total of 0 cells.\r\n",
      "\r\n",
      "7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\r\n",
      "Running muxtree optimizer on module \\ExampleCircuit..\r\n",
      "  Creating internal representation of mux trees.\r\n",
      "  No muxes found in this module.\r\n",
      "Removed 0 multiplexer ports.\r\n",
      "\r\n",
      "7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\r\n",
      "  Optimizing cells in module \\ExampleCircuit.\r\n",
      "Performed a total of 0 changes.\r\n",
      "\r\n",
      "7.5. Executing OPT_MERGE pass (detect identical cells).\r\n",
      "Finding identical cells in module `\\ExampleCircuit'.\r\n",
      "Removed a total of 0 cells.\r\n",
      "\r\n",
      "7.6. Executing OPT_DFF pass (perform DFF optimizations).\r\n",
      "\r\n",
      "7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\r\n",
      "Finding unused cells or wires in module \\ExampleCircuit..\r\n",
      "Removed 4 unused cells and 4 unused wires.\r\n",
      "<suppressed ~5 debug messages>\r\n",
      "\r\n",
      "7.8. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "7.9. Rerunning OPT passes. (Maybe there is more to do..)\r\n",
      "\r\n",
      "7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\r\n",
      "Running muxtree optimizer on module \\ExampleCircuit..\r\n",
      "  Creating internal representation of mux trees.\r\n",
      "  No muxes found in this module.\r\n",
      "Removed 0 multiplexer ports.\r\n",
      "\r\n",
      "7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\r\n",
      "  Optimizing cells in module \\ExampleCircuit.\r\n",
      "Performed a total of 0 changes.\r\n",
      "\r\n",
      "7.12. Executing OPT_MERGE pass (detect identical cells).\r\n",
      "Finding identical cells in module `\\ExampleCircuit'.\r\n",
      "Removed a total of 0 cells.\r\n",
      "\r\n",
      "7.13. Executing OPT_DFF pass (perform DFF optimizations).\r\n",
      "\r\n",
      "7.14. Executing OPT_CLEAN pass (remove unused cells and wires).\r\n",
      "Finding unused cells or wires in module \\ExampleCircuit..\r\n",
      "\r\n",
      "7.15. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "7.16. Finished OPT passes. (There is nothing left to do.)\r\n",
      "\r\n",
      "8. Executing ABC pass (technology mapping using ABC).\r\n",
      "\r\n",
      "8.1. Extracting gate netlist of module `\\ExampleCircuit' to `<abc-temp-dir>/input.blif'..\r\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\r\n",
      "Don't call ABC as there is nothing to map.\r\n",
      "Removing temp directory.\r\n",
      "\r\n",
      "9. Executing OPT pass (performing simple optimizations).\r\n",
      "\r\n",
      "9.1. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "9.2. Executing OPT_MERGE pass (detect identical cells).\r\n",
      "Finding identical cells in module `\\ExampleCircuit'.\r\n",
      "Removed a total of 0 cells.\r\n",
      "\r\n",
      "9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\r\n",
      "Running muxtree optimizer on module \\ExampleCircuit..\r\n",
      "  Creating internal representation of mux trees.\r\n",
      "  No muxes found in this module.\r\n",
      "Removed 0 multiplexer ports.\r\n",
      "\r\n",
      "9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\r\n",
      "  Optimizing cells in module \\ExampleCircuit.\r\n",
      "Performed a total of 0 changes.\r\n",
      "\r\n",
      "9.5. Executing OPT_MERGE pass (detect identical cells).\r\n",
      "Finding identical cells in module `\\ExampleCircuit'.\r\n",
      "Removed a total of 0 cells.\r\n",
      "\r\n",
      "9.6. Executing OPT_DFF pass (perform DFF optimizations).\r\n",
      "\r\n",
      "9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\r\n",
      "Finding unused cells or wires in module \\ExampleCircuit..\r\n",
      "\r\n",
      "9.8. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module ExampleCircuit.\r\n",
      "\r\n",
      "9.9. Finished OPT passes. (There is nothing left to do.)\r\n",
      "\r\n",
      "10. Executing HIERARCHY pass (managing design hierarchy).\r\n",
      "\r\n",
      "10.1. Analyzing design hierarchy..\r\n",
      "Top module:  \\ExampleCircuit\r\n",
      "\r\n",
      "10.2. Analyzing design hierarchy..\r\n",
      "Top module:  \\ExampleCircuit\r\n",
      "Removed 0 unused modules.\r\n",
      "\r\n",
      "11. Executing OPT_CLEAN pass (remove unused cells and wires).\r\n",
      "Finding unused cells or wires in module \\ExampleCircuit..\r\n",
      "Removed 0 unused cells and 2 unused wires.\r\n",
      "<suppressed ~2 debug messages>\r\n",
      "\r\n",
      "12. Generating Graphviz representation of design.\r\n",
      "Writing dot description to `../../IO/temp_folder/chat10_yosys.dot'.\r\n",
      "Dumping module ExampleCircuit to page 1.\r\n",
      "Exec: dot -Tpdf '../../IO/temp_folder/chat10_yosys.dot' > '../../IO/temp_folder/chat10_yosys.pdf.new' && mv '../../IO/temp_folder/chat10_yosys.pdf.new' '../../IO/temp_folder/chat10_yosys.pdf'\r\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "13. Executing EDIF backend.\r\n",
      "\r\n",
      "14. Executing JSON backend.\r\n",
      "\r\n",
      "End of script. Logfile hash: 9545d4bbf0, CPU: user 0.16s system 0.49s\r\n",
      "Yosys 0.25 (git sha1 e02b7f64bc7, clang 14.0.0 -fPIC -Os)\r\n",
      "Time spent: 86% 1x show (0 sec), 5% 3x read_verilog (0 sec), ...\r\n"
     ]
    }
   ],
   "source": [
    "! yosys \\\n",
    "    -p \"read_verilog {in_path}/{verilog}.v; \\\n",
    "        flatten; \\\n",
    "        splitnets -ports; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        proc; \\\n",
    "        techmap; \\\n",
    "        opt; \\\n",
    "        abc -g NOR; \\\n",
    "        opt; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        opt_clean -purge; \\\n",
    "        show -format pdf -prefix {out_path}/{verilog}_yosys; \\\n",
    "        write_edif {out_path}/{verilog}.edif; \\\n",
    "        write_json {out_path}/{verilog}.json\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "workenv",
   "language": "python",
   "name": "workenv"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
