# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/UART/UART.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART || ORIG_REF_NAME==UART} -quiet] -quiet

# IP: bd/UART/ip/UART_processing_system7_0_0/UART_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART_processing_system7_0_0 || ORIG_REF_NAME==UART_processing_system7_0_0} -quiet] -quiet

# IP: bd/UART/ip/UART_axi_uartlite_0_0/UART_axi_uartlite_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART_axi_uartlite_0_0 || ORIG_REF_NAME==UART_axi_uartlite_0_0} -quiet] -quiet

# IP: bd/UART/ip/UART_ps7_0_axi_periph_0/UART_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART_ps7_0_axi_periph_0 || ORIG_REF_NAME==UART_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/UART/ip/UART_rst_ps7_0_50M_0/UART_rst_ps7_0_50M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART_rst_ps7_0_50M_0 || ORIG_REF_NAME==UART_rst_ps7_0_50M_0} -quiet] -quiet

# IP: bd/UART/ip/UART_auto_pc_0/UART_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==UART_auto_pc_0 || ORIG_REF_NAME==UART_auto_pc_0} -quiet] -quiet

# XDC: e:/robot/project/FPGA/sample/UART_sample/UART_sample.gen/sources_1/bd/UART/UART_ooc.xdc
