

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'
================================================================
* Date:           Tue Oct 18 21:02:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_5  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg8 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln32_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln32"   --->   Operation 8 'read' 'sext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln32_cast = sext i58 %sext_ln32_read"   --->   Operation 9 'sext' 'sext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg8"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_16 = load i7 %i"   --->   Operation 14 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln32 = icmp_eq  i7 %i_16, i7 64" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 15 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln32 = add i7 %i_16, i7 1" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 16 'add' 'add_ln32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc47.split, void %VITIS_LOOP_35_6.exitStub" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 17 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_138 = trunc i7 %i_16"   --->   Operation 18 'trunc' 'empty_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln33 = icmp_eq  i4 %empty_138, i4 0" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 19 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %i" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln32_cast" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 24 'read' 'gmem_addr_read' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg8_load = load i480 %shiftreg8"   --->   Operation 25 'load' 'shiftreg8_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg8_cast = zext i480 %shiftreg8_load"   --->   Operation 26 'zext' 'shiftreg8_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_17_cast18 = zext i7 %i_16"   --->   Operation 27 'zext' 'i_17_cast18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 28 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.46ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc47.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%br_ln33 = br void %for.inc47.split._crit_edge" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 30 'br' 'br_ln33' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_137 = phi i512 %gmem_addr_read, void, i512 %shiftreg8_cast, void %for.inc47.split" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 31 'phi' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i512 %empty_137" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 32 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %trunc_ln33" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 33 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_137, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 34 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%conv2d_64_biases_addr = getelementptr i32 %conv2d_64_biases, i64 0, i64 %i_17_cast18" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 35 'getelementptr' 'conv2d_64_biases_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %conv2d_64_biases_addr" [forward_prop/src/forward_prop.cpp:33]   --->   Operation 36 'store' 'store_ln33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln32 = store i480 %trunc_ln33_1, i480 %shiftreg8" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 37 'store' 'store_ln32' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc47" [forward_prop/src/forward_prop.cpp:32]   --->   Operation 38 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2d_64_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg8             (alloca           ) [ 0111]
i                     (alloca           ) [ 0100]
sext_ln32_read        (read             ) [ 0000]
sext_ln32_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_16                  (load             ) [ 0111]
icmp_ln32             (icmp             ) [ 0111]
add_ln32              (add              ) [ 0000]
br_ln32               (br               ) [ 0000]
empty_138             (trunc            ) [ 0000]
icmp_ln33             (icmp             ) [ 0111]
store_ln32            (store            ) [ 0000]
gmem_addr             (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
gmem_addr_read        (read             ) [ 0101]
shiftreg8_load        (load             ) [ 0000]
shiftreg8_cast        (zext             ) [ 0000]
i_17_cast18           (zext             ) [ 0000]
specloopname_ln32     (specloopname     ) [ 0000]
br_ln33               (br               ) [ 0000]
br_ln33               (br               ) [ 0000]
empty_137             (phi              ) [ 0101]
trunc_ln33            (trunc            ) [ 0000]
bitcast_ln33          (bitcast          ) [ 0000]
trunc_ln33_1          (partselect       ) [ 0000]
conv2d_64_biases_addr (getelementptr    ) [ 0000]
store_ln33            (store            ) [ 0000]
store_ln32            (store            ) [ 0000]
br_ln32               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln32">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2d_64_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_biases"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="shiftreg8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln32_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="58" slack="0"/>
<pin id="70" dir="0" index="1" bw="58" slack="0"/>
<pin id="71" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln32_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem_addr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="512" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="conv2d_64_biases_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_biases_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln33_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="empty_137_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="94" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_137 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="empty_137_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="512" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="480" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_137/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln32_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="58" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="480" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_16_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln32_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln32_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_138_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_138/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln33_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln32_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="gmem_addr_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="512" slack="0"/>
<pin id="147" dir="0" index="1" bw="58" slack="1"/>
<pin id="148" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shiftreg8_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="480" slack="2"/>
<pin id="153" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg8_load/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shiftreg8_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="480" slack="0"/>
<pin id="156" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg8_cast/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_17_cast18_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="2"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_17_cast18/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln33_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="512" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bitcast_ln33_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln33_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="480" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="10" slack="0"/>
<pin id="177" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln32_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="480" slack="0"/>
<pin id="184" dir="0" index="1" bw="480" slack="2"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="shiftreg8_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="480" slack="0"/>
<pin id="189" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg8 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="sext_ln32_cast_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_cast "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_16_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="2"/>
<pin id="208" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln32_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln33_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="219" class="1005" name="gmem_addr_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="512" slack="1"/>
<pin id="221" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="104"><net_src comp="68" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="124" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="145" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="166"><net_src comp="95" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="95" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="60" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="64" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="204"><net_src comp="101" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="209"><net_src comp="115" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="214"><net_src comp="118" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="134" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="74" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2d_64_biases | {3 }
 - Input state : 
	Port: save_variables_locally_Pipeline_VITIS_LOOP_32_5 : gmem | {2 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_32_5 : sext_ln32 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_16 : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		empty_138 : 2
		icmp_ln33 : 3
		store_ln32 : 3
	State 2
		gmem_addr_read : 1
	State 3
		shiftreg8_cast : 1
		empty_137 : 2
		trunc_ln33 : 3
		bitcast_ln33 : 4
		trunc_ln33_1 : 3
		conv2d_64_biases_addr : 1
		store_ln33 : 5
		store_ln32 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln32_fu_118     |    0    |    10   |
|          |      icmp_ln33_fu_134     |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln32_fu_124      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln32_read_read_fu_68 |    0    |    0    |
|          | gmem_addr_read_read_fu_74 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln32_cast_fu_101   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_138_fu_130     |    0    |    0    |
|          |     trunc_ln33_fu_163     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg8_cast_fu_154   |    0    |    0    |
|          |     i_17_cast18_fu_159    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln33_1_fu_172    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    33   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_137_reg_92   |   512  |
|gmem_addr_read_reg_219|   512  |
|     i_16_reg_206     |    7   |
|       i_reg_194      |    7   |
|   icmp_ln32_reg_211  |    1   |
|   icmp_ln33_reg_215  |    1   |
|sext_ln32_cast_reg_201|   64   |
|   shiftreg8_reg_187  |   480  |
+----------------------+--------+
|         Total        |  1584  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   33   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1584  |    -   |
+-----------+--------+--------+
|   Total   |  1584  |   33   |
+-----------+--------+--------+
