#ifndef _RCC_H_
#define _RCC_H_

#include "Common.h"

typedef struct RccRegs RccRegs;
struct RccRegs {
	IoRegister RCC_CR ;                            //0x00
	IoRegister PLLCFGR;							   //0x04
	IoRegister CFGR;                               //0x08
	IoRegister CIR;                      		   //0x0c
	IoRegister AHB1RSTR;                           //0x10
	IoRegister AHB2RSTR;                           //0x14
	IoRegister AHB3RSTR;                           //0x18
	IoRegister Reserved0;                          //0x1c
	IoRegister APB1RSTR;                           //0x20
	IoRegister APB2RSTR;                           //0x24
	IoRegister Reserved1[2];                       //0x28 0x2C
	IoRegister AHB1ENR;                            //0x30
	IoRegister AHB2ENR;                            //0x34
	IoRegister AHB3ENR;                            //0x38
	IoRegister Reserved2;                          //0x3c
	IoRegister APB1ENR;                            //0x40
	IoRegister APB2ENR;                            //0x44
	IoRegister Reserved3[2];                       //0x48 0x4c
	IoRegister AHB1LPENR;						   //0x50
	IoRegister AHB2LPENR; 						   //0x54
	IoRegister AHB3LPENR;						   //0x58
	IoRegister Reserved4;						   //0x5c
	IoRegister APB1LPENR;						   //0x60
	IoRegister APB2LPENR;						   //0x64
	IoRegister Reserved5[2];					   //0x68 0x6c
	IoRegister BDCR;							   //0x70
	IoRegister CSR;								   //0x74
	IoRegister Reserved6[2];					   //0x78 0x7c
	IoRegister SSCGR;							   //0x80
	IoRegister PLLI2SCFGR;						   //0x84
};

#define rcc   ((RccRegs *)0x40023800)

#define ENABLE_TIMER_2_CLK_GATING()		rcc->AHB1ENR |= (1 << 0)
#define ENABLE_TIMER_3_CLK_GATING()		rcc->AHB1ENR |= (1 << 1)
#define ENABLE_TIMER_4_CLK_GATING()		rcc->AHB1ENR |= (1 << 2)
#define ENABLE_TIMER_5_CLK_GATING()		rcc->AHB1ENR |= (1 << 3)
#define ENABLE_TIMER_6_CLK_GATING()		rcc->AHB1ENR |= (1 << 4)
#define ENABLE_TIMER_7_CLK_GATING()		rcc->AHB1ENR |= (1 << 5)
#define ENABLE_TIMER_12_CLK_GATING()	rcc->AHB1ENR |= (1 << 6)
#define ENABLE_TIMER_13_CLK_GATING()	rcc->AHB1ENR |= (1 << 7)
#define ENABLE_TIMER_14_CLK_GATING()	rcc->AHB1ENR |= (1 << 8)

#define DISABLE_TIMER_2_CLK_GATING()		rcc->AHB1ENR &= (1 << 0)
#define DISABLE_TIMER_3_CLK_GATING()		rcc->AHB1ENR &= (1 << 1)
#define DISABLE_TIMER_4_CLK_GATING()		rcc->AHB1ENR &= (1 << 2)
#define DISABLE_TIMER_5_CLK_GATING()		rcc->AHB1ENR &= (1 << 3)
#define DISABLE_TIMER_6_CLK_GATING()		rcc->AHB1ENR &= (1 << 4)
#define DISABLE_TIMER_7_CLK_GATING()		rcc->AHB1ENR &= (1 << 5)
#define DISABLE_TIMER_12_CLK_GATING()		rcc->AHB1ENR &= (1 << 6)
#define DISABLE_TIMER_13_CLK_GATING()		rcc->AHB1ENR &= (1 << 7)
#define DISABLE_TIMER_14_CLK_GATING()		rcc->AHB1ENR &= (1 << 8)

#define UNRESET_TIMER2()		rcc->AHB1ENR &= (1 << 0)
#define UNRESET_TIMER3()		rcc->AHB1ENR &= (1 << 1)
#define UNRESET_TIMER4()		rcc->AHB1ENR &= (1 << 2)
#define UNRESET_TIMER5()		rcc->AHB1ENR &= (1 << 3)
#define UNRESET_TIMER6()		rcc->AHB1ENR &= (1 << 4)
#define UNRESET_TIMER7()		rcc->AHB1ENR &= (1 << 5)
#define UNRESET_TIMER12()		rcc->AHB1ENR &= (1 << 6)
#define UNRESET_TIMER13()		rcc->AHB1ENR &= (1 << 7)
#define UNRESET_TIMER14()		rcc->AHB1ENR &= (1 << 8)

#define RESET_TIMER2()		rcc->AHB1ENR |= (1 << 0)
#define RESET_TIMER3()		rcc->AHB1ENR |= (1 << 1)
#define RESET_TIMER4()		rcc->AHB1ENR |= (1 << 2)
#define RESET_TIMER5()		rcc->AHB1ENR |= (1 << 3)
#define RESET_TIMER6()		rcc->AHB1ENR |= (1 << 4)
#define RESET_TIMER7()		rcc->AHB1ENR |= (1 << 5)
#define RESET_TIMER12()		rcc->AHB1ENR |= (1 << 6)
#define RESET_TIMER13()		rcc->AHB1ENR |= (1 << 7)
#define RESET_TIMER14()		rcc->AHB1ENR |= (1 << 8)

#endif /* __RCC_H__ */
