\hypertarget{union__hw__axbs__crsn}{}\section{\+\_\+hw\+\_\+axbs\+\_\+crsn Union Reference}
\label{union__hw__axbs__crsn}\index{\+\_\+hw\+\_\+axbs\+\_\+crsn@{\+\_\+hw\+\_\+axbs\+\_\+crsn}}


H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+C\+R\+Sn -\/ Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+axbs.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+crsn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__axbs__crsn_a17c362051174fdb92ba83bca709eb688}{}\label{union__hw__axbs__crsn_a17c362051174fdb92ba83bca709eb688}

\item 
struct \hyperlink{struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+crsn\+::\+\_\+hw\+\_\+axbs\+\_\+crsn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__axbs__crsn_a44570800aaded250f9113cfd1f5399fb}{}\label{union__hw__axbs__crsn_a44570800aaded250f9113cfd1f5399fb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+C\+R\+Sn -\/ Control Register (RW) 

Reset value\+: 0x00000000U

These registers control several features of each slave port and must be accessed using 32-\/bit accesses. After C\+R\+Sn\mbox{[}RO\mbox{]} is set, the P\+R\+Sn can only be read; attempts to write to it have no effect and result in an error response. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+axbs.\+h\end{DoxyCompactItemize}
