
TP_ACTIONNEUR_FRICOT_CHAPART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac40  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800ae20  0800ae20  0000be20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b2b0  0800b2b0  0000d110  2**0
                  CONTENTS
  4 .ARM          00000008  0800b2b0  0800b2b0  0000c2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b2b8  0800b2b8  0000d110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b2b8  0800b2b8  0000c2b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b2bc  0800b2bc  0000c2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  0800b2c0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000554  20000110  0800b3d0  0000d110  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000664  0800b3d0  0000d664  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d110  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d79f  00000000  00000000  0000d140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d42  00000000  00000000  0002a8df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  0002e628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ae  00000000  00000000  0002fd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aedd  00000000  00000000  00030ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d516  00000000  00000000  0005bda3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00115565  00000000  00000000  000792b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e81e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c1c  00000000  00000000  0018e864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00195480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000110 	.word	0x20000110
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ae08 	.word	0x0800ae08

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000114 	.word	0x20000114
 800021c:	0800ae08 	.word	0x0800ae08

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	@ 0x30
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2220      	movs	r2, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f009 fc0e 	bl	8009e1a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005fe:	4b41      	ldr	r3, [pc, #260]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000600:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000604:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000606:	4b3f      	ldr	r3, [pc, #252]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000608:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060e:	4b3d      	ldr	r3, [pc, #244]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000614:	4b3b      	ldr	r3, [pc, #236]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800061a:	4b3a      	ldr	r3, [pc, #232]	@ (8000704 <MX_ADC1_Init+0x124>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000620:	4b38      	ldr	r3, [pc, #224]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000622:	2201      	movs	r2, #1
 8000624:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000626:	4b37      	ldr	r3, [pc, #220]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000628:	2204      	movs	r2, #4
 800062a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800062c:	4b35      	ldr	r3, [pc, #212]	@ (8000704 <MX_ADC1_Init+0x124>)
 800062e:	2200      	movs	r2, #0
 8000630:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000632:	4b34      	ldr	r3, [pc, #208]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000634:	2201      	movs	r2, #1
 8000636:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8000638:	4b32      	ldr	r3, [pc, #200]	@ (8000704 <MX_ADC1_Init+0x124>)
 800063a:	2203      	movs	r2, #3
 800063c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b31      	ldr	r3, [pc, #196]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000640:	2200      	movs	r2, #0
 8000642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000646:	4b2f      	ldr	r3, [pc, #188]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000648:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 800064c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800064e:	4b2d      	ldr	r3, [pc, #180]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000650:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000654:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000656:	4b2b      	ldr	r3, [pc, #172]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000658:	2201      	movs	r2, #1
 800065a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065e:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000660:	2200      	movs	r2, #0
 8000662:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000664:	4b27      	ldr	r3, [pc, #156]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000666:	2200      	movs	r2, #0
 8000668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800066c:	4825      	ldr	r0, [pc, #148]	@ (8000704 <MX_ADC1_Init+0x124>)
 800066e:	f001 ff33 	bl	80024d8 <HAL_ADC_Init>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000678:	f000 fb72 	bl	8000d60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800067c:	2300      	movs	r3, #0
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000684:	4619      	mov	r1, r3
 8000686:	481f      	ldr	r0, [pc, #124]	@ (8000704 <MX_ADC1_Init+0x124>)
 8000688:	f003 faee 	bl	8003c68 <HAL_ADCEx_MultiModeConfigChannel>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000692:	f000 fb65 	bl	8000d60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000696:	4b1c      	ldr	r3, [pc, #112]	@ (8000708 <MX_ADC1_Init+0x128>)
 8000698:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800069a:	2306      	movs	r3, #6
 800069c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800069e:	2304      	movs	r3, #4
 80006a0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006a2:	237f      	movs	r3, #127	@ 0x7f
 80006a4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a6:	2304      	movs	r3, #4
 80006a8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4619      	mov	r1, r3
 80006b2:	4814      	ldr	r0, [pc, #80]	@ (8000704 <MX_ADC1_Init+0x124>)
 80006b4:	f002 fc28 	bl	8002f08 <HAL_ADC_ConfigChannel>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80006be:	f000 fb4f 	bl	8000d60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80006c2:	4b12      	ldr	r3, [pc, #72]	@ (800070c <MX_ADC1_Init+0x12c>)
 80006c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006c6:	230c      	movs	r3, #12
 80006c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	4619      	mov	r1, r3
 80006ce:	480d      	ldr	r0, [pc, #52]	@ (8000704 <MX_ADC1_Init+0x124>)
 80006d0:	f002 fc1a 	bl	8002f08 <HAL_ADC_ConfigChannel>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80006da:	f000 fb41 	bl	8000d60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_ADC1_Init+0x130>)
 80006e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006e2:	2312      	movs	r3, #18
 80006e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	4619      	mov	r1, r3
 80006ea:	4806      	ldr	r0, [pc, #24]	@ (8000704 <MX_ADC1_Init+0x124>)
 80006ec:	f002 fc0c 	bl	8002f08 <HAL_ADC_ConfigChannel>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80006f6:	f000 fb33 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	3730      	adds	r7, #48	@ 0x30
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	2000012c 	.word	0x2000012c
 8000708:	21800100 	.word	0x21800100
 800070c:	32601000 	.word	0x32601000
 8000710:	08600004 	.word	0x08600004

08000714 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800071a:	463b      	mov	r3, r7
 800071c:	2220      	movs	r2, #32
 800071e:	2100      	movs	r1, #0
 8000720:	4618      	mov	r0, r3
 8000722:	f009 fb7a 	bl	8009e1a <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000726:	4b2b      	ldr	r3, [pc, #172]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000728:	4a2b      	ldr	r2, [pc, #172]	@ (80007d8 <MX_ADC2_Init+0xc4>)
 800072a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800072c:	4b29      	ldr	r3, [pc, #164]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800072e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000732:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000734:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800073a:	4b26      	ldr	r3, [pc, #152]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000740:	4b24      	ldr	r3, [pc, #144]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000746:	4b23      	ldr	r3, [pc, #140]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800074c:	4b21      	ldr	r3, [pc, #132]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800074e:	2204      	movs	r2, #4
 8000750:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000752:	4b20      	ldr	r3, [pc, #128]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000754:	2200      	movs	r2, #0
 8000756:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000758:	4b1e      	ldr	r3, [pc, #120]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800075a:	2200      	movs	r2, #0
 800075c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800075e:	4b1d      	ldr	r3, [pc, #116]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000760:	2201      	movs	r2, #1
 8000762:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000764:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800076c:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800076e:	2200      	movs	r2, #0
 8000770:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000772:	4b18      	ldr	r3, [pc, #96]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000774:	2200      	movs	r2, #0
 8000776:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 800077a:	2200      	movs	r2, #0
 800077c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000780:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000782:	2200      	movs	r2, #0
 8000784:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000786:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800078e:	4811      	ldr	r0, [pc, #68]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 8000790:	f001 fea2 	bl	80024d8 <HAL_ADC_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800079a:	f000 fae1 	bl	8000d60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800079e:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <MX_ADC2_Init+0xc8>)
 80007a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a2:	2306      	movs	r3, #6
 80007a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007aa:	237f      	movs	r3, #127	@ 0x7f
 80007ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ae:	2304      	movs	r3, #4
 80007b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007b6:	463b      	mov	r3, r7
 80007b8:	4619      	mov	r1, r3
 80007ba:	4806      	ldr	r0, [pc, #24]	@ (80007d4 <MX_ADC2_Init+0xc0>)
 80007bc:	f002 fba4 	bl	8002f08 <HAL_ADC_ConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007c6:	f000 facb 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	3720      	adds	r7, #32
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000198 	.word	0x20000198
 80007d8:	50000100 	.word	0x50000100
 80007dc:	19200040 	.word	0x19200040

080007e0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b0a4      	sub	sp, #144	@ 0x90
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007fc:	2254      	movs	r2, #84	@ 0x54
 80007fe:	2100      	movs	r1, #0
 8000800:	4618      	mov	r0, r3
 8000802:	f009 fb0a 	bl	8009e1a <memset>
  if(adcHandle->Instance==ADC1)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800080e:	f040 80a8 	bne.w	8000962 <HAL_ADC_MspInit+0x182>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000812:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000816:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000818:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800081c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800081e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000822:	4618      	mov	r0, r3
 8000824:	f004 ff0c 	bl	8005640 <HAL_RCCEx_PeriphCLKConfig>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800082e:	f000 fa97 	bl	8000d60 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000832:	4b81      	ldr	r3, [pc, #516]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	4a7f      	ldr	r2, [pc, #508]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 800083a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800083c:	4b7e      	ldr	r3, [pc, #504]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d10b      	bne.n	800085c <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000844:	4b7d      	ldr	r3, [pc, #500]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000848:	4a7c      	ldr	r2, [pc, #496]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800084a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800084e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000850:	4b7a      	ldr	r3, [pc, #488]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000858:	627b      	str	r3, [r7, #36]	@ 0x24
 800085a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800085c:	4b77      	ldr	r3, [pc, #476]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800085e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000860:	4a76      	ldr	r2, [pc, #472]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000868:	4b74      	ldr	r3, [pc, #464]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800086a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	623b      	str	r3, [r7, #32]
 8000872:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000874:	4b71      	ldr	r3, [pc, #452]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000878:	4a70      	ldr	r2, [pc, #448]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000880:	4b6e      	ldr	r3, [pc, #440]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	61fb      	str	r3, [r7, #28]
 800088a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800088c:	4b6b      	ldr	r3, [pc, #428]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800088e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000890:	4a6a      	ldr	r2, [pc, #424]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 8000892:	f043 0302 	orr.w	r3, r3, #2
 8000896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000898:	4b68      	ldr	r3, [pc, #416]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 800089a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089c:	f003 0302 	and.w	r3, r3, #2
 80008a0:	61bb      	str	r3, [r7, #24]
 80008a2:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80008a4:	2304      	movs	r3, #4
 80008a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008a8:	2303      	movs	r3, #3
 80008aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008b8:	4619      	mov	r1, r3
 80008ba:	4861      	ldr	r0, [pc, #388]	@ (8000a40 <HAL_ADC_MspInit+0x260>)
 80008bc:	f003 feee 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008c0:	2302      	movs	r3, #2
 80008c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c4:	2303      	movs	r3, #3
 80008c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d4:	4619      	mov	r1, r3
 80008d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008da:	f003 fedf 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|V_Imes_Pin;
 80008de:	2303      	movs	r3, #3
 80008e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e2:	2303      	movs	r3, #3
 80008e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ee:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008f2:	4619      	mov	r1, r3
 80008f4:	4853      	ldr	r0, [pc, #332]	@ (8000a44 <HAL_ADC_MspInit+0x264>)
 80008f6:	f003 fed1 	bl	800469c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80008fa:	4b53      	ldr	r3, [pc, #332]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 80008fc:	4a53      	ldr	r2, [pc, #332]	@ (8000a4c <HAL_ADC_MspInit+0x26c>)
 80008fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000900:	4b51      	ldr	r3, [pc, #324]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000902:	2205      	movs	r2, #5
 8000904:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000906:	4b50      	ldr	r3, [pc, #320]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800090c:	4b4e      	ldr	r3, [pc, #312]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000912:	4b4d      	ldr	r3, [pc, #308]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000914:	2280      	movs	r2, #128	@ 0x80
 8000916:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000918:	4b4b      	ldr	r3, [pc, #300]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 800091a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800091e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000920:	4b49      	ldr	r3, [pc, #292]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000922:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000926:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000928:	4b47      	ldr	r3, [pc, #284]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 800092a:	2220      	movs	r2, #32
 800092c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800092e:	4b46      	ldr	r3, [pc, #280]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000930:	2200      	movs	r2, #0
 8000932:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000934:	4844      	ldr	r0, [pc, #272]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000936:	f003 fb7f 	bl	8004038 <HAL_DMA_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 8000940:	f000 fa0e 	bl	8000d60 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a40      	ldr	r2, [pc, #256]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 8000948:	655a      	str	r2, [r3, #84]	@ 0x54
 800094a:	4a3f      	ldr	r2, [pc, #252]	@ (8000a48 <HAL_ADC_MspInit+0x268>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2012      	movs	r0, #18
 8000956:	f003 fb47 	bl	8003fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800095a:	2012      	movs	r0, #18
 800095c:	f003 fb5e 	bl	800401c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000960:	e066      	b.n	8000a30 <HAL_ADC_MspInit+0x250>
  else if(adcHandle->Instance==ADC2)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a3a      	ldr	r2, [pc, #232]	@ (8000a50 <HAL_ADC_MspInit+0x270>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d161      	bne.n	8000a30 <HAL_ADC_MspInit+0x250>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800096c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000970:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000972:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000976:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000978:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800097c:	4618      	mov	r0, r3
 800097e:	f004 fe5f 	bl	8005640 <HAL_RCCEx_PeriphCLKConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <HAL_ADC_MspInit+0x1ac>
      Error_Handler();
 8000988:	f000 f9ea 	bl	8000d60 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800098c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	3301      	adds	r3, #1
 8000992:	4a29      	ldr	r2, [pc, #164]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 8000994:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000996:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <HAL_ADC_MspInit+0x258>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d10b      	bne.n	80009b6 <HAL_ADC_MspInit+0x1d6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800099e:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009aa:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b6:	4b21      	ldr	r3, [pc, #132]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ba:	4a20      	ldr	r2, [pc, #128]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b1b      	ldr	r3, [pc, #108]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009da:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <HAL_ADC_MspInit+0x25c>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 80009e6:	230b      	movs	r3, #11
 80009e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ea:	2303      	movs	r3, #3
 80009ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80009fa:	4619      	mov	r1, r3
 80009fc:	4810      	ldr	r0, [pc, #64]	@ (8000a40 <HAL_ADC_MspInit+0x260>)
 80009fe:	f003 fe4d 	bl	800469c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000a02:	2301      	movs	r3, #1
 8000a04:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a06:	2303      	movs	r3, #3
 8000a08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000a16:	4619      	mov	r1, r3
 8000a18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1c:	f003 fe3e 	bl	800469c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	2012      	movs	r0, #18
 8000a26:	f003 fadf 	bl	8003fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000a2a:	2012      	movs	r0, #18
 8000a2c:	f003 faf6 	bl	800401c <HAL_NVIC_EnableIRQ>
}
 8000a30:	bf00      	nop
 8000a32:	3790      	adds	r7, #144	@ 0x90
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000264 	.word	0x20000264
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	48000800 	.word	0x48000800
 8000a44:	48000400 	.word	0x48000400
 8000a48:	20000204 	.word	0x20000204
 8000a4c:	40020008 	.word	0x40020008
 8000a50:	50000100 	.word	0x50000100

08000a54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000a5a:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a5e:	4a11      	ldr	r2, [pc, #68]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a60:	f043 0304 	orr.w	r3, r3, #4
 8000a64:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a66:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a6a:	f003 0304 	and.w	r3, r3, #4
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a72:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a76:	4a0b      	ldr	r2, [pc, #44]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a7e:	4b09      	ldr	r3, [pc, #36]	@ (8000aa4 <MX_DMA_Init+0x50>)
 8000a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	603b      	str	r3, [r7, #0]
 8000a88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	200b      	movs	r0, #11
 8000a90:	f003 faaa 	bl	8003fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a94:	200b      	movs	r0, #11
 8000a96:	f003 fac1 	bl	800401c <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08a      	sub	sp, #40	@ 0x28
 8000aac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aae:	f107 0314 	add.w	r3, r7, #20
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
 8000abc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000abe:	4b3f      	ldr	r3, [pc, #252]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	4a3e      	ldr	r2, [pc, #248]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aca:	4b3c      	ldr	r3, [pc, #240]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	f003 0304 	and.w	r3, r3, #4
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ad6:	4b39      	ldr	r3, [pc, #228]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	4a38      	ldr	r2, [pc, #224]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000adc:	f043 0320 	orr.w	r3, r3, #32
 8000ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae2:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	f003 0320 	and.w	r3, r3, #32
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b33      	ldr	r3, [pc, #204]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	4a32      	ldr	r2, [pc, #200]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afa:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	60bb      	str	r3, [r7, #8]
 8000b04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	4b2d      	ldr	r3, [pc, #180]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b12:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1e:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a26      	ldr	r2, [pc, #152]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b24:	f043 0308 	orr.w	r3, r3, #8
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2a:	4b24      	ldr	r3, [pc, #144]	@ (8000bbc <MX_GPIO_Init+0x114>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2120      	movs	r1, #32
 8000b3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b3e:	f003 ff2f 	bl	80049a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2104      	movs	r1, #4
 8000b46:	481e      	ldr	r0, [pc, #120]	@ (8000bc0 <MX_GPIO_Init+0x118>)
 8000b48:	f003 ff2a 	bl	80049a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b52:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4619      	mov	r1, r3
 8000b62:	4818      	ldr	r0, [pc, #96]	@ (8000bc4 <MX_GPIO_Init+0x11c>)
 8000b64:	f003 fd9a 	bl	800469c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000b68:	2320      	movs	r3, #32
 8000b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b82:	f003 fd8b 	bl	800469c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000b86:	2304      	movs	r3, #4
 8000b88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b92:	2300      	movs	r3, #0
 8000b94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4808      	ldr	r0, [pc, #32]	@ (8000bc0 <MX_GPIO_Init+0x118>)
 8000b9e:	f003 fd7d 	bl	800469c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	2028      	movs	r0, #40	@ 0x28
 8000ba8:	f003 fa1e 	bl	8003fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bac:	2028      	movs	r0, #40	@ 0x28
 8000bae:	f003 fa35 	bl	800401c <HAL_NVIC_EnableIRQ>

}
 8000bb2:	bf00      	nop
 8000bb4:	3728      	adds	r7, #40	@ 0x28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	48000c00 	.word	0x48000c00
 8000bc4:	48000800 	.word	0x48000800

08000bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bcc:	f001 f9e7 	bl	8001f9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd0:	f000 f819 	bl	8000c06 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd4:	f7ff ff68 	bl	8000aa8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bd8:	f7ff ff3c 	bl	8000a54 <MX_DMA_Init>
  MX_ADC2_Init();
 8000bdc:	f7ff fd9a 	bl	8000714 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000be0:	f7ff fcfe 	bl	80005e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000be4:	f000 faa2 	bl	800112c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000be8:	f000 fb50 	bl	800128c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000bec:	f000 fce0 	bl	80015b0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000bf0:	f000 fd2a 	bl	8001648 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8000bf4:	f000 fb96 	bl	8001324 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	Shell_Init();
 8000bf8:	f001 f804 	bl	8001c04 <Shell_Init>
	ADC_Start();
 8000bfc:	f000 fe18 	bl	8001830 <ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8000c00:	f001 f8e4 	bl	8001dcc <Shell_Loop>
 8000c04:	e7fc      	b.n	8000c00 <main+0x38>

08000c06 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b094      	sub	sp, #80	@ 0x50
 8000c0a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0c:	f107 0318 	add.w	r3, r7, #24
 8000c10:	2238      	movs	r2, #56	@ 0x38
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f009 f900 	bl	8009e1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f003 fef5 	bl	8004a18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c40:	2306      	movs	r3, #6
 8000c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c44:	2355      	movs	r3, #85	@ 0x55
 8000c46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c54:	f107 0318 	add.w	r3, r7, #24
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f003 ff91 	bl	8004b80 <HAL_RCC_OscConfig>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c64:	f000 f87c 	bl	8000d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c68:	230f      	movs	r3, #15
 8000c6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	2104      	movs	r1, #4
 8000c80:	4618      	mov	r0, r3
 8000c82:	f004 fa8f 	bl	80051a4 <HAL_RCC_ClockConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000c8c:	f000 f868 	bl	8000d60 <Error_Handler>
  }
}
 8000c90:	bf00      	nop
 8000c92:	3750      	adds	r7, #80	@ 0x50
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a29      	ldr	r2, [pc, #164]	@ (8000d4c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d101      	bne.n	8000cae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000caa:	f001 f991 	bl	8001fd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM7)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a27      	ldr	r2, [pc, #156]	@ (8000d50 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d145      	bne.n	8000d44 <HAL_TIM_PeriodElapsedCallback+0xac>
	{
		if(pwm_handle.interrupt_counter < RAMP_TIME - 1) //on update la valeur de pulse chaque miliseconde
 8000cb8:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cba:	899b      	ldrh	r3, [r3, #12]
 8000cbc:	f241 726e 	movw	r2, #5998	@ 0x176e
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d83f      	bhi.n	8000d44 <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			pwm_handle.intermediate_pulse1 = pwm_handle.previous_pulse1 + (pwm_handle.pulse1 - pwm_handle.previous_pulse1)  * (pwm_handle.interrupt_counter+1)/RAMP_TIME ;
 8000cc4:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cc6:	889a      	ldrh	r2, [r3, #4]
 8000cc8:	4b22      	ldr	r3, [pc, #136]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cd0:	889b      	ldrh	r3, [r3, #4]
 8000cd2:	1acb      	subs	r3, r1, r3
 8000cd4:	491f      	ldr	r1, [pc, #124]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cd6:	8989      	ldrh	r1, [r1, #12]
 8000cd8:	3101      	adds	r1, #1
 8000cda:	fb01 f303 	mul.w	r3, r1, r3
 8000cde:	491e      	ldr	r1, [pc, #120]	@ (8000d58 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000ce0:	fb81 0103 	smull	r0, r1, r1, r3
 8000ce4:	11c9      	asrs	r1, r1, #7
 8000ce6:	17db      	asrs	r3, r3, #31
 8000ce8:	1acb      	subs	r3, r1, r3
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	4413      	add	r3, r2
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cf2:	811a      	strh	r2, [r3, #8]
			pwm_handle.intermediate_pulse2 = pwm_handle.previous_pulse2 + (pwm_handle.pulse2 - pwm_handle.previous_pulse2)  * (pwm_handle.interrupt_counter+1)/RAMP_TIME ;
 8000cf4:	4b17      	ldr	r3, [pc, #92]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cf6:	88da      	ldrh	r2, [r3, #6]
 8000cf8:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000cfa:	885b      	ldrh	r3, [r3, #2]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d00:	88db      	ldrh	r3, [r3, #6]
 8000d02:	1acb      	subs	r3, r1, r3
 8000d04:	4913      	ldr	r1, [pc, #76]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d06:	8989      	ldrh	r1, [r1, #12]
 8000d08:	3101      	adds	r1, #1
 8000d0a:	fb01 f303 	mul.w	r3, r1, r3
 8000d0e:	4912      	ldr	r1, [pc, #72]	@ (8000d58 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000d10:	fb81 0103 	smull	r0, r1, r1, r3
 8000d14:	11c9      	asrs	r1, r1, #7
 8000d16:	17db      	asrs	r3, r3, #31
 8000d18:	1acb      	subs	r3, r1, r3
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	4413      	add	r3, r2
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d22:	815a      	strh	r2, [r3, #10]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm_handle.intermediate_pulse1);
 8000d24:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d26:	891a      	ldrh	r2, [r3, #8]
 8000d28:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm_handle.intermediate_pulse2);
 8000d2e:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d30:	895a      	ldrh	r2, [r3, #10]
 8000d32:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	639a      	str	r2, [r3, #56]	@ 0x38

			pwm_handle.interrupt_counter++;
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d3a:	899b      	ldrh	r3, [r3, #12]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000d42:	819a      	strh	r2, [r3, #12]
		}
	}
  /* USER CODE END Callback 1 */
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40001000 	.word	0x40001000
 8000d50:	40001400 	.word	0x40001400
 8000d54:	200004cc 	.word	0x200004cc
 8000d58:	057619f1 	.word	0x057619f1
 8000d5c:	200002b8 	.word	0x200002b8

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <Error_Handler+0x8>

08000d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d76:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d8e:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d96:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <HAL_MspInit+0x44>)
 8000d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000da2:	f003 fedd 	bl	8004b60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40021000 	.word	0x40021000

08000db4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	@ 0x30
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e78 <HAL_InitTick+0xc4>)
 8000dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc8:	4a2b      	ldr	r2, [pc, #172]	@ (8000e78 <HAL_InitTick+0xc4>)
 8000dca:	f043 0310 	orr.w	r3, r3, #16
 8000dce:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dd0:	4b29      	ldr	r3, [pc, #164]	@ (8000e78 <HAL_InitTick+0xc4>)
 8000dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dd4:	f003 0310 	and.w	r3, r3, #16
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ddc:	f107 020c 	add.w	r2, r7, #12
 8000de0:	f107 0310 	add.w	r3, r7, #16
 8000de4:	4611      	mov	r1, r2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f004 fbb2 	bl	8005550 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dec:	f004 fb84 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8000df0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000df4:	4a21      	ldr	r2, [pc, #132]	@ (8000e7c <HAL_InitTick+0xc8>)
 8000df6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfa:	0c9b      	lsrs	r3, r3, #18
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e00:	4b1f      	ldr	r3, [pc, #124]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e02:	4a20      	ldr	r2, [pc, #128]	@ (8000e84 <HAL_InitTick+0xd0>)
 8000e04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e06:	4b1e      	ldr	r3, [pc, #120]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e0c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e12:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e14:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1a:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000e20:	4817      	ldr	r0, [pc, #92]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e22:	f004 fe5b 	bl	8005adc <HAL_TIM_Base_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d11b      	bne.n	8000e6c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e34:	4812      	ldr	r0, [pc, #72]	@ (8000e80 <HAL_InitTick+0xcc>)
 8000e36:	f004 ff41 	bl	8005cbc <HAL_TIM_Base_Start_IT>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d111      	bne.n	8000e6c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e48:	2036      	movs	r0, #54	@ 0x36
 8000e4a:	f003 f8e7 	bl	800401c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2b0f      	cmp	r3, #15
 8000e52:	d808      	bhi.n	8000e66 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e54:	2200      	movs	r2, #0
 8000e56:	6879      	ldr	r1, [r7, #4]
 8000e58:	2036      	movs	r0, #54	@ 0x36
 8000e5a:	f003 f8c5 	bl	8003fe8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_InitTick+0xd4>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6013      	str	r3, [r2, #0]
 8000e64:	e002      	b.n	8000e6c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3730      	adds	r7, #48	@ 0x30
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	431bde83 	.word	0x431bde83
 8000e80:	20000268 	.word	0x20000268
 8000e84:	40001000 	.word	0x40001000
 8000e88:	200000ac 	.word	0x200000ac

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <NMI_Handler+0x4>

08000e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <HardFault_Handler+0x4>

08000e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <MemManage_Handler+0x4>

08000ea4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ef0:	4802      	ldr	r0, [pc, #8]	@ (8000efc <DMA1_Channel1_IRQHandler+0x10>)
 8000ef2:	f003 fa84 	bl	80043fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000204 	.word	0x20000204

08000f00 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <ADC1_2_IRQHandler+0x14>)
 8000f06:	f001 fd77 	bl	80029f8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000f0a:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <ADC1_2_IRQHandler+0x18>)
 8000f0c:	f001 fd74 	bl	80029f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	2000012c 	.word	0x2000012c
 8000f18:	20000198 	.word	0x20000198

08000f1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <USART2_IRQHandler+0x10>)
 8000f22:	f006 fcdb 	bl	80078dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	2000039c 	.word	0x2000039c

08000f30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f34:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <USART3_IRQHandler+0x10>)
 8000f36:	f006 fcd1 	bl	80078dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000430 	.word	0x20000430

08000f44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000f48:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f4c:	f003 fd40 	bl	80049d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <TIM6_DAC_IRQHandler+0x10>)
 8000f5a:	f005 f92d 	bl	80061b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000268 	.word	0x20000268

08000f68 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000f6c:	4802      	ldr	r0, [pc, #8]	@ (8000f78 <TIM7_DAC_IRQHandler+0x10>)
 8000f6e:	f005 f923 	bl	80061b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000350 	.word	0x20000350

08000f7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return 1;
 8000f80:	2301      	movs	r3, #1
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <_kill>:

int _kill(int pid, int sig)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f96:	f008 fffb 	bl	8009f90 <__errno>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2216      	movs	r2, #22
 8000f9e:	601a      	str	r2, [r3, #0]
  return -1;
 8000fa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <_exit>:

void _exit (int status)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff ffe7 	bl	8000f8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fbe:	bf00      	nop
 8000fc0:	e7fd      	b.n	8000fbe <_exit+0x12>

08000fc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	60f8      	str	r0, [r7, #12]
 8000fca:	60b9      	str	r1, [r7, #8]
 8000fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fce:	2300      	movs	r3, #0
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	e00a      	b.n	8000fea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fd4:	f3af 8000 	nop.w
 8000fd8:	4601      	mov	r1, r0
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	1c5a      	adds	r2, r3, #1
 8000fde:	60ba      	str	r2, [r7, #8]
 8000fe0:	b2ca      	uxtb	r2, r1
 8000fe2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	dbf0      	blt.n	8000fd4 <_read+0x12>
  }

  return len;
 8000ff2:	687b      	ldr	r3, [r7, #4]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	e009      	b.n	8001022 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	1c5a      	adds	r2, r3, #1
 8001012:	60ba      	str	r2, [r7, #8]
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	4618      	mov	r0, r3
 8001018:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	3301      	adds	r3, #1
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	429a      	cmp	r2, r3
 8001028:	dbf1      	blt.n	800100e <_write+0x12>
  }
  return len;
 800102a:	687b      	ldr	r3, [r7, #4]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <_close>:

int _close(int file)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800103c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800105c:	605a      	str	r2, [r3, #4]
  return 0;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <_isatty>:

int _isatty(int file)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001074:	2301      	movs	r3, #1
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001082:	b480      	push	{r7}
 8001084:	b085      	sub	sp, #20
 8001086:	af00      	add	r7, sp, #0
 8001088:	60f8      	str	r0, [r7, #12]
 800108a:	60b9      	str	r1, [r7, #8]
 800108c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800108e:	2300      	movs	r3, #0
}
 8001090:	4618      	mov	r0, r3
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010a4:	4a14      	ldr	r2, [pc, #80]	@ (80010f8 <_sbrk+0x5c>)
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <_sbrk+0x60>)
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b0:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <_sbrk+0x64>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d102      	bne.n	80010be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b8:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <_sbrk+0x64>)
 80010ba:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <_sbrk+0x68>)
 80010bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d207      	bcs.n	80010dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010cc:	f008 ff60 	bl	8009f90 <__errno>
 80010d0:	4603      	mov	r3, r0
 80010d2:	220c      	movs	r2, #12
 80010d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	e009      	b.n	80010f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010dc:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010e2:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <_sbrk+0x64>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4413      	add	r3, r2
 80010ea:	4a05      	ldr	r2, [pc, #20]	@ (8001100 <_sbrk+0x64>)
 80010ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ee:	68fb      	ldr	r3, [r7, #12]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20020000 	.word	0x20020000
 80010fc:	00000400 	.word	0x00000400
 8001100:	200002b4 	.word	0x200002b4
 8001104:	20000668 	.word	0x20000668

08001108 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <SystemInit+0x20>)
 800110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001112:	4a05      	ldr	r2, [pc, #20]	@ (8001128 <SystemInit+0x20>)
 8001114:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001118:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b098      	sub	sp, #96	@ 0x60
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001132:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800113e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
 800114e:	615a      	str	r2, [r3, #20]
 8001150:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	2234      	movs	r2, #52	@ 0x34
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f008 fe5e 	bl	8009e1a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800115e:	4b49      	ldr	r3, [pc, #292]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001160:	4a49      	ldr	r2, [pc, #292]	@ (8001288 <MX_TIM1_Init+0x15c>)
 8001162:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001164:	4b47      	ldr	r3, [pc, #284]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001166:	2200      	movs	r2, #0
 8001168:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800116a:	4b46      	ldr	r3, [pc, #280]	@ (8001284 <MX_TIM1_Init+0x158>)
 800116c:	2220      	movs	r2, #32
 800116e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8001170:	4b44      	ldr	r3, [pc, #272]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001172:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001176:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001178:	4b42      	ldr	r3, [pc, #264]	@ (8001284 <MX_TIM1_Init+0x158>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800117e:	4b41      	ldr	r3, [pc, #260]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001184:	4b3f      	ldr	r3, [pc, #252]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001186:	2280      	movs	r2, #128	@ 0x80
 8001188:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800118a:	483e      	ldr	r0, [pc, #248]	@ (8001284 <MX_TIM1_Init+0x158>)
 800118c:	f004 fe0e 	bl	8005dac <HAL_TIM_PWM_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001196:	f7ff fde3 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800119a:	2320      	movs	r3, #32
 800119c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 800119e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80011a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a4:	2300      	movs	r3, #0
 80011a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011ac:	4619      	mov	r1, r3
 80011ae:	4835      	ldr	r0, [pc, #212]	@ (8001284 <MX_TIM1_Init+0x158>)
 80011b0:	f006 f8d4 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80011ba:	f7ff fdd1 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011be:	2360      	movs	r3, #96	@ 0x60
 80011c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 4249;
 80011c2:	f241 0399 	movw	r3, #4249	@ 0x1099
 80011c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011c8:	2300      	movs	r3, #0
 80011ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011cc:	2300      	movs	r3, #0
 80011ce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011d8:	2300      	movs	r3, #0
 80011da:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	4827      	ldr	r0, [pc, #156]	@ (8001284 <MX_TIM1_Init+0x158>)
 80011e6:	f005 f937 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80011f0:	f7ff fdb6 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011f4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011f8:	2204      	movs	r2, #4
 80011fa:	4619      	mov	r1, r3
 80011fc:	4821      	ldr	r0, [pc, #132]	@ (8001284 <MX_TIM1_Init+0x158>)
 80011fe:	f005 f92b 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 8001208:	f7ff fdaa 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001210:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001214:	2208      	movs	r2, #8
 8001216:	4619      	mov	r1, r3
 8001218:	481a      	ldr	r0, [pc, #104]	@ (8001284 <MX_TIM1_Init+0x158>)
 800121a:	f005 f91d 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001224:	f7ff fd9c 	bl	8000d60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001228:	2300      	movs	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 20;
 8001234:	2314      	movs	r3, #20
 8001236:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800123c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001240:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001246:	2300      	movs	r3, #0
 8001248:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800124e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001252:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001258:	2300      	movs	r3, #0
 800125a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4619      	mov	r1, r3
 8001264:	4807      	ldr	r0, [pc, #28]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001266:	f006 f90f 	bl	8007488 <HAL_TIMEx_ConfigBreakDeadTime>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001270:	f7ff fd76 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001274:	4803      	ldr	r0, [pc, #12]	@ (8001284 <MX_TIM1_Init+0x158>)
 8001276:	f000 f933 	bl	80014e0 <HAL_TIM_MspPostInit>

}
 800127a:	bf00      	nop
 800127c:	3760      	adds	r7, #96	@ 0x60
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	200002b8 	.word	0x200002b8
 8001288:	40012c00 	.word	0x40012c00

0800128c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012aa:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <MX_TIM3_Init+0x90>)
 80012ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001320 <MX_TIM3_Init+0x94>)
 80012ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012b0:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_TIM3_Init+0x90>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <MX_TIM3_Init+0x90>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012bc:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_TIM3_Init+0x90>)
 80012be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <MX_TIM3_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_TIM3_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4619      	mov	r1, r3
 80012e6:	480d      	ldr	r0, [pc, #52]	@ (800131c <MX_TIM3_Init+0x90>)
 80012e8:	f005 fe69 	bl	8006fbe <HAL_TIMEx_HallSensor_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80012f2:	f7ff fd35 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80012f6:	2350      	movs	r3, #80	@ 0x50
 80012f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	4619      	mov	r1, r3
 8001302:	4806      	ldr	r0, [pc, #24]	@ (800131c <MX_TIM3_Init+0x90>)
 8001304:	f006 f82a 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800130e:	f7ff fd27 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	3720      	adds	r7, #32
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000304 	.word	0x20000304
 8001320:	40000400 	.word	0x40000400

08001324 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001334:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001336:	4a15      	ldr	r2, [pc, #84]	@ (800138c <MX_TIM7_Init+0x68>)
 8001338:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 800133a:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <MX_TIM7_Init+0x64>)
 800133c:	22a9      	movs	r2, #169	@ 0xa9
 800133e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001346:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001348:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800134c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001356:	f004 fbc1 	bl	8005adc <HAL_TIM_Base_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001360:	f7ff fcfe 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	4619      	mov	r1, r3
 8001370:	4805      	ldr	r0, [pc, #20]	@ (8001388 <MX_TIM7_Init+0x64>)
 8001372:	f005 fff3 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800137c:	f7ff fcf0 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000350 	.word	0x20000350
 800138c:	40001400 	.word	0x40001400

08001390 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0a      	ldr	r2, [pc, #40]	@ (80013c8 <HAL_TIM_PWM_MspInit+0x38>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d10b      	bne.n	80013ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013a2:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <HAL_TIM_PWM_MspInit+0x3c>)
 80013a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a6:	4a09      	ldr	r2, [pc, #36]	@ (80013cc <HAL_TIM_PWM_MspInit+0x3c>)
 80013a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ae:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <HAL_TIM_PWM_MspInit+0x3c>)
 80013b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80013ba:	bf00      	nop
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40012c00 	.word	0x40012c00
 80013cc:	40021000 	.word	0x40021000

080013d0 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a26      	ldr	r2, [pc, #152]	@ (8001488 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d145      	bne.n	800147e <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013f2:	4b26      	ldr	r3, [pc, #152]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	4a25      	ldr	r2, [pc, #148]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013fe:	4b23      	ldr	r3, [pc, #140]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b20      	ldr	r3, [pc, #128]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a1f      	ldr	r2, [pc, #124]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a19      	ldr	r2, [pc, #100]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b17      	ldr	r3, [pc, #92]	@ (800148c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800143a:	2350      	movs	r3, #80	@ 0x50
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800144a:	2302      	movs	r3, #2
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001458:	f003 f920 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800145c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800146e:	2302      	movs	r3, #2
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	@ (8001490 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 800147a:	f003 f90f 	bl	800469c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800147e:	bf00      	nop
 8001480:	3728      	adds	r7, #40	@ 0x28
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40000400 	.word	0x40000400
 800148c:	40021000 	.word	0x40021000
 8001490:	48000800 	.word	0x48000800

08001494 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a0d      	ldr	r2, [pc, #52]	@ (80014d8 <HAL_TIM_Base_MspInit+0x44>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d113      	bne.n	80014ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <HAL_TIM_Base_MspInit+0x48>)
 80014a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014aa:	4a0c      	ldr	r2, [pc, #48]	@ (80014dc <HAL_TIM_Base_MspInit+0x48>)
 80014ac:	f043 0320 	orr.w	r3, r3, #32
 80014b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_TIM_Base_MspInit+0x48>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	f003 0320 	and.w	r3, r3, #32
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	2037      	movs	r0, #55	@ 0x37
 80014c4:	f002 fd90 	bl	8003fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80014c8:	2037      	movs	r0, #55	@ 0x37
 80014ca:	f002 fda7 	bl	800401c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40001400 	.word	0x40001400
 80014dc:	40021000 	.word	0x40021000

080014e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a29      	ldr	r2, [pc, #164]	@ (80015a4 <HAL_TIM_MspPostInit+0xc4>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d14b      	bne.n	800159a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001502:	4b29      	ldr	r3, [pc, #164]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	4a28      	ldr	r2, [pc, #160]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150e:	4b26      	ldr	r3, [pc, #152]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	4b23      	ldr	r3, [pc, #140]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	4a22      	ldr	r2, [pc, #136]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001526:	4b20      	ldr	r3, [pc, #128]	@ (80015a8 <HAL_TIM_MspPostInit+0xc8>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001532:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001544:	2306      	movs	r3, #6
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4817      	ldr	r0, [pc, #92]	@ (80015ac <HAL_TIM_MspPostInit+0xcc>)
 8001550:	f003 f8a4 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001566:	2304      	movs	r3, #4
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	480e      	ldr	r0, [pc, #56]	@ (80015ac <HAL_TIM_MspPostInit+0xcc>)
 8001572:	f003 f893 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001576:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800157a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001588:	2306      	movs	r3, #6
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001596:	f003 f881 	bl	800469c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	@ 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40012c00 	.word	0x40012c00
 80015a8:	40021000 	.word	0x40021000
 80015ac:	48000400 	.word	0x48000400

080015b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015b4:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015b6:	4a23      	ldr	r2, [pc, #140]	@ (8001644 <MX_USART2_UART_Init+0x94>)
 80015b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ba:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015d6:	220c      	movs	r2, #12
 80015d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015da:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e0:	4b17      	ldr	r3, [pc, #92]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015e6:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015ec:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015f2:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015f8:	4811      	ldr	r0, [pc, #68]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 80015fa:	f006 f844 	bl	8007686 <HAL_UART_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001604:	f7ff fbac 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001608:	2100      	movs	r1, #0
 800160a:	480d      	ldr	r0, [pc, #52]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 800160c:	f008 f8bb 	bl	8009786 <HAL_UARTEx_SetTxFifoThreshold>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001616:	f7ff fba3 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800161a:	2100      	movs	r1, #0
 800161c:	4808      	ldr	r0, [pc, #32]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 800161e:	f008 f8f0 	bl	8009802 <HAL_UARTEx_SetRxFifoThreshold>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001628:	f7ff fb9a 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800162c:	4804      	ldr	r0, [pc, #16]	@ (8001640 <MX_USART2_UART_Init+0x90>)
 800162e:	f008 f871 	bl	8009714 <HAL_UARTEx_DisableFifoMode>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001638:	f7ff fb92 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	2000039c 	.word	0x2000039c
 8001644:	40004400 	.word	0x40004400

08001648 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800164c:	4b22      	ldr	r3, [pc, #136]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 800164e:	4a23      	ldr	r2, [pc, #140]	@ (80016dc <MX_USART3_UART_Init+0x94>)
 8001650:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001652:	4b21      	ldr	r3, [pc, #132]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001654:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001658:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800165a:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001660:	4b1d      	ldr	r3, [pc, #116]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001666:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800166c:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 800166e:	220c      	movs	r2, #12
 8001670:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001672:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167e:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001686:	2200      	movs	r2, #0
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001690:	4811      	ldr	r0, [pc, #68]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 8001692:	f005 fff8 	bl	8007686 <HAL_UART_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800169c:	f7ff fb60 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016a0:	2100      	movs	r1, #0
 80016a2:	480d      	ldr	r0, [pc, #52]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 80016a4:	f008 f86f 	bl	8009786 <HAL_UARTEx_SetTxFifoThreshold>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80016ae:	f7ff fb57 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016b2:	2100      	movs	r1, #0
 80016b4:	4808      	ldr	r0, [pc, #32]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 80016b6:	f008 f8a4 	bl	8009802 <HAL_UARTEx_SetRxFifoThreshold>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80016c0:	f7ff fb4e 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_USART3_UART_Init+0x90>)
 80016c6:	f008 f825 	bl	8009714 <HAL_UARTEx_DisableFifoMode>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80016d0:	f7ff fb46 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000430 	.word	0x20000430
 80016dc:	40004800 	.word	0x40004800

080016e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b0a0      	sub	sp, #128	@ 0x80
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f8:	f107 0318 	add.w	r3, r7, #24
 80016fc:	2254      	movs	r2, #84	@ 0x54
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f008 fb8a 	bl	8009e1a <memset>
  if(uartHandle->Instance==USART2)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a45      	ldr	r2, [pc, #276]	@ (8001820 <HAL_UART_MspInit+0x140>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d13f      	bne.n	8001790 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001710:	2302      	movs	r3, #2
 8001712:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001718:	f107 0318 	add.w	r3, r7, #24
 800171c:	4618      	mov	r0, r3
 800171e:	f003 ff8f 	bl	8005640 <HAL_RCCEx_PeriphCLKConfig>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001728:	f7ff fb1a 	bl	8000d60 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800172c:	4b3d      	ldr	r3, [pc, #244]	@ (8001824 <HAL_UART_MspInit+0x144>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001730:	4a3c      	ldr	r2, [pc, #240]	@ (8001824 <HAL_UART_MspInit+0x144>)
 8001732:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001736:	6593      	str	r3, [r2, #88]	@ 0x58
 8001738:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <HAL_UART_MspInit+0x144>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001740:	617b      	str	r3, [r7, #20]
 8001742:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001744:	4b37      	ldr	r3, [pc, #220]	@ (8001824 <HAL_UART_MspInit+0x144>)
 8001746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001748:	4a36      	ldr	r2, [pc, #216]	@ (8001824 <HAL_UART_MspInit+0x144>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001750:	4b34      	ldr	r3, [pc, #208]	@ (8001824 <HAL_UART_MspInit+0x144>)
 8001752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	613b      	str	r3, [r7, #16]
 800175a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800175c:	230c      	movs	r3, #12
 800175e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800176c:	2307      	movs	r3, #7
 800176e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001774:	4619      	mov	r1, r3
 8001776:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800177a:	f002 ff8f 	bl	800469c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	2026      	movs	r0, #38	@ 0x26
 8001784:	f002 fc30 	bl	8003fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001788:	2026      	movs	r0, #38	@ 0x26
 800178a:	f002 fc47 	bl	800401c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800178e:	e043      	b.n	8001818 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a24      	ldr	r2, [pc, #144]	@ (8001828 <HAL_UART_MspInit+0x148>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d13e      	bne.n	8001818 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800179a:	2304      	movs	r3, #4
 800179c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	4618      	mov	r0, r3
 80017a8:	f003 ff4a 	bl	8005640 <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80017b2:	f7ff fad5 	bl	8000d60 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	4a14      	ldr	r2, [pc, #80]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017d4:	f043 0304 	orr.w	r3, r3, #4
 80017d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017da:	4b12      	ldr	r3, [pc, #72]	@ (8001824 <HAL_UART_MspInit+0x144>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	f003 0304 	and.w	r3, r3, #4
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017e6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017f8:	2307      	movs	r3, #7
 80017fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001800:	4619      	mov	r1, r3
 8001802:	480a      	ldr	r0, [pc, #40]	@ (800182c <HAL_UART_MspInit+0x14c>)
 8001804:	f002 ff4a 	bl	800469c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001808:	2200      	movs	r2, #0
 800180a:	2100      	movs	r1, #0
 800180c:	2027      	movs	r0, #39	@ 0x27
 800180e:	f002 fbeb 	bl	8003fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001812:	2027      	movs	r0, #39	@ 0x27
 8001814:	f002 fc02 	bl	800401c <HAL_NVIC_EnableIRQ>
}
 8001818:	bf00      	nop
 800181a:	3780      	adds	r7, #128	@ 0x80
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40004400 	.word	0x40004400
 8001824:	40021000 	.word	0x40021000
 8001828:	40004800 	.word	0x40004800
 800182c:	48000800 	.word	0x48000800

08001830 <ADC_Start>:
uint8_t adc_value_available = 0;
uint16_t adc_phase_values[PHASE_QUANTITY];
uint16_t adc_bus_values[BUS_QUANTITY];

int ADC_Start()
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	memset(adc_phase_values, 0, sizeof(adc_phase_values)); // Set all values of adc_values to 0
 8001834:	2204      	movs	r2, #4
 8001836:	2100      	movs	r1, #0
 8001838:	480c      	ldr	r0, [pc, #48]	@ (800186c <ADC_Start+0x3c>)
 800183a:	f008 faee 	bl	8009e1a <memset>
	memset(adc_bus_values, 0, sizeof(adc_bus_values)); // Set all values of adc_values to 0
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <ADC_Start+0x40>)
 8001840:	2200      	movs	r2, #0
 8001842:	801a      	strh	r2, [r3, #0]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001844:	217f      	movs	r1, #127	@ 0x7f
 8001846:	480b      	ldr	r0, [pc, #44]	@ (8001874 <ADC_Start+0x44>)
 8001848:	f002 f97a 	bl	8003b40 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, ( uint32_t *)adc_phase_values, PHASE_QUANTITY);
 800184c:	2202      	movs	r2, #2
 800184e:	4907      	ldr	r1, [pc, #28]	@ (800186c <ADC_Start+0x3c>)
 8001850:	4808      	ldr	r0, [pc, #32]	@ (8001874 <ADC_Start+0x44>)
 8001852:	f000 fffd 	bl	8002850 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, ( uint32_t *)adc_bus_values, BUS_QUANTITY);
 8001856:	2201      	movs	r2, #1
 8001858:	4905      	ldr	r1, [pc, #20]	@ (8001870 <ADC_Start+0x40>)
 800185a:	4807      	ldr	r0, [pc, #28]	@ (8001878 <ADC_Start+0x48>)
 800185c:	f000 fff8 	bl	8002850 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start(&htim1);
 8001860:	4806      	ldr	r0, [pc, #24]	@ (800187c <ADC_Start+0x4c>)
 8001862:	f004 f993 	bl	8005b8c <HAL_TIM_Base_Start>
	return 0;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200004c4 	.word	0x200004c4
 8001870:	200004c8 	.word	0x200004c8
 8001874:	2000012c 	.word	0x2000012c
 8001878:	20000198 	.word	0x20000198
 800187c:	200002b8 	.word	0x200002b8

08001880 <ADC_Read>:

int ADC_Read(h_shell_t *h_shell,char **argv,int argcn)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]

	return 0;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <PWM_Set_Pulse>:
#include <stdlib.h>

PWM_HandleTypeDef pwm_handle;
uint32_t speed; // between 0-100 for motor speed. 0 is max speed in reverse, 50 is neutral and 100 is max speed in the other direction.
int PWM_Set_Pulse(uint32_t speed)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80018a4:	b672      	cpsid	i
}
 80018a6:	bf00      	nop
	//on disable l'intteruption pour viter la modification des variables global dans l'interrupt du timer 7
    __disable_irq();  // Disable interrupts
    pwm_handle.pulse1 = MAX_PULSE* speed/100;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f242 1233 	movw	r2, #8499	@ 0x2133
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	4a13      	ldr	r2, [pc, #76]	@ (8001900 <PWM_Set_Pulse+0x64>)
 80018b4:	fba2 2303 	umull	r2, r3, r2, r3
 80018b8:	095b      	lsrs	r3, r3, #5
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018be:	801a      	strh	r2, [r3, #0]
    pwm_handle.pulse2 = MAX_PULSE - pwm_handle.pulse1;
 80018c0:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 80018c8:	3333      	adds	r3, #51	@ 0x33
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018ce:	805a      	strh	r2, [r3, #2]
    pwm_handle.previous_pulse1 = htim1.Instance->CCR1;
 80018d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <PWM_Set_Pulse+0x6c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018da:	809a      	strh	r2, [r3, #4]
    pwm_handle.previous_pulse2 = htim1.Instance->CCR2;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <PWM_Set_Pulse+0x6c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018e6:	80da      	strh	r2, [r3, #6]
  __ASM volatile ("cpsie i" : : : "memory");
 80018e8:	b662      	cpsie	i
}
 80018ea:	bf00      	nop
	 __enable_irq();   // Enable interrupts

	 pwm_handle.interrupt_counter = 0;
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <PWM_Set_Pulse+0x68>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	819a      	strh	r2, [r3, #12]
	 return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	51eb851f 	.word	0x51eb851f
 8001904:	200004cc 	.word	0x200004cc
 8001908:	200002b8 	.word	0x200002b8

0800190c <PWM_Speed_Control>:

int PWM_Speed_Control(h_shell_t *h_shell,char **argv,int argc)
{
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b0a0      	sub	sp, #128	@ 0x80
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
	uint32_t new_speed = atoi(argv[1]);//speed in expected in % of max speed
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	3304      	adds	r3, #4
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f007 fffc 	bl	800991c <atoi>
 8001924:	4603      	mov	r3, r0
 8001926:	67fb      	str	r3, [r7, #124]	@ 0x7c

	if(argc != 2)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d018      	beq.n	8001960 <PWM_Speed_Control+0x54>
	{
		uint8_t error_message[] = "Error : speed function expect exactly 1 parameter \r\n";
 800192e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a20 <PWM_Speed_Control+0x114>)
 8001930:	f107 0410 	add.w	r4, r7, #16
 8001934:	461d      	mov	r5, r3
 8001936:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001938:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800193a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800193c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800193e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001942:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001946:	6020      	str	r0, [r4, #0]
 8001948:	3404      	adds	r4, #4
 800194a:	7021      	strb	r1, [r4, #0]
		HAL_UART_Transmit(&huart2, error_message, sizeof(error_message), HAL_MAX_DELAY);
 800194c:	f107 0110 	add.w	r1, r7, #16
 8001950:	f04f 33ff 	mov.w	r3, #4294967295
 8001954:	2235      	movs	r2, #53	@ 0x35
 8001956:	4833      	ldr	r0, [pc, #204]	@ (8001a24 <PWM_Speed_Control+0x118>)
 8001958:	f005 fee5 	bl	8007726 <HAL_UART_Transmit>

		return 1;
 800195c:	2301      	movs	r3, #1
 800195e:	e05a      	b.n	8001a16 <PWM_Speed_Control+0x10a>
	}

	else if(speed > 90 || speed < 10)//on vrifie qu'on met pas la vitesse ne soit pas au dessus de 95% de la max par scurit
 8001960:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b5a      	cmp	r3, #90	@ 0x5a
 8001966:	d803      	bhi.n	8001970 <PWM_Speed_Control+0x64>
 8001968:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b09      	cmp	r3, #9
 800196e:	d815      	bhi.n	800199c <PWM_Speed_Control+0x90>
	{
		uint8_t error_message[] = "speed function must not exceed 90% of max value  \r\n";
 8001970:	4b2e      	ldr	r3, [pc, #184]	@ (8001a2c <PWM_Speed_Control+0x120>)
 8001972:	f107 0410 	add.w	r4, r7, #16
 8001976:	461d      	mov	r5, r3
 8001978:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800197a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800197e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001984:	682b      	ldr	r3, [r5, #0]
 8001986:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, error_message, sizeof(error_message), HAL_MAX_DELAY);
 8001988:	f107 0110 	add.w	r1, r7, #16
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
 8001990:	2234      	movs	r2, #52	@ 0x34
 8001992:	4824      	ldr	r0, [pc, #144]	@ (8001a24 <PWM_Speed_Control+0x118>)
 8001994:	f005 fec7 	bl	8007726 <HAL_UART_Transmit>
		return 1;
 8001998:	2301      	movs	r3, #1
 800199a:	e03c      	b.n	8001a16 <PWM_Speed_Control+0x10a>

	}
	else if((speed < 50 && new_speed > 50 )|| (speed > 50 && new_speed < 50 ))
 800199c:	4b22      	ldr	r3, [pc, #136]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b31      	cmp	r3, #49	@ 0x31
 80019a2:	d802      	bhi.n	80019aa <PWM_Speed_Control+0x9e>
 80019a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019a6:	2b32      	cmp	r3, #50	@ 0x32
 80019a8:	d806      	bhi.n	80019b8 <PWM_Speed_Control+0xac>
 80019aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b32      	cmp	r3, #50	@ 0x32
 80019b0:	d914      	bls.n	80019dc <PWM_Speed_Control+0xd0>
 80019b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019b4:	2b31      	cmp	r3, #49	@ 0x31
 80019b6:	d811      	bhi.n	80019dc <PWM_Speed_Control+0xd0>
	{
		uint8_t error_message[] = "speed function must not change the direction of rotation, please go to neutral by entering 50 before\r\n";
 80019b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001a30 <PWM_Speed_Control+0x124>)
 80019ba:	f107 0310 	add.w	r3, r7, #16
 80019be:	4611      	mov	r1, r2
 80019c0:	2267      	movs	r2, #103	@ 0x67
 80019c2:	4618      	mov	r0, r3
 80019c4:	f008 fb11 	bl	8009fea <memcpy>
		HAL_UART_Transmit(&huart2, error_message, sizeof(error_message), HAL_MAX_DELAY);
 80019c8:	f107 0110 	add.w	r1, r7, #16
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295
 80019d0:	2267      	movs	r2, #103	@ 0x67
 80019d2:	4814      	ldr	r0, [pc, #80]	@ (8001a24 <PWM_Speed_Control+0x118>)
 80019d4:	f005 fea7 	bl	8007726 <HAL_UART_Transmit>
		return 1;
 80019d8:	2301      	movs	r3, #1
 80019da:	e01c      	b.n	8001a16 <PWM_Speed_Control+0x10a>
	}
	speed = new_speed;
 80019dc:	4a12      	ldr	r2, [pc, #72]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 80019de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019e0:	6013      	str	r3, [r2, #0]
	PWM_Set_Pulse(speed);
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff ff58 	bl	800189c <PWM_Set_Pulse>
	int uartTxStringLength = snprintf((char *)h_shell->uartTxBuffer, UART_TX_BUFFER_SIZE, "speed set to %lu of max value \r\n",(unsigned long)speed);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f203 1085 	addw	r0, r3, #389	@ 0x185
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <PWM_Speed_Control+0x11c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001a34 <PWM_Speed_Control+0x128>)
 80019f8:	2140      	movs	r1, #64	@ 0x40
 80019fa:	f008 f997 	bl	8009d2c <sniprintf>
 80019fe:	67b8      	str	r0, [r7, #120]	@ 0x78
	HAL_UART_Transmit(&huart2, h_shell->uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f203 1185 	addw	r1, r3, #389	@ 0x185
 8001a06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	4805      	ldr	r0, [pc, #20]	@ (8001a24 <PWM_Speed_Control+0x118>)
 8001a10:	f005 fe89 	bl	8007726 <HAL_UART_Transmit>
	return 0;
 8001a14:	2300      	movs	r3, #0


}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3780      	adds	r7, #128	@ 0x80
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	0800ae44 	.word	0x0800ae44
 8001a24:	2000039c 	.word	0x2000039c
 8001a28:	200004dc 	.word	0x200004dc
 8001a2c:	0800ae7c 	.word	0x0800ae7c
 8001a30:	0800aeb0 	.word	0x0800aeb0
 8001a34:	0800ae20 	.word	0x0800ae20

08001a38 <PWM_Start>:

int PWM_Start(h_shell_t *h_shell,char **argv,int argc)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a44:	2100      	movs	r1, #0
 8001a46:	4819      	ldr	r0, [pc, #100]	@ (8001aac <PWM_Start+0x74>)
 8001a48:	f004 fa08 	bl	8005e5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4817      	ldr	r0, [pc, #92]	@ (8001aac <PWM_Start+0x74>)
 8001a50:	f005 fb64 	bl	800711c <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001a54:	2104      	movs	r1, #4
 8001a56:	4815      	ldr	r0, [pc, #84]	@ (8001aac <PWM_Start+0x74>)
 8001a58:	f004 fa00 	bl	8005e5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001a5c:	2104      	movs	r1, #4
 8001a5e:	4813      	ldr	r0, [pc, #76]	@ (8001aac <PWM_Start+0x74>)
 8001a60:	f005 fb5c 	bl	800711c <HAL_TIMEx_PWMN_Start>

	pwm_handle.interrupt_counter = 0;
 8001a64:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <PWM_Start+0x78>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	819a      	strh	r2, [r3, #12]

	pwm_handle.previous_pulse1 = htim1.Instance->CCR1;
 8001a6a:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <PWM_Start+0x74>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <PWM_Start+0x78>)
 8001a74:	809a      	strh	r2, [r3, #4]
	pwm_handle.previous_pulse2 = htim1.Instance->CCR2;
 8001a76:	4b0d      	ldr	r3, [pc, #52]	@ (8001aac <PWM_Start+0x74>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab0 <PWM_Start+0x78>)
 8001a80:	80da      	strh	r2, [r3, #6]
	pwm_handle.pulse1 = htim1.Instance->CCR1;
 8001a82:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <PWM_Start+0x74>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	4b09      	ldr	r3, [pc, #36]	@ (8001ab0 <PWM_Start+0x78>)
 8001a8c:	801a      	strh	r2, [r3, #0]
	pwm_handle.pulse2 = htim1.Instance->CCR2;
 8001a8e:	4b07      	ldr	r3, [pc, #28]	@ (8001aac <PWM_Start+0x74>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <PWM_Start+0x78>)
 8001a98:	805a      	strh	r2, [r3, #2]

	HAL_TIM_Base_Start_IT(&htim7);
 8001a9a:	4806      	ldr	r0, [pc, #24]	@ (8001ab4 <PWM_Start+0x7c>)
 8001a9c:	f004 f90e 	bl	8005cbc <HAL_TIM_Base_Start_IT>
	return 0;
 8001aa0:	2300      	movs	r3, #0

}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	200002b8 	.word	0x200002b8
 8001ab0:	200004cc 	.word	0x200004cc
 8001ab4:	20000350 	.word	0x20000350

08001ab8 <PWM_Stop>:

int PWM_Stop(h_shell_t *h_shell,char **argv,int argc)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	480b      	ldr	r0, [pc, #44]	@ (8001af4 <PWM_Stop+0x3c>)
 8001ac8:	f004 fada 	bl	8006080 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001acc:	2100      	movs	r1, #0
 8001ace:	4809      	ldr	r0, [pc, #36]	@ (8001af4 <PWM_Stop+0x3c>)
 8001ad0:	f005 fbe6 	bl	80072a0 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	4807      	ldr	r0, [pc, #28]	@ (8001af4 <PWM_Stop+0x3c>)
 8001ad8:	f004 fad2 	bl	8006080 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001adc:	2104      	movs	r1, #4
 8001ade:	4805      	ldr	r0, [pc, #20]	@ (8001af4 <PWM_Stop+0x3c>)
 8001ae0:	f005 fbde 	bl	80072a0 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_Base_Stop(&htim7);
 8001ae4:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <PWM_Stop+0x40>)
 8001ae6:	f004 f8c1 	bl	8005c6c <HAL_TIM_Base_Stop>
	return 0;
 8001aea:	2300      	movs	r3, #0

}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200002b8 	.word	0x200002b8
 8001af8:	20000350 	.word	0x20000350

08001afc <Shell_Add>:




int Shell_Add(h_shell_t *h_shell, char *name, shell_func_pointer_t pfunc, char *description)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
 8001b08:	603b      	str	r3, [r7, #0]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2b1f      	cmp	r3, #31
 8001b10:	dc27      	bgt.n	8001b62 <Shell_Add+0x66>
	{
		h_shell->shell_func_list[h_shell->shell_func_list_size].name = name;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	68f9      	ldr	r1, [r7, #12]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	3304      	adds	r3, #4
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68f9      	ldr	r1, [r7, #12]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	4413      	add	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	3308      	adds	r3, #8
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68f9      	ldr	r1, [r7, #12]
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	330c      	adds	r3, #12
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	601a      	str	r2, [r3, #0]
		return 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e001      	b.n	8001b66 <Shell_Add+0x6a>
	}
	return -1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <Shell_Help>:

int Shell_Help(h_shell_t *h_shell,char **argv,int argc)
{
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b089      	sub	sp, #36	@ 0x24
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < h_shell->shell_func_list_size; i++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e030      	b.n	8001be8 <Shell_Help+0x74>
	{
		int size;
		memset(h_shell->uartTxBuffer, 0, UART_TX_BUFFER_SIZE);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f203 1385 	addw	r3, r3, #389	@ 0x185
 8001b8c:	2240      	movs	r2, #64	@ 0x40
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f008 f942 	bl	8009e1a <memset>
		size = snprintf((char *)h_shell->uartTxBuffer, UART_TX_BUFFER_SIZE, "%s: %s\r\n",
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f203 1085 	addw	r0, r3, #389	@ 0x185
 8001b9c:	68f9      	ldr	r1, [r7, #12]
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	3304      	adds	r3, #4
 8001bac:	681c      	ldr	r4, [r3, #0]
 8001bae:	68f9      	ldr	r1, [r7, #12]
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	440b      	add	r3, r1
 8001bbc:	330c      	adds	r3, #12
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	4623      	mov	r3, r4
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bfc <Shell_Help+0x88>)
 8001bc6:	2140      	movs	r1, #64	@ 0x40
 8001bc8:	f008 f8b0 	bl	8009d2c <sniprintf>
 8001bcc:	6138      	str	r0, [r7, #16]
		                h_shell->shell_func_list[i].name,
		                h_shell->shell_func_list[i].description);

		HAL_UART_Transmit(&huart2, h_shell->uartTxBuffer,size, HAL_MAX_DELAY);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f203 1185 	addw	r1, r3, #389	@ 0x185
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bdc:	4808      	ldr	r0, [pc, #32]	@ (8001c00 <Shell_Help+0x8c>)
 8001bde:	f005 fda2 	bl	8007726 <HAL_UART_Transmit>
	for (i = 0; i < h_shell->shell_func_list_size; i++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	dbc9      	blt.n	8001b86 <Shell_Help+0x12>

	}

	return 0;
 8001bf2:	2300      	movs	r3, #0
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	371c      	adds	r7, #28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd90      	pop	{r4, r7, pc}
 8001bfc:	0800af18 	.word	0x0800af18
 8001c00:	2000039c 	.word	0x2000039c

08001c04 <Shell_Init>:


void Shell_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
	memset(argv, 0, MAX_ARGS*sizeof(char*));
 8001c08:	2224      	movs	r2, #36	@ 0x24
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4830      	ldr	r0, [pc, #192]	@ (8001cd0 <Shell_Init+0xcc>)
 8001c0e:	f008 f904 	bl	8009e1a <memset>
	memset(h_shell->cmdBuffer, 0, CMD_BUFFER_SIZE*sizeof(char));
 8001c12:	4b30      	ldr	r3, [pc, #192]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f203 13c5 	addw	r3, r3, #453	@ 0x1c5
 8001c1a:	2240      	movs	r2, #64	@ 0x40
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f008 f8fb 	bl	8009e1a <memset>
	memset(h_shell->uartRxBuffer, 0, UART_RX_BUFFER_SIZE*sizeof(char));
 8001c24:	4b2b      	ldr	r3, [pc, #172]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f008 f8f2 	bl	8009e1a <memset>
	memset(h_shell->uartTxBuffer, 0, UART_TX_BUFFER_SIZE*sizeof(char));
 8001c36:	4b27      	ldr	r3, [pc, #156]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f203 1385 	addw	r3, r3, #389	@ 0x185
 8001c3e:	2240      	movs	r2, #64	@ 0x40
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f008 f8e9 	bl	8009e1a <memset>

	Shell_Add(h_shell, "help", Shell_Help, "Display help for known functions of the shell");
 8001c48:	4b22      	ldr	r3, [pc, #136]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c4a:	6818      	ldr	r0, [r3, #0]
 8001c4c:	4b22      	ldr	r3, [pc, #136]	@ (8001cd8 <Shell_Init+0xd4>)
 8001c4e:	4a23      	ldr	r2, [pc, #140]	@ (8001cdc <Shell_Init+0xd8>)
 8001c50:	4923      	ldr	r1, [pc, #140]	@ (8001ce0 <Shell_Init+0xdc>)
 8001c52:	f7ff ff53 	bl	8001afc <Shell_Add>
	Shell_Add(h_shell, "PWM_speed_control", PWM_Speed_Control, "Set the speed of the motor in %. 0 being Full reverse speed, 50 neutral and 100 full forward speed");
 8001c56:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c58:	6818      	ldr	r0, [r3, #0]
 8001c5a:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <Shell_Init+0xe0>)
 8001c5c:	4a22      	ldr	r2, [pc, #136]	@ (8001ce8 <Shell_Init+0xe4>)
 8001c5e:	4923      	ldr	r1, [pc, #140]	@ (8001cec <Shell_Init+0xe8>)
 8001c60:	f7ff ff4c 	bl	8001afc <Shell_Add>
	Shell_Add(h_shell, "PWM_Start", PWM_Start, "Start PWM generation output to control motor speed");
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <Shell_Init+0xec>)
 8001c6a:	4a22      	ldr	r2, [pc, #136]	@ (8001cf4 <Shell_Init+0xf0>)
 8001c6c:	4922      	ldr	r1, [pc, #136]	@ (8001cf8 <Shell_Init+0xf4>)
 8001c6e:	f7ff ff45 	bl	8001afc <Shell_Add>
	Shell_Add(h_shell, "PWM_Stop", PWM_Stop, "Stop PWM generation output to disable motor");
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c74:	6818      	ldr	r0, [r3, #0]
 8001c76:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <Shell_Init+0xf8>)
 8001c78:	4a21      	ldr	r2, [pc, #132]	@ (8001d00 <Shell_Init+0xfc>)
 8001c7a:	4922      	ldr	r1, [pc, #136]	@ (8001d04 <Shell_Init+0x100>)
 8001c7c:	f7ff ff3e 	bl	8001afc <Shell_Add>
	Shell_Add(h_shell, "ADC_Read", ADC_Read, "Display ADC_values concerning motor currents.");
 8001c80:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c82:	6818      	ldr	r0, [r3, #0]
 8001c84:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <Shell_Init+0x104>)
 8001c86:	4a21      	ldr	r2, [pc, #132]	@ (8001d0c <Shell_Init+0x108>)
 8001c88:	4921      	ldr	r1, [pc, #132]	@ (8001d10 <Shell_Init+0x10c>)
 8001c8a:	f7ff ff37 	bl	8001afc <Shell_Add>



	HAL_UART_Receive_IT(&huart2, h_shell->uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001c8e:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <Shell_Init+0xd0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001c96:	2201      	movs	r2, #1
 8001c98:	4619      	mov	r1, r3
 8001c9a:	481e      	ldr	r0, [pc, #120]	@ (8001d14 <Shell_Init+0x110>)
 8001c9c:	f005 fdd2 	bl	8007844 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 8001ca0:	481d      	ldr	r0, [pc, #116]	@ (8001d18 <Shell_Init+0x114>)
 8001ca2:	f7fe fac7 	bl	8000234 <strlen>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	491a      	ldr	r1, [pc, #104]	@ (8001d18 <Shell_Init+0x114>)
 8001cb0:	4818      	ldr	r0, [pc, #96]	@ (8001d14 <Shell_Init+0x110>)
 8001cb2:	f005 fd38 	bl	8007726 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 8001cb6:	4819      	ldr	r0, [pc, #100]	@ (8001d1c <Shell_Init+0x118>)
 8001cb8:	f7fe fabc 	bl	8000234 <strlen>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc4:	4915      	ldr	r1, [pc, #84]	@ (8001d1c <Shell_Init+0x118>)
 8001cc6:	4813      	ldr	r0, [pc, #76]	@ (8001d14 <Shell_Init+0x110>)
 8001cc8:	f005 fd2d 	bl	8007726 <HAL_UART_Transmit>
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	200004e4 	.word	0x200004e4
 8001cd4:	200004e0 	.word	0x200004e0
 8001cd8:	0800af24 	.word	0x0800af24
 8001cdc:	08001b75 	.word	0x08001b75
 8001ce0:	0800af54 	.word	0x0800af54
 8001ce4:	0800af5c 	.word	0x0800af5c
 8001ce8:	0800190d 	.word	0x0800190d
 8001cec:	0800afc0 	.word	0x0800afc0
 8001cf0:	0800afd4 	.word	0x0800afd4
 8001cf4:	08001a39 	.word	0x08001a39
 8001cf8:	0800b008 	.word	0x0800b008
 8001cfc:	0800b014 	.word	0x0800b014
 8001d00:	08001ab9 	.word	0x08001ab9
 8001d04:	0800b040 	.word	0x0800b040
 8001d08:	0800b04c 	.word	0x0800b04c
 8001d0c:	08001881 	.word	0x08001881
 8001d10:	0800b07c 	.word	0x0800b07c
 8001d14:	2000039c 	.word	0x2000039c
 8001d18:	20000028 	.word	0x20000028
 8001d1c:	20000004 	.word	0x20000004

08001d20 <Shell_Exec>:

static int Shell_Exec(h_shell_t *h_shell,char **argv,int argc)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
	// Lookup and execute the command
	char *user_func = argv[0]; // First token is the command
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < h_shell->shell_func_list_size; i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	e034      	b.n	8001da2 <Shell_Exec+0x82>
	{
		if (strcmp(h_shell->shell_func_list[i].name, user_func) == 0)
 8001d38:	68f9      	ldr	r1, [r7, #12]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	3304      	adds	r3, #4
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6979      	ldr	r1, [r7, #20]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fa67 	bl	8000220 <strcmp>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d121      	bne.n	8001d9c <Shell_Exec+0x7c>
		{
			// Execute the command
			int result = h_shell->shell_func_list[i].func(h_shell,argv,argc );
 8001d58:	68f9      	ldr	r1, [r7, #12]
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	3308      	adds	r3, #8
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	68b9      	ldr	r1, [r7, #8]
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	4798      	blx	r3
 8001d72:	6138      	str	r0, [r7, #16]

			// Clean up dynamically allocated memory
			for (int j = 0; j < argc; j++)
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
 8001d78:	e00a      	b.n	8001d90 <Shell_Exec+0x70>
			{
				free(argv[j]);
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	4413      	add	r3, r2
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f007 fdd5 	bl	8009934 <free>
			for (int j = 0; j < argc; j++)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	61bb      	str	r3, [r7, #24]
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	dbf0      	blt.n	8001d7a <Shell_Exec+0x5a>
			}
			return result;
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	e00f      	b.n	8001dbc <Shell_Exec+0x9c>
	for (int i = 0; i < h_shell->shell_func_list_size; i++)
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	61fb      	str	r3, [r7, #28]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	69fa      	ldr	r2, [r7, #28]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	dbc5      	blt.n	8001d38 <Shell_Exec+0x18>
		}
	}
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
 8001db0:	2214      	movs	r2, #20
 8001db2:	4904      	ldr	r1, [pc, #16]	@ (8001dc4 <Shell_Exec+0xa4>)
 8001db4:	4804      	ldr	r0, [pc, #16]	@ (8001dc8 <Shell_Exec+0xa8>)
 8001db6:	f005 fcb6 	bl	8007726 <HAL_UART_Transmit>
	return 1;
 8001dba:	2301      	movs	r3, #1
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3720      	adds	r7, #32
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000098 	.word	0x20000098
 8001dc8:	2000039c 	.word	0x2000039c

08001dcc <Shell_Loop>:

void Shell_Loop(void){
 8001dcc:	b598      	push	{r3, r4, r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	if(h_shell->uartRxReceived){
 8001dd0:	4b48      	ldr	r3, [pc, #288]	@ (8001ef4 <Shell_Loop+0x128>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d079      	beq.n	8001ed0 <Shell_Loop+0x104>
		switch(h_shell->uartRxBuffer[0]){
 8001ddc:	4b45      	ldr	r3, [pc, #276]	@ (8001ef4 <Shell_Loop+0x128>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d03f      	beq.n	8001e68 <Shell_Loop+0x9c>
 8001de8:	2b0d      	cmp	r3, #13
 8001dea:	d152      	bne.n	8001e92 <Shell_Loop+0xc6>
		case ASCII_CR: // Nouvelle ligne, instruction  traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295
 8001df0:	2203      	movs	r2, #3
 8001df2:	4941      	ldr	r1, [pc, #260]	@ (8001ef8 <Shell_Loop+0x12c>)
 8001df4:	4841      	ldr	r0, [pc, #260]	@ (8001efc <Shell_Loop+0x130>)
 8001df6:	f005 fc96 	bl	8007726 <HAL_UART_Transmit>
			h_shell->cmdBuffer[h_shell->idx_cmd] = '\0';
 8001dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8001ef4 <Shell_Loop+0x128>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001e06:	4413      	add	r3, r2
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
			argc = 0;
 8001e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f00 <Shell_Loop+0x134>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
			token = strtok(h_shell->cmdBuffer, " ");
 8001e14:	4b37      	ldr	r3, [pc, #220]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f203 13c5 	addw	r3, r3, #453	@ 0x1c5
 8001e1c:	4939      	ldr	r1, [pc, #228]	@ (8001f04 <Shell_Loop+0x138>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f008 f804 	bl	8009e2c <strtok>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4a38      	ldr	r2, [pc, #224]	@ (8001f08 <Shell_Loop+0x13c>)
 8001e28:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001e2a:	e010      	b.n	8001e4e <Shell_Loop+0x82>
				argv[argc++] = token;
 8001e2c:	4b34      	ldr	r3, [pc, #208]	@ (8001f00 <Shell_Loop+0x134>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	1c5a      	adds	r2, r3, #1
 8001e32:	4933      	ldr	r1, [pc, #204]	@ (8001f00 <Shell_Loop+0x134>)
 8001e34:	600a      	str	r2, [r1, #0]
 8001e36:	4a34      	ldr	r2, [pc, #208]	@ (8001f08 <Shell_Loop+0x13c>)
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	4934      	ldr	r1, [pc, #208]	@ (8001f0c <Shell_Loop+0x140>)
 8001e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8001e40:	4930      	ldr	r1, [pc, #192]	@ (8001f04 <Shell_Loop+0x138>)
 8001e42:	2000      	movs	r0, #0
 8001e44:	f007 fff2 	bl	8009e2c <strtok>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001f08 <Shell_Loop+0x13c>)
 8001e4c:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001f08 <Shell_Loop+0x13c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1ea      	bne.n	8001e2c <Shell_Loop+0x60>
			}
			h_shell->idx_cmd = 0;
 8001e56:	4b27      	ldr	r3, [pc, #156]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
			newCmdReady = 1;
 8001e60:	4b2b      	ldr	r3, [pc, #172]	@ (8001f10 <Shell_Loop+0x144>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
			break;
 8001e66:	e02e      	b.n	8001ec6 <Shell_Loop+0xfa>
		case ASCII_BACK: // Suppression du dernier caractre
			h_shell->cmdBuffer[h_shell->idx_cmd--] = '\0';
 8001e68:	4b22      	ldr	r3, [pc, #136]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e6a:	6819      	ldr	r1, [r3, #0]
 8001e6c:	4b21      	ldr	r3, [pc, #132]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	f8d2 3208 	ldr.w	r3, [r2, #520]	@ 0x208
 8001e74:	1e58      	subs	r0, r3, #1
 8001e76:	f8c2 0208 	str.w	r0, [r2, #520]	@ 0x208
 8001e7a:	440b      	add	r3, r1
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295
 8001e86:	2204      	movs	r2, #4
 8001e88:	4922      	ldr	r1, [pc, #136]	@ (8001f14 <Shell_Loop+0x148>)
 8001e8a:	481c      	ldr	r0, [pc, #112]	@ (8001efc <Shell_Loop+0x130>)
 8001e8c:	f005 fc4b 	bl	8007726 <HAL_UART_Transmit>
			break;
 8001e90:	e019      	b.n	8001ec6 <Shell_Loop+0xfa>

		default: // Nouveau caractre
			h_shell->cmdBuffer[h_shell->idx_cmd++] = h_shell->uartRxBuffer[0];
 8001e92:	4b18      	ldr	r3, [pc, #96]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	4b17      	ldr	r3, [pc, #92]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e98:	6819      	ldr	r1, [r3, #0]
 8001e9a:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <Shell_Loop+0x128>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	f8d2 3208 	ldr.w	r3, [r2, #520]	@ 0x208
 8001ea2:	1c5c      	adds	r4, r3, #1
 8001ea4:	f8c2 4208 	str.w	r4, [r2, #520]	@ 0x208
 8001ea8:	f890 2184 	ldrb.w	r2, [r0, #388]	@ 0x184
 8001eac:	440b      	add	r3, r1
 8001eae:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
			HAL_UART_Transmit(&huart2, h_shell->uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8001eb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ef4 <Shell_Loop+0x128>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f503 71c2 	add.w	r1, r3, #388	@ 0x184
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	480e      	ldr	r0, [pc, #56]	@ (8001efc <Shell_Loop+0x130>)
 8001ec2:	f005 fc30 	bl	8007726 <HAL_UART_Transmit>
		}
		h_shell->uartRxReceived = 0;
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <Shell_Loop+0x128>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
	}

	if(newCmdReady){
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <Shell_Loop+0x144>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00a      	beq.n	8001eee <Shell_Loop+0x122>

		Shell_Exec(h_shell, argv,argc);
 8001ed8:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <Shell_Loop+0x128>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a08      	ldr	r2, [pc, #32]	@ (8001f00 <Shell_Loop+0x134>)
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	490a      	ldr	r1, [pc, #40]	@ (8001f0c <Shell_Loop+0x140>)
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff ff1c 	bl	8001d20 <Shell_Exec>
		newCmdReady = 0;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	@ (8001f10 <Shell_Loop+0x144>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
	}
}
 8001eee:	bf00      	nop
 8001ef0:	bd98      	pop	{r3, r4, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200004e0 	.word	0x200004e0
 8001ef8:	20000090 	.word	0x20000090
 8001efc:	2000039c 	.word	0x2000039c
 8001f00:	20000508 	.word	0x20000508
 8001f04:	0800b088 	.word	0x0800b088
 8001f08:	2000050c 	.word	0x2000050c
 8001f0c:	200004e4 	.word	0x200004e4
 8001f10:	20000510 	.word	0x20000510
 8001f14:	20000094 	.word	0x20000094

08001f18 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	h_shell->uartRxReceived = 1;
 8001f20:	4b08      	ldr	r3, [pc, #32]	@ (8001f44 <HAL_UART_RxCpltCallback+0x2c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
	HAL_UART_Receive_IT(&huart2, h_shell->uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_UART_RxCpltCallback+0x2c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001f32:	2201      	movs	r2, #1
 8001f34:	4619      	mov	r1, r3
 8001f36:	4804      	ldr	r0, [pc, #16]	@ (8001f48 <HAL_UART_RxCpltCallback+0x30>)
 8001f38:	f005 fc84 	bl	8007844 <HAL_UART_Receive_IT>
}
 8001f3c:	bf00      	nop
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	200004e0 	.word	0x200004e0
 8001f48:	2000039c 	.word	0x2000039c

08001f4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f4c:	480d      	ldr	r0, [pc, #52]	@ (8001f84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f4e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f50:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f52:	490e      	ldr	r1, [pc, #56]	@ (8001f8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f54:	4a0e      	ldr	r2, [pc, #56]	@ (8001f90 <LoopForever+0xe>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f58:	e002      	b.n	8001f60 <LoopCopyDataInit>

08001f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5e:	3304      	adds	r3, #4

08001f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f64:	d3f9      	bcc.n	8001f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f66:	4a0b      	ldr	r2, [pc, #44]	@ (8001f94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f68:	4c0b      	ldr	r4, [pc, #44]	@ (8001f98 <LoopForever+0x16>)
  movs r3, #0
 8001f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f6c:	e001      	b.n	8001f72 <LoopFillZerobss>

08001f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f70:	3204      	adds	r2, #4

08001f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f74:	d3fb      	bcc.n	8001f6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f76:	f7ff f8c7 	bl	8001108 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f7a:	f008 f80f 	bl	8009f9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f7e:	f7fe fe23 	bl	8000bc8 <main>

08001f82 <LoopForever>:

LoopForever:
    b LoopForever
 8001f82:	e7fe      	b.n	8001f82 <LoopForever>
  ldr   r0, =_estack
 8001f84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f8c:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8001f90:	0800b2c0 	.word	0x0800b2c0
  ldr r2, =_sbss
 8001f94:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8001f98:	20000664 	.word	0x20000664

08001f9c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f9c:	e7fe      	b.n	8001f9c <ADC3_IRQHandler>

08001f9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa8:	2003      	movs	r0, #3
 8001faa:	f002 f812 	bl	8003fd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fae:	200f      	movs	r0, #15
 8001fb0:	f7fe ff00 	bl	8000db4 <HAL_InitTick>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d002      	beq.n	8001fc0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	71fb      	strb	r3, [r7, #7]
 8001fbe:	e001      	b.n	8001fc4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fc0:	f7fe fed4 	bl	8000d6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fc4:	79fb      	ldrb	r3, [r7, #7]

}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
	...

08001fd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd4:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <HAL_IncTick+0x1c>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <HAL_IncTick+0x20>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a03      	ldr	r2, [pc, #12]	@ (8001fec <HAL_IncTick+0x1c>)
 8001fe0:	6013      	str	r3, [r2, #0]
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	20000514 	.word	0x20000514
 8001ff0:	200000b0 	.word	0x200000b0

08001ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	@ (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000514 	.word	0x20000514

0800200c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	609a      	str	r2, [r3, #8]
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	609a      	str	r2, [r3, #8]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	3360      	adds	r3, #96	@ 0x60
 8002086:	461a      	mov	r2, r3
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <LL_ADC_SetOffset+0x44>)
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	4313      	orrs	r3, r2
 80020a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020ac:	bf00      	nop
 80020ae:	371c      	adds	r7, #28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	03fff000 	.word	0x03fff000

080020bc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3360      	adds	r3, #96	@ 0x60
 80020ca:	461a      	mov	r2, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3360      	adds	r3, #96	@ 0x60
 80020f8:	461a      	mov	r2, r3
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	431a      	orrs	r2, r3
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002112:	bf00      	nop
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800211e:	b480      	push	{r7}
 8002120:	b087      	sub	sp, #28
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	3360      	adds	r3, #96	@ 0x60
 800212e:	461a      	mov	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	431a      	orrs	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002148:	bf00      	nop
 800214a:	371c      	adds	r7, #28
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002154:	b480      	push	{r7}
 8002156:	b087      	sub	sp, #28
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	3360      	adds	r3, #96	@ 0x60
 8002164:	461a      	mov	r2, r3
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	431a      	orrs	r2, r3
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	615a      	str	r2, [r3, #20]
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b087      	sub	sp, #28
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3330      	adds	r3, #48	@ 0x30
 80021e6:	461a      	mov	r2, r3
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	4413      	add	r3, r2
 80021f4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	211f      	movs	r1, #31
 8002202:	fa01 f303 	lsl.w	r3, r1, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	401a      	ands	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	0e9b      	lsrs	r3, r3, #26
 800220e:	f003 011f 	and.w	r1, r3, #31
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	431a      	orrs	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002222:	bf00      	nop
 8002224:	371c      	adds	r7, #28
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002254:	b480      	push	{r7}
 8002256:	b087      	sub	sp, #28
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	3314      	adds	r3, #20
 8002264:	461a      	mov	r2, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	0e5b      	lsrs	r3, r3, #25
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	4413      	add	r3, r2
 8002272:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	0d1b      	lsrs	r3, r3, #20
 800227c:	f003 031f 	and.w	r3, r3, #31
 8002280:	2107      	movs	r1, #7
 8002282:	fa01 f303 	lsl.w	r3, r1, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	401a      	ands	r2, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	0d1b      	lsrs	r3, r3, #20
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	fa01 f303 	lsl.w	r3, r1, r3
 8002298:	431a      	orrs	r2, r3
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800229e:	bf00      	nop
 80022a0:	371c      	adds	r7, #28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
	...

080022ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c4:	43db      	mvns	r3, r3
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f003 0318 	and.w	r3, r3, #24
 80022ce:	4908      	ldr	r1, [pc, #32]	@ (80022f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80022d0:	40d9      	lsrs	r1, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	400b      	ands	r3, r1
 80022d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022da:	431a      	orrs	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	0007ffff 	.word	0x0007ffff

080022f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 031f 	and.w	r3, r3, #31
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800233c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	6093      	str	r3, [r2, #8]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002364:	d101      	bne.n	800236a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002388:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800238c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023b4:	d101      	bne.n	80023ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023dc:	f043 0201 	orr.w	r2, r3, #1
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002400:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002404:	f043 0202 	orr.w	r2, r3, #2
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <LL_ADC_IsEnabled+0x18>
 800242c:	2301      	movs	r3, #1
 800242e:	e000      	b.n	8002432 <LL_ADC_IsEnabled+0x1a>
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d101      	bne.n	8002456 <LL_ADC_IsDisableOngoing+0x18>
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <LL_ADC_IsDisableOngoing+0x1a>
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002474:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002478:	f043 0204 	orr.w	r2, r3, #4
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b04      	cmp	r3, #4
 800249e:	d101      	bne.n	80024a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d101      	bne.n	80024ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024c6:	2301      	movs	r3, #1
 80024c8:	e000      	b.n	80024cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b089      	sub	sp, #36	@ 0x24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e1a9      	b.n	8002846 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d109      	bne.n	8002514 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7fe f96d 	bl	80007e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff19 	bl	8002350 <LL_ADC_IsDeepPowerDownEnabled>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d004      	beq.n	800252e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff feff 	bl	800232c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff ff34 	bl	80023a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d115      	bne.n	800256a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff ff18 	bl	8002378 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002548:	4b9c      	ldr	r3, [pc, #624]	@ (80027bc <HAL_ADC_Init+0x2e4>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	099b      	lsrs	r3, r3, #6
 800254e:	4a9c      	ldr	r2, [pc, #624]	@ (80027c0 <HAL_ADC_Init+0x2e8>)
 8002550:	fba2 2303 	umull	r2, r3, r2, r3
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	3301      	adds	r3, #1
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800255c:	e002      	b.n	8002564 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3b01      	subs	r3, #1
 8002562:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f9      	bne.n	800255e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ff16 	bl	80023a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10d      	bne.n	8002596 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	f043 0210 	orr.w	r2, r3, #16
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800258a:	f043 0201 	orr.w	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff ff76 	bl	800248c <LL_ADC_REG_IsConversionOngoing>
 80025a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a6:	f003 0310 	and.w	r3, r3, #16
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f040 8142 	bne.w	8002834 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f040 813e 	bne.w	8002834 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025bc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025c0:	f043 0202 	orr.w	r2, r3, #2
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff23 	bl	8002418 <LL_ADC_IsEnabled>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d141      	bne.n	800265c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025e0:	d004      	beq.n	80025ec <HAL_ADC_Init+0x114>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a77      	ldr	r2, [pc, #476]	@ (80027c4 <HAL_ADC_Init+0x2ec>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d10f      	bne.n	800260c <HAL_ADC_Init+0x134>
 80025ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025f0:	f7ff ff12 	bl	8002418 <LL_ADC_IsEnabled>
 80025f4:	4604      	mov	r4, r0
 80025f6:	4873      	ldr	r0, [pc, #460]	@ (80027c4 <HAL_ADC_Init+0x2ec>)
 80025f8:	f7ff ff0e 	bl	8002418 <LL_ADC_IsEnabled>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4323      	orrs	r3, r4
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf0c      	ite	eq
 8002604:	2301      	moveq	r3, #1
 8002606:	2300      	movne	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	e012      	b.n	8002632 <HAL_ADC_Init+0x15a>
 800260c:	486e      	ldr	r0, [pc, #440]	@ (80027c8 <HAL_ADC_Init+0x2f0>)
 800260e:	f7ff ff03 	bl	8002418 <LL_ADC_IsEnabled>
 8002612:	4604      	mov	r4, r0
 8002614:	486d      	ldr	r0, [pc, #436]	@ (80027cc <HAL_ADC_Init+0x2f4>)
 8002616:	f7ff feff 	bl	8002418 <LL_ADC_IsEnabled>
 800261a:	4603      	mov	r3, r0
 800261c:	431c      	orrs	r4, r3
 800261e:	486c      	ldr	r0, [pc, #432]	@ (80027d0 <HAL_ADC_Init+0x2f8>)
 8002620:	f7ff fefa 	bl	8002418 <LL_ADC_IsEnabled>
 8002624:	4603      	mov	r3, r0
 8002626:	4323      	orrs	r3, r4
 8002628:	2b00      	cmp	r3, #0
 800262a:	bf0c      	ite	eq
 800262c:	2301      	moveq	r3, #1
 800262e:	2300      	movne	r3, #0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d012      	beq.n	800265c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800263e:	d004      	beq.n	800264a <HAL_ADC_Init+0x172>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a5f      	ldr	r2, [pc, #380]	@ (80027c4 <HAL_ADC_Init+0x2ec>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d101      	bne.n	800264e <HAL_ADC_Init+0x176>
 800264a:	4a62      	ldr	r2, [pc, #392]	@ (80027d4 <HAL_ADC_Init+0x2fc>)
 800264c:	e000      	b.n	8002650 <HAL_ADC_Init+0x178>
 800264e:	4a62      	ldr	r2, [pc, #392]	@ (80027d8 <HAL_ADC_Init+0x300>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4619      	mov	r1, r3
 8002656:	4610      	mov	r0, r2
 8002658:	f7ff fcd8 	bl	800200c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	7f5b      	ldrb	r3, [r3, #29]
 8002660:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002666:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800266c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002672:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800267a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800267c:	4313      	orrs	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002686:	2b01      	cmp	r3, #1
 8002688:	d106      	bne.n	8002698 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268e:	3b01      	subs	r3, #1
 8002690:	045b      	lsls	r3, r3, #17
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269c:	2b00      	cmp	r3, #0
 800269e:	d009      	beq.n	80026b4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	4b48      	ldr	r3, [pc, #288]	@ (80027dc <HAL_ADC_Init+0x304>)
 80026bc:	4013      	ands	r3, r2
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	69b9      	ldr	r1, [r7, #24]
 80026c4:	430b      	orrs	r3, r1
 80026c6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff fee5 	bl	80024b2 <LL_ADC_INJ_IsConversionOngoing>
 80026e8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d17f      	bne.n	80027f0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d17c      	bne.n	80027f0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026fa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002702:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002712:	f023 0302 	bic.w	r3, r3, #2
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	69b9      	ldr	r1, [r7, #24]
 800271c:	430b      	orrs	r3, r1
 800271e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d017      	beq.n	8002758 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002736:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002740:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002744:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6911      	ldr	r1, [r2, #16]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	430b      	orrs	r3, r1
 8002752:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002756:	e013      	b.n	8002780 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691a      	ldr	r2, [r3, #16]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002766:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6812      	ldr	r2, [r2, #0]
 8002774:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002778:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800277c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002786:	2b01      	cmp	r3, #1
 8002788:	d12a      	bne.n	80027e0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002794:	f023 0304 	bic.w	r3, r3, #4
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027a0:	4311      	orrs	r1, r2
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027a6:	4311      	orrs	r1, r2
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027ac:	430a      	orrs	r2, r1
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f042 0201 	orr.w	r2, r2, #1
 80027b8:	611a      	str	r2, [r3, #16]
 80027ba:	e019      	b.n	80027f0 <HAL_ADC_Init+0x318>
 80027bc:	20000000 	.word	0x20000000
 80027c0:	053e2d63 	.word	0x053e2d63
 80027c4:	50000100 	.word	0x50000100
 80027c8:	50000400 	.word	0x50000400
 80027cc:	50000500 	.word	0x50000500
 80027d0:	50000600 	.word	0x50000600
 80027d4:	50000300 	.word	0x50000300
 80027d8:	50000700 	.word	0x50000700
 80027dc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	691a      	ldr	r2, [r3, #16]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0201 	bic.w	r2, r2, #1
 80027ee:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d10c      	bne.n	8002812 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	f023 010f 	bic.w	r1, r3, #15
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	1e5a      	subs	r2, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002810:	e007      	b.n	8002822 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 020f 	bic.w	r2, r2, #15
 8002820:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002826:	f023 0303 	bic.w	r3, r3, #3
 800282a:	f043 0201 	orr.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002832:	e007      	b.n	8002844 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002838:	f043 0210 	orr.w	r2, r3, #16
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002844:	7ffb      	ldrb	r3, [r7, #31]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3724      	adds	r7, #36	@ 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd90      	pop	{r4, r7, pc}
 800284e:	bf00      	nop

08002850 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002864:	d004      	beq.n	8002870 <HAL_ADC_Start_DMA+0x20>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a5a      	ldr	r2, [pc, #360]	@ (80029d4 <HAL_ADC_Start_DMA+0x184>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_ADC_Start_DMA+0x24>
 8002870:	4b59      	ldr	r3, [pc, #356]	@ (80029d8 <HAL_ADC_Start_DMA+0x188>)
 8002872:	e000      	b.n	8002876 <HAL_ADC_Start_DMA+0x26>
 8002874:	4b59      	ldr	r3, [pc, #356]	@ (80029dc <HAL_ADC_Start_DMA+0x18c>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fd3c 	bl	80022f4 <LL_ADC_GetMultimode>
 800287c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fe02 	bl	800248c <LL_ADC_REG_IsConversionOngoing>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	f040 809b 	bne.w	80029c6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002896:	2b01      	cmp	r3, #1
 8002898:	d101      	bne.n	800289e <HAL_ADC_Start_DMA+0x4e>
 800289a:	2302      	movs	r3, #2
 800289c:	e096      	b.n	80029cc <HAL_ADC_Start_DMA+0x17c>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a4d      	ldr	r2, [pc, #308]	@ (80029e0 <HAL_ADC_Start_DMA+0x190>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d008      	beq.n	80028c2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d005      	beq.n	80028c2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	2b05      	cmp	r3, #5
 80028ba:	d002      	beq.n	80028c2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	2b09      	cmp	r3, #9
 80028c0:	d17a      	bne.n	80029b8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 ff60 	bl	8003788 <ADC_Enable>
 80028c8:	4603      	mov	r3, r0
 80028ca:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d16d      	bne.n	80029ae <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80028da:	f023 0301 	bic.w	r3, r3, #1
 80028de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a3a      	ldr	r2, [pc, #232]	@ (80029d4 <HAL_ADC_Start_DMA+0x184>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d009      	beq.n	8002904 <HAL_ADC_Start_DMA+0xb4>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a3b      	ldr	r2, [pc, #236]	@ (80029e4 <HAL_ADC_Start_DMA+0x194>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d002      	beq.n	8002900 <HAL_ADC_Start_DMA+0xb0>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	e003      	b.n	8002908 <HAL_ADC_Start_DMA+0xb8>
 8002900:	4b39      	ldr	r3, [pc, #228]	@ (80029e8 <HAL_ADC_Start_DMA+0x198>)
 8002902:	e001      	b.n	8002908 <HAL_ADC_Start_DMA+0xb8>
 8002904:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	4293      	cmp	r3, r2
 800290e:	d002      	beq.n	8002916 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d105      	bne.n	8002922 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002926:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d006      	beq.n	800293c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002932:	f023 0206 	bic.w	r2, r3, #6
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	661a      	str	r2, [r3, #96]	@ 0x60
 800293a:	e002      	b.n	8002942 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002946:	4a29      	ldr	r2, [pc, #164]	@ (80029ec <HAL_ADC_Start_DMA+0x19c>)
 8002948:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294e:	4a28      	ldr	r2, [pc, #160]	@ (80029f0 <HAL_ADC_Start_DMA+0x1a0>)
 8002950:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002956:	4a27      	ldr	r2, [pc, #156]	@ (80029f4 <HAL_ADC_Start_DMA+0x1a4>)
 8002958:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	221c      	movs	r2, #28
 8002960:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f042 0210 	orr.w	r2, r2, #16
 8002978:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	3340      	adds	r3, #64	@ 0x40
 8002994:	4619      	mov	r1, r3
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f001 fbf5 	bl	8004188 <HAL_DMA_Start_IT>
 800299e:	4603      	mov	r3, r0
 80029a0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fd5c 	bl	8002464 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80029ac:	e00d      	b.n	80029ca <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80029b6:	e008      	b.n	80029ca <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80029c4:	e001      	b.n	80029ca <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	50000100 	.word	0x50000100
 80029d8:	50000300 	.word	0x50000300
 80029dc:	50000700 	.word	0x50000700
 80029e0:	50000600 	.word	0x50000600
 80029e4:	50000500 	.word	0x50000500
 80029e8:	50000400 	.word	0x50000400
 80029ec:	08003973 	.word	0x08003973
 80029f0:	08003a4b 	.word	0x08003a4b
 80029f4:	08003a67 	.word	0x08003a67

080029f8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08a      	sub	sp, #40	@ 0x28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002a00:	2300      	movs	r3, #0
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a1c:	d004      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x30>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a8e      	ldr	r2, [pc, #568]	@ (8002c5c <HAL_ADC_IRQHandler+0x264>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_IRQHandler+0x34>
 8002a28:	4b8d      	ldr	r3, [pc, #564]	@ (8002c60 <HAL_ADC_IRQHandler+0x268>)
 8002a2a:	e000      	b.n	8002a2e <HAL_ADC_IRQHandler+0x36>
 8002a2c:	4b8d      	ldr	r3, [pc, #564]	@ (8002c64 <HAL_ADC_IRQHandler+0x26c>)
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fc60 	bl	80022f4 <LL_ADC_GetMultimode>
 8002a34:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d017      	beq.n	8002a70 <HAL_ADC_IRQHandler+0x78>
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d012      	beq.n	8002a70 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	f003 0310 	and.w	r3, r3, #16
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d105      	bne.n	8002a62 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f001 f8f6 	bl	8003c54 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f003 0304 	and.w	r3, r3, #4
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d004      	beq.n	8002a84 <HAL_ADC_IRQHandler+0x8c>
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10b      	bne.n	8002a9c <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8094 	beq.w	8002bb8 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 808e 	beq.w	8002bb8 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa0:	f003 0310 	and.w	r3, r3, #16
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d105      	bne.n	8002ab4 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fb79 	bl	80021b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d072      	beq.n	8002baa <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a64      	ldr	r2, [pc, #400]	@ (8002c5c <HAL_ADC_IRQHandler+0x264>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d009      	beq.n	8002ae2 <HAL_ADC_IRQHandler+0xea>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a65      	ldr	r2, [pc, #404]	@ (8002c68 <HAL_ADC_IRQHandler+0x270>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d002      	beq.n	8002ade <HAL_ADC_IRQHandler+0xe6>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	e003      	b.n	8002ae6 <HAL_ADC_IRQHandler+0xee>
 8002ade:	4b63      	ldr	r3, [pc, #396]	@ (8002c6c <HAL_ADC_IRQHandler+0x274>)
 8002ae0:	e001      	b.n	8002ae6 <HAL_ADC_IRQHandler+0xee>
 8002ae2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d008      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	d002      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b09      	cmp	r3, #9
 8002afe:	d104      	bne.n	8002b0a <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	623b      	str	r3, [r7, #32]
 8002b08:	e014      	b.n	8002b34 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a53      	ldr	r2, [pc, #332]	@ (8002c5c <HAL_ADC_IRQHandler+0x264>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d009      	beq.n	8002b28 <HAL_ADC_IRQHandler+0x130>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a53      	ldr	r2, [pc, #332]	@ (8002c68 <HAL_ADC_IRQHandler+0x270>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d002      	beq.n	8002b24 <HAL_ADC_IRQHandler+0x12c>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	e003      	b.n	8002b2c <HAL_ADC_IRQHandler+0x134>
 8002b24:	4b51      	ldr	r3, [pc, #324]	@ (8002c6c <HAL_ADC_IRQHandler+0x274>)
 8002b26:	e001      	b.n	8002b2c <HAL_ADC_IRQHandler+0x134>
 8002b28:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b2c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d135      	bne.n	8002baa <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d12e      	bne.n	8002baa <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fc9b 	bl	800248c <LL_ADC_REG_IsConversionOngoing>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d11a      	bne.n	8002b92 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 020c 	bic.w	r2, r2, #12
 8002b6a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d112      	bne.n	8002baa <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	f043 0201 	orr.w	r2, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b90:	e00b      	b.n	8002baa <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b96:	f043 0210 	orr.w	r2, r3, #16
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba2:	f043 0201 	orr.w	r2, r3, #1
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f984 	bl	8002eb8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	220c      	movs	r2, #12
 8002bb6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0320 	and.w	r3, r3, #32
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d004      	beq.n	8002bcc <HAL_ADC_IRQHandler+0x1d4>
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10b      	bne.n	8002be4 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 80b3 	beq.w	8002d3e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 80ad 	beq.w	8002d3e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d105      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fb14 	bl	800222e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002c06:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff facf 	bl	80021b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c12:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a10      	ldr	r2, [pc, #64]	@ (8002c5c <HAL_ADC_IRQHandler+0x264>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d009      	beq.n	8002c32 <HAL_ADC_IRQHandler+0x23a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a11      	ldr	r2, [pc, #68]	@ (8002c68 <HAL_ADC_IRQHandler+0x270>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d002      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x236>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	e003      	b.n	8002c36 <HAL_ADC_IRQHandler+0x23e>
 8002c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <HAL_ADC_IRQHandler+0x274>)
 8002c30:	e001      	b.n	8002c36 <HAL_ADC_IRQHandler+0x23e>
 8002c32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d008      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	2b06      	cmp	r3, #6
 8002c48:	d002      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2b07      	cmp	r3, #7
 8002c4e:	d10f      	bne.n	8002c70 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	623b      	str	r3, [r7, #32]
 8002c58:	e01f      	b.n	8002c9a <HAL_ADC_IRQHandler+0x2a2>
 8002c5a:	bf00      	nop
 8002c5c:	50000100 	.word	0x50000100
 8002c60:	50000300 	.word	0x50000300
 8002c64:	50000700 	.word	0x50000700
 8002c68:	50000500 	.word	0x50000500
 8002c6c:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a8b      	ldr	r2, [pc, #556]	@ (8002ea4 <HAL_ADC_IRQHandler+0x4ac>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d009      	beq.n	8002c8e <HAL_ADC_IRQHandler+0x296>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a8a      	ldr	r2, [pc, #552]	@ (8002ea8 <HAL_ADC_IRQHandler+0x4b0>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d002      	beq.n	8002c8a <HAL_ADC_IRQHandler+0x292>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	e003      	b.n	8002c92 <HAL_ADC_IRQHandler+0x29a>
 8002c8a:	4b88      	ldr	r3, [pc, #544]	@ (8002eac <HAL_ADC_IRQHandler+0x4b4>)
 8002c8c:	e001      	b.n	8002c92 <HAL_ADC_IRQHandler+0x29a>
 8002c8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c92:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d047      	beq.n	8002d30 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d007      	beq.n	8002cba <HAL_ADC_IRQHandler+0x2c2>
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d03f      	beq.n	8002d30 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d13a      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc4:	2b40      	cmp	r3, #64	@ 0x40
 8002cc6:	d133      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d12e      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fbeb 	bl	80024b2 <LL_ADC_INJ_IsConversionOngoing>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d11a      	bne.n	8002d18 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cf0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d112      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0e:	f043 0201 	orr.w	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d16:	e00b      	b.n	8002d30 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1c:	f043 0210 	orr.w	r2, r3, #16
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d28:	f043 0201 	orr.w	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 ff67 	bl	8003c04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2260      	movs	r2, #96	@ 0x60
 8002d3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d011      	beq.n	8002d6c <HAL_ADC_IRQHandler+0x374>
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00c      	beq.n	8002d6c <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d56:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f8be 	bl	8002ee0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2280      	movs	r2, #128	@ 0x80
 8002d6a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d012      	beq.n	8002d9c <HAL_ADC_IRQHandler+0x3a4>
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00d      	beq.n	8002d9c <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d84:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f000 ff4d 	bl	8003c2c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d9a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d012      	beq.n	8002dcc <HAL_ADC_IRQHandler+0x3d4>
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00d      	beq.n	8002dcc <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 ff3f 	bl	8003c40 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d043      	beq.n	8002e5e <HAL_ADC_IRQHandler+0x466>
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	f003 0310 	and.w	r3, r3, #16
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d03e      	beq.n	8002e5e <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d102      	bne.n	8002dee <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002de8:	2301      	movs	r3, #1
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dec:	e021      	b.n	8002e32 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d015      	beq.n	8002e20 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dfc:	d004      	beq.n	8002e08 <HAL_ADC_IRQHandler+0x410>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a28      	ldr	r2, [pc, #160]	@ (8002ea4 <HAL_ADC_IRQHandler+0x4ac>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d101      	bne.n	8002e0c <HAL_ADC_IRQHandler+0x414>
 8002e08:	4b29      	ldr	r3, [pc, #164]	@ (8002eb0 <HAL_ADC_IRQHandler+0x4b8>)
 8002e0a:	e000      	b.n	8002e0e <HAL_ADC_IRQHandler+0x416>
 8002e0c:	4b29      	ldr	r3, [pc, #164]	@ (8002eb4 <HAL_ADC_IRQHandler+0x4bc>)
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff fa7e 	bl	8002310 <LL_ADC_GetMultiDMATransfer>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00b      	beq.n	8002e32 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e1e:	e008      	b.n	8002e32 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d10e      	bne.n	8002e56 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e48:	f043 0202 	orr.w	r2, r3, #2
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f84f 	bl	8002ef4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2210      	movs	r2, #16
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d018      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x4a2>
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d013      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e76:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e82:	f043 0208 	orr.w	r2, r3, #8
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e92:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 febf 	bl	8003c18 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002e9a:	bf00      	nop
 8002e9c:	3728      	adds	r7, #40	@ 0x28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	50000100 	.word	0x50000100
 8002ea8:	50000500 	.word	0x50000500
 8002eac:	50000400 	.word	0x50000400
 8002eb0:	50000300 	.word	0x50000300
 8002eb4:	50000700 	.word	0x50000700

08002eb8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b0b6      	sub	sp, #216	@ 0xd8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d102      	bne.n	8002f2c <HAL_ADC_ConfigChannel+0x24>
 8002f26:	2302      	movs	r3, #2
 8002f28:	f000 bc13 	b.w	8003752 <HAL_ADC_ConfigChannel+0x84a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff faa7 	bl	800248c <LL_ADC_REG_IsConversionOngoing>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f040 83f3 	bne.w	800372c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6818      	ldr	r0, [r3, #0]
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	6859      	ldr	r1, [r3, #4]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	f7ff f93f 	bl	80021d6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fa95 	bl	800248c <LL_ADC_REG_IsConversionOngoing>
 8002f62:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff faa1 	bl	80024b2 <LL_ADC_INJ_IsConversionOngoing>
 8002f70:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f74:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f040 81d9 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f040 81d4 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f90:	d10f      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6818      	ldr	r0, [r3, #0]
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f7ff f959 	bl	8002254 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff f8ed 	bl	800218a <LL_ADC_SetSamplingTimeCommonConfig>
 8002fb0:	e00e      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	6819      	ldr	r1, [r3, #0]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f7ff f948 	bl	8002254 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff f8dd 	bl	800218a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	695a      	ldr	r2, [r3, #20]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	08db      	lsrs	r3, r3, #3
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	d022      	beq.n	8003038 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6818      	ldr	r0, [r3, #0]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	6919      	ldr	r1, [r3, #16]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003002:	f7ff f837 	bl	8002074 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6919      	ldr	r1, [r3, #16]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	461a      	mov	r2, r3
 8003014:	f7ff f883 	bl	800211e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6818      	ldr	r0, [r3, #0]
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003024:	2b01      	cmp	r3, #1
 8003026:	d102      	bne.n	800302e <HAL_ADC_ConfigChannel+0x126>
 8003028:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800302c:	e000      	b.n	8003030 <HAL_ADC_ConfigChannel+0x128>
 800302e:	2300      	movs	r3, #0
 8003030:	461a      	mov	r2, r3
 8003032:	f7ff f88f 	bl	8002154 <LL_ADC_SetOffsetSaturation>
 8003036:	e17b      	b.n	8003330 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff f83c 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8003044:	4603      	mov	r3, r0
 8003046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10a      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x15c>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2100      	movs	r1, #0
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff f831 	bl	80020bc <LL_ADC_GetOffsetChannel>
 800305a:	4603      	mov	r3, r0
 800305c:	0e9b      	lsrs	r3, r3, #26
 800305e:	f003 021f 	and.w	r2, r3, #31
 8003062:	e01e      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x19a>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff f826 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8003070:	4603      	mov	r3, r0
 8003072:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003076:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800307a:	fa93 f3a3 	rbit	r3, r3
 800307e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003082:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003086:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800308a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e004      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003096:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <HAL_ADC_ConfigChannel+0x1b2>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	0e9b      	lsrs	r3, r3, #26
 80030b4:	f003 031f 	and.w	r3, r3, #31
 80030b8:	e018      	b.n	80030ec <HAL_ADC_ConfigChannel+0x1e4>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030c6:	fa93 f3a3 	rbit	r3, r3
 80030ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80030ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80030d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80030de:	2320      	movs	r3, #32
 80030e0:	e004      	b.n	80030ec <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80030e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030e6:	fab3 f383 	clz	r3, r3
 80030ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d106      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2200      	movs	r2, #0
 80030f6:	2100      	movs	r1, #0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe fff5 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2101      	movs	r1, #1
 8003104:	4618      	mov	r0, r3
 8003106:	f7fe ffd9 	bl	80020bc <LL_ADC_GetOffsetChannel>
 800310a:	4603      	mov	r3, r0
 800310c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <HAL_ADC_ConfigChannel+0x222>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2101      	movs	r1, #1
 800311a:	4618      	mov	r0, r3
 800311c:	f7fe ffce 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8003120:	4603      	mov	r3, r0
 8003122:	0e9b      	lsrs	r3, r3, #26
 8003124:	f003 021f 	and.w	r2, r3, #31
 8003128:	e01e      	b.n	8003168 <HAL_ADC_ConfigChannel+0x260>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2101      	movs	r1, #1
 8003130:	4618      	mov	r0, r3
 8003132:	f7fe ffc3 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8003136:	4603      	mov	r3, r0
 8003138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003140:	fa93 f3a3 	rbit	r3, r3
 8003144:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003148:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800314c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003158:	2320      	movs	r3, #32
 800315a:	e004      	b.n	8003166 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800315c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003160:	fab3 f383 	clz	r3, r3
 8003164:	b2db      	uxtb	r3, r3
 8003166:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <HAL_ADC_ConfigChannel+0x278>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	0e9b      	lsrs	r3, r3, #26
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	e018      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x2aa>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003194:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003198:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800319c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80031a4:	2320      	movs	r3, #32
 80031a6:	e004      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80031a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d106      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2200      	movs	r2, #0
 80031bc:	2101      	movs	r1, #1
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe ff92 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2102      	movs	r1, #2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fe ff76 	bl	80020bc <LL_ADC_GetOffsetChannel>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10a      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x2e8>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2102      	movs	r1, #2
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe ff6b 	bl	80020bc <LL_ADC_GetOffsetChannel>
 80031e6:	4603      	mov	r3, r0
 80031e8:	0e9b      	lsrs	r3, r3, #26
 80031ea:	f003 021f 	and.w	r2, r3, #31
 80031ee:	e01e      	b.n	800322e <HAL_ADC_ConfigChannel+0x326>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2102      	movs	r1, #2
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe ff60 	bl	80020bc <LL_ADC_GetOffsetChannel>
 80031fc:	4603      	mov	r3, r0
 80031fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800320e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003212:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003216:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800321e:	2320      	movs	r3, #32
 8003220:	e004      	b.n	800322c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003222:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003236:	2b00      	cmp	r3, #0
 8003238:	d105      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x33e>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	0e9b      	lsrs	r3, r3, #26
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	e016      	b.n	8003274 <HAL_ADC_ConfigChannel+0x36c>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003252:	fa93 f3a3 	rbit	r3, r3
 8003256:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003258:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800325a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800325e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003266:	2320      	movs	r3, #32
 8003268:	e004      	b.n	8003274 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800326a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003274:	429a      	cmp	r2, r3
 8003276:	d106      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2200      	movs	r2, #0
 800327e:	2102      	movs	r1, #2
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe ff31 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2103      	movs	r1, #3
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe ff15 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10a      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x3aa>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2103      	movs	r1, #3
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe ff0a 	bl	80020bc <LL_ADC_GetOffsetChannel>
 80032a8:	4603      	mov	r3, r0
 80032aa:	0e9b      	lsrs	r3, r3, #26
 80032ac:	f003 021f 	and.w	r2, r3, #31
 80032b0:	e017      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x3da>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2103      	movs	r1, #3
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fe feff 	bl	80020bc <LL_ADC_GetOffsetChannel>
 80032be:	4603      	mov	r3, r0
 80032c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032c4:	fa93 f3a3 	rbit	r3, r3
 80032c8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80032ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032cc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80032ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80032d4:	2320      	movs	r3, #32
 80032d6:	e003      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80032d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d105      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x3f2>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	e011      	b.n	800331e <HAL_ADC_ConfigChannel+0x416>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003300:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003302:	fa93 f3a3 	rbit	r3, r3
 8003306:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800330a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800330c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003312:	2320      	movs	r3, #32
 8003314:	e003      	b.n	800331e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003316:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003318:	fab3 f383 	clz	r3, r3
 800331c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800331e:	429a      	cmp	r2, r3
 8003320:	d106      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2200      	movs	r2, #0
 8003328:	2103      	movs	r1, #3
 800332a:	4618      	mov	r0, r3
 800332c:	f7fe fedc 	bl	80020e8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff f86f 	bl	8002418 <LL_ADC_IsEnabled>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	f040 813d 	bne.w	80035bc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6818      	ldr	r0, [r3, #0]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	6819      	ldr	r1, [r3, #0]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	461a      	mov	r2, r3
 8003350:	f7fe ffac 	bl	80022ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	4aa2      	ldr	r2, [pc, #648]	@ (80035e4 <HAL_ADC_ConfigChannel+0x6dc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	f040 812e 	bne.w	80035bc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10b      	bne.n	8003388 <HAL_ADC_ConfigChannel+0x480>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	0e9b      	lsrs	r3, r3, #26
 8003376:	3301      	adds	r3, #1
 8003378:	f003 031f 	and.w	r3, r3, #31
 800337c:	2b09      	cmp	r3, #9
 800337e:	bf94      	ite	ls
 8003380:	2301      	movls	r3, #1
 8003382:	2300      	movhi	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e019      	b.n	80033bc <HAL_ADC_ConfigChannel+0x4b4>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003390:	fa93 f3a3 	rbit	r3, r3
 8003394:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003396:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003398:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800339a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800339c:	2b00      	cmp	r3, #0
 800339e:	d101      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80033a0:	2320      	movs	r3, #32
 80033a2:	e003      	b.n	80033ac <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80033a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033a6:	fab3 f383 	clz	r3, r3
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	3301      	adds	r3, #1
 80033ae:	f003 031f 	and.w	r3, r3, #31
 80033b2:	2b09      	cmp	r3, #9
 80033b4:	bf94      	ite	ls
 80033b6:	2301      	movls	r3, #1
 80033b8:	2300      	movhi	r3, #0
 80033ba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d079      	beq.n	80034b4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d107      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x4d4>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	0e9b      	lsrs	r3, r3, #26
 80033d2:	3301      	adds	r3, #1
 80033d4:	069b      	lsls	r3, r3, #26
 80033d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033da:	e015      	b.n	8003408 <HAL_ADC_ConfigChannel+0x500>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80033ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80033ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80033f4:	2320      	movs	r3, #32
 80033f6:	e003      	b.n	8003400 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80033f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	3301      	adds	r3, #1
 8003402:	069b      	lsls	r3, r3, #26
 8003404:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003410:	2b00      	cmp	r3, #0
 8003412:	d109      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x520>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	0e9b      	lsrs	r3, r3, #26
 800341a:	3301      	adds	r3, #1
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	2101      	movs	r1, #1
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	e017      	b.n	8003458 <HAL_ADC_ConfigChannel+0x550>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003430:	fa93 f3a3 	rbit	r3, r3
 8003434:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003438:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800343a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003440:	2320      	movs	r3, #32
 8003442:	e003      	b.n	800344c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003446:	fab3 f383 	clz	r3, r3
 800344a:	b2db      	uxtb	r3, r3
 800344c:	3301      	adds	r3, #1
 800344e:	f003 031f 	and.w	r3, r3, #31
 8003452:	2101      	movs	r1, #1
 8003454:	fa01 f303 	lsl.w	r3, r1, r3
 8003458:	ea42 0103 	orr.w	r1, r2, r3
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10a      	bne.n	800347e <HAL_ADC_ConfigChannel+0x576>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	0e9b      	lsrs	r3, r3, #26
 800346e:	3301      	adds	r3, #1
 8003470:	f003 021f 	and.w	r2, r3, #31
 8003474:	4613      	mov	r3, r2
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	4413      	add	r3, r2
 800347a:	051b      	lsls	r3, r3, #20
 800347c:	e018      	b.n	80034b0 <HAL_ADC_ConfigChannel+0x5a8>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003486:	fa93 f3a3 	rbit	r3, r3
 800348a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800348c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800348e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003496:	2320      	movs	r3, #32
 8003498:	e003      	b.n	80034a2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800349a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800349c:	fab3 f383 	clz	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	3301      	adds	r3, #1
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034b0:	430b      	orrs	r3, r1
 80034b2:	e07e      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x5c8>
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	0e9b      	lsrs	r3, r3, #26
 80034c6:	3301      	adds	r3, #1
 80034c8:	069b      	lsls	r3, r3, #26
 80034ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034ce:	e015      	b.n	80034fc <HAL_ADC_ConfigChannel+0x5f4>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d8:	fa93 f3a3 	rbit	r3, r3
 80034dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80034e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80034e8:	2320      	movs	r3, #32
 80034ea:	e003      	b.n	80034f4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80034ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ee:	fab3 f383 	clz	r3, r3
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	3301      	adds	r3, #1
 80034f6:	069b      	lsls	r3, r3, #26
 80034f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003504:	2b00      	cmp	r3, #0
 8003506:	d109      	bne.n	800351c <HAL_ADC_ConfigChannel+0x614>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	0e9b      	lsrs	r3, r3, #26
 800350e:	3301      	adds	r3, #1
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f303 	lsl.w	r3, r1, r3
 800351a:	e017      	b.n	800354c <HAL_ADC_ConfigChannel+0x644>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	fa93 f3a3 	rbit	r3, r3
 8003528:	61fb      	str	r3, [r7, #28]
  return result;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	2b00      	cmp	r3, #0
 8003532:	d101      	bne.n	8003538 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003534:	2320      	movs	r3, #32
 8003536:	e003      	b.n	8003540 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353a:	fab3 f383 	clz	r3, r3
 800353e:	b2db      	uxtb	r3, r3
 8003540:	3301      	adds	r3, #1
 8003542:	f003 031f 	and.w	r3, r3, #31
 8003546:	2101      	movs	r1, #1
 8003548:	fa01 f303 	lsl.w	r3, r1, r3
 800354c:	ea42 0103 	orr.w	r1, r2, r3
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10d      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x670>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	0e9b      	lsrs	r3, r3, #26
 8003562:	3301      	adds	r3, #1
 8003564:	f003 021f 	and.w	r2, r3, #31
 8003568:	4613      	mov	r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4413      	add	r3, r2
 800356e:	3b1e      	subs	r3, #30
 8003570:	051b      	lsls	r3, r3, #20
 8003572:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003576:	e01b      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x6a8>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	fa93 f3a3 	rbit	r3, r3
 8003584:	613b      	str	r3, [r7, #16]
  return result;
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003590:	2320      	movs	r3, #32
 8003592:	e003      	b.n	800359c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	3301      	adds	r3, #1
 800359e:	f003 021f 	and.w	r2, r3, #31
 80035a2:	4613      	mov	r3, r2
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	4413      	add	r3, r2
 80035a8:	3b1e      	subs	r3, #30
 80035aa:	051b      	lsls	r3, r3, #20
 80035ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b6:	4619      	mov	r1, r3
 80035b8:	f7fe fe4c 	bl	8002254 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4b09      	ldr	r3, [pc, #36]	@ (80035e8 <HAL_ADC_ConfigChannel+0x6e0>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f000 80be 	beq.w	8003746 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035d2:	d004      	beq.n	80035de <HAL_ADC_ConfigChannel+0x6d6>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a04      	ldr	r2, [pc, #16]	@ (80035ec <HAL_ADC_ConfigChannel+0x6e4>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d10a      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x6ec>
 80035de:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <HAL_ADC_ConfigChannel+0x6e8>)
 80035e0:	e009      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x6ee>
 80035e2:	bf00      	nop
 80035e4:	407f0000 	.word	0x407f0000
 80035e8:	80080000 	.word	0x80080000
 80035ec:	50000100 	.word	0x50000100
 80035f0:	50000300 	.word	0x50000300
 80035f4:	4b59      	ldr	r3, [pc, #356]	@ (800375c <HAL_ADC_ConfigChannel+0x854>)
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe fd2e 	bl	8002058 <LL_ADC_GetCommonPathInternalCh>
 80035fc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a56      	ldr	r2, [pc, #344]	@ (8003760 <HAL_ADC_ConfigChannel+0x858>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d004      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x70c>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a55      	ldr	r2, [pc, #340]	@ (8003764 <HAL_ADC_ConfigChannel+0x85c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d13a      	bne.n	800368a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003614:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003618:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d134      	bne.n	800368a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003628:	d005      	beq.n	8003636 <HAL_ADC_ConfigChannel+0x72e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a4e      	ldr	r2, [pc, #312]	@ (8003768 <HAL_ADC_ConfigChannel+0x860>)
 8003630:	4293      	cmp	r3, r2
 8003632:	f040 8085 	bne.w	8003740 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800363e:	d004      	beq.n	800364a <HAL_ADC_ConfigChannel+0x742>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a49      	ldr	r2, [pc, #292]	@ (800376c <HAL_ADC_ConfigChannel+0x864>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d101      	bne.n	800364e <HAL_ADC_ConfigChannel+0x746>
 800364a:	4a49      	ldr	r2, [pc, #292]	@ (8003770 <HAL_ADC_ConfigChannel+0x868>)
 800364c:	e000      	b.n	8003650 <HAL_ADC_ConfigChannel+0x748>
 800364e:	4a43      	ldr	r2, [pc, #268]	@ (800375c <HAL_ADC_ConfigChannel+0x854>)
 8003650:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003654:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003658:	4619      	mov	r1, r3
 800365a:	4610      	mov	r0, r2
 800365c:	f7fe fce9 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003660:	4b44      	ldr	r3, [pc, #272]	@ (8003774 <HAL_ADC_ConfigChannel+0x86c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	099b      	lsrs	r3, r3, #6
 8003666:	4a44      	ldr	r2, [pc, #272]	@ (8003778 <HAL_ADC_ConfigChannel+0x870>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	099b      	lsrs	r3, r3, #6
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	4613      	mov	r3, r2
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	4413      	add	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800367a:	e002      	b.n	8003682 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	3b01      	subs	r3, #1
 8003680:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1f9      	bne.n	800367c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003688:	e05a      	b.n	8003740 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a3b      	ldr	r2, [pc, #236]	@ (800377c <HAL_ADC_ConfigChannel+0x874>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d125      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003694:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d11f      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a31      	ldr	r2, [pc, #196]	@ (800376c <HAL_ADC_ConfigChannel+0x864>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d104      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x7ac>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a34      	ldr	r2, [pc, #208]	@ (8003780 <HAL_ADC_ConfigChannel+0x878>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d047      	beq.n	8003744 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036bc:	d004      	beq.n	80036c8 <HAL_ADC_ConfigChannel+0x7c0>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a2a      	ldr	r2, [pc, #168]	@ (800376c <HAL_ADC_ConfigChannel+0x864>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d101      	bne.n	80036cc <HAL_ADC_ConfigChannel+0x7c4>
 80036c8:	4a29      	ldr	r2, [pc, #164]	@ (8003770 <HAL_ADC_ConfigChannel+0x868>)
 80036ca:	e000      	b.n	80036ce <HAL_ADC_ConfigChannel+0x7c6>
 80036cc:	4a23      	ldr	r2, [pc, #140]	@ (800375c <HAL_ADC_ConfigChannel+0x854>)
 80036ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f7fe fcaa 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036de:	e031      	b.n	8003744 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a27      	ldr	r2, [pc, #156]	@ (8003784 <HAL_ADC_ConfigChannel+0x87c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d12d      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d127      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a1c      	ldr	r2, [pc, #112]	@ (800376c <HAL_ADC_ConfigChannel+0x864>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d022      	beq.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003708:	d004      	beq.n	8003714 <HAL_ADC_ConfigChannel+0x80c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a17      	ldr	r2, [pc, #92]	@ (800376c <HAL_ADC_ConfigChannel+0x864>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d101      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x810>
 8003714:	4a16      	ldr	r2, [pc, #88]	@ (8003770 <HAL_ADC_ConfigChannel+0x868>)
 8003716:	e000      	b.n	800371a <HAL_ADC_ConfigChannel+0x812>
 8003718:	4a10      	ldr	r2, [pc, #64]	@ (800375c <HAL_ADC_ConfigChannel+0x854>)
 800371a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800371e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003722:	4619      	mov	r1, r3
 8003724:	4610      	mov	r0, r2
 8003726:	f7fe fc84 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
 800372a:	e00c      	b.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003730:	f043 0220 	orr.w	r2, r3, #32
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800373e:	e002      	b.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003740:	bf00      	nop
 8003742:	e000      	b.n	8003746 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003744:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800374e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003752:	4618      	mov	r0, r3
 8003754:	37d8      	adds	r7, #216	@ 0xd8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	50000700 	.word	0x50000700
 8003760:	c3210000 	.word	0xc3210000
 8003764:	90c00010 	.word	0x90c00010
 8003768:	50000600 	.word	0x50000600
 800376c:	50000100 	.word	0x50000100
 8003770:	50000300 	.word	0x50000300
 8003774:	20000000 	.word	0x20000000
 8003778:	053e2d63 	.word	0x053e2d63
 800377c:	c7520000 	.word	0xc7520000
 8003780:	50000500 	.word	0x50000500
 8003784:	cb840000 	.word	0xcb840000

08003788 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003790:	2300      	movs	r3, #0
 8003792:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fe fe3d 	bl	8002418 <LL_ADC_IsEnabled>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d176      	bne.n	8003892 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	4b3c      	ldr	r3, [pc, #240]	@ (800389c <ADC_Enable+0x114>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00d      	beq.n	80037ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b6:	f043 0210 	orr.w	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c2:	f043 0201 	orr.w	r2, r3, #1
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e062      	b.n	8003894 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe fdf8 	bl	80023c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037e0:	d004      	beq.n	80037ec <ADC_Enable+0x64>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a2e      	ldr	r2, [pc, #184]	@ (80038a0 <ADC_Enable+0x118>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d101      	bne.n	80037f0 <ADC_Enable+0x68>
 80037ec:	4b2d      	ldr	r3, [pc, #180]	@ (80038a4 <ADC_Enable+0x11c>)
 80037ee:	e000      	b.n	80037f2 <ADC_Enable+0x6a>
 80037f0:	4b2d      	ldr	r3, [pc, #180]	@ (80038a8 <ADC_Enable+0x120>)
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fe fc30 	bl	8002058 <LL_ADC_GetCommonPathInternalCh>
 80037f8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80037fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d013      	beq.n	800382a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003802:	4b2a      	ldr	r3, [pc, #168]	@ (80038ac <ADC_Enable+0x124>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	099b      	lsrs	r3, r3, #6
 8003808:	4a29      	ldr	r2, [pc, #164]	@ (80038b0 <ADC_Enable+0x128>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	099b      	lsrs	r3, r3, #6
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800381c:	e002      	b.n	8003824 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3b01      	subs	r3, #1
 8003822:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f9      	bne.n	800381e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800382a:	f7fe fbe3 	bl	8001ff4 <HAL_GetTick>
 800382e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003830:	e028      	b.n	8003884 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f7fe fdee 	bl	8002418 <LL_ADC_IsEnabled>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d104      	bne.n	800384c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe fdbe 	bl	80023c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800384c:	f7fe fbd2 	bl	8001ff4 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d914      	bls.n	8003884 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b01      	cmp	r3, #1
 8003866:	d00d      	beq.n	8003884 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386c:	f043 0210 	orr.w	r2, r3, #16
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e007      	b.n	8003894 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b01      	cmp	r3, #1
 8003890:	d1cf      	bne.n	8003832 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	8000003f 	.word	0x8000003f
 80038a0:	50000100 	.word	0x50000100
 80038a4:	50000300 	.word	0x50000300
 80038a8:	50000700 	.word	0x50000700
 80038ac:	20000000 	.word	0x20000000
 80038b0:	053e2d63 	.word	0x053e2d63

080038b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fe fdbc 	bl	800243e <LL_ADC_IsDisableOngoing>
 80038c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fe fda3 	bl	8002418 <LL_ADC_IsEnabled>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d047      	beq.n	8003968 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d144      	bne.n	8003968 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 030d 	and.w	r3, r3, #13
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d10c      	bne.n	8003906 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fe fd7d 	bl	80023f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2203      	movs	r2, #3
 80038fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038fe:	f7fe fb79 	bl	8001ff4 <HAL_GetTick>
 8003902:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003904:	e029      	b.n	800395a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390a:	f043 0210 	orr.w	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003916:	f043 0201 	orr.w	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e023      	b.n	800396a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003922:	f7fe fb67 	bl	8001ff4 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d914      	bls.n	800395a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00d      	beq.n	800395a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003942:	f043 0210 	orr.w	r2, r3, #16
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	f043 0201 	orr.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e007      	b.n	800396a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1dc      	bne.n	8003922 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b084      	sub	sp, #16
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003984:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003988:	2b00      	cmp	r3, #0
 800398a:	d14b      	bne.n	8003a24 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003990:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d021      	beq.n	80039ea <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fe fc00 	bl	80021b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d032      	beq.n	8003a1c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d12b      	bne.n	8003a1c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d11f      	bne.n	8003a1c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e0:	f043 0201 	orr.w	r2, r3, #1
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039e8:	e018      	b.n	8003a1c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d111      	bne.n	8003a1c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d105      	bne.n	8003a1c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a14:	f043 0201 	orr.w	r2, r3, #1
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff fa4b 	bl	8002eb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a22:	e00e      	b.n	8003a42 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f7ff fa5f 	bl	8002ef4 <HAL_ADC_ErrorCallback>
}
 8003a36:	e004      	b.n	8003a42 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
}
 8003a42:	bf00      	nop
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b084      	sub	sp, #16
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f7ff fa37 	bl	8002ecc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a5e:	bf00      	nop
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b084      	sub	sp, #16
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a78:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a84:	f043 0204 	orr.w	r2, r3, #4
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f7ff fa31 	bl	8002ef4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <LL_ADC_IsEnabled>:
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b083      	sub	sp, #12
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <LL_ADC_IsEnabled+0x18>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <LL_ADC_IsEnabled+0x1a>
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <LL_ADC_StartCalibration>:
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ad2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <LL_ADC_IsCalibrationOnGoing>:
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b06:	d101      	bne.n	8003b0c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e000      	b.n	8003b0e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr

08003b1a <LL_ADC_REG_IsConversionOngoing>:
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d101      	bne.n	8003b32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_ADCEx_Calibration_Start+0x1c>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e04d      	b.n	8003bf8 <HAL_ADCEx_Calibration_Start+0xb8>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff fea5 	bl	80038b4 <ADC_Disable>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d136      	bne.n	8003be2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b78:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b7c:	f023 0302 	bic.w	r3, r3, #2
 8003b80:	f043 0202 	orr.w	r2, r3, #2
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6839      	ldr	r1, [r7, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff ff96 	bl	8003ac0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b94:	e014      	b.n	8003bc0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	4a18      	ldr	r2, [pc, #96]	@ (8003c00 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d90d      	bls.n	8003bc0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba8:	f023 0312 	bic.w	r3, r3, #18
 8003bac:	f043 0210 	orr.w	r2, r3, #16
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e01b      	b.n	8003bf8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff ff94 	bl	8003af2 <LL_ADC_IsCalibrationOnGoing>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e2      	bne.n	8003b96 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	f023 0303 	bic.w	r3, r3, #3
 8003bd8:	f043 0201 	orr.w	r2, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003be0:	e005      	b.n	8003bee <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be6:	f043 0210 	orr.w	r2, r3, #16
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	0004de01 	.word	0x0004de01

08003c04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b0a1      	sub	sp, #132	@ 0x84
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c72:	2300      	movs	r3, #0
 8003c74:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e0e7      	b.n	8003e56 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003c8e:	2300      	movs	r3, #0
 8003c90:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003c92:	2300      	movs	r3, #0
 8003c94:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c9e:	d102      	bne.n	8003ca6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003ca0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	e009      	b.n	8003cba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a6e      	ldr	r2, [pc, #440]	@ (8003e64 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d102      	bne.n	8003cb6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003cb0:	4b6d      	ldr	r3, [pc, #436]	@ (8003e68 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003cb2:	60bb      	str	r3, [r7, #8]
 8003cb4:	e001      	b.n	8003cba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10b      	bne.n	8003cd8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc4:	f043 0220 	orr.w	r2, r3, #32
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0be      	b.n	8003e56 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff ff1d 	bl	8003b1a <LL_ADC_REG_IsConversionOngoing>
 8003ce0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff ff17 	bl	8003b1a <LL_ADC_REG_IsConversionOngoing>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f040 80a0 	bne.w	8003e34 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003cf4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f040 809c 	bne.w	8003e34 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d04:	d004      	beq.n	8003d10 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a55      	ldr	r2, [pc, #340]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d101      	bne.n	8003d14 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003d10:	4b56      	ldr	r3, [pc, #344]	@ (8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003d12:	e000      	b.n	8003d16 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003d14:	4b56      	ldr	r3, [pc, #344]	@ (8003e70 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003d16:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d04b      	beq.n	8003db8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003d20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	6859      	ldr	r1, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d32:	035b      	lsls	r3, r3, #13
 8003d34:	430b      	orrs	r3, r1
 8003d36:	431a      	orrs	r2, r3
 8003d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d3a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d44:	d004      	beq.n	8003d50 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a45      	ldr	r2, [pc, #276]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d10f      	bne.n	8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003d50:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003d54:	f7ff fea1 	bl	8003a9a <LL_ADC_IsEnabled>
 8003d58:	4604      	mov	r4, r0
 8003d5a:	4841      	ldr	r0, [pc, #260]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d5c:	f7ff fe9d 	bl	8003a9a <LL_ADC_IsEnabled>
 8003d60:	4603      	mov	r3, r0
 8003d62:	4323      	orrs	r3, r4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e012      	b.n	8003d96 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003d70:	483c      	ldr	r0, [pc, #240]	@ (8003e64 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003d72:	f7ff fe92 	bl	8003a9a <LL_ADC_IsEnabled>
 8003d76:	4604      	mov	r4, r0
 8003d78:	483b      	ldr	r0, [pc, #236]	@ (8003e68 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003d7a:	f7ff fe8e 	bl	8003a9a <LL_ADC_IsEnabled>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	431c      	orrs	r4, r3
 8003d82:	483c      	ldr	r0, [pc, #240]	@ (8003e74 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003d84:	f7ff fe89 	bl	8003a9a <LL_ADC_IsEnabled>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	4323      	orrs	r3, r4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bf0c      	ite	eq
 8003d90:	2301      	moveq	r3, #1
 8003d92:	2300      	movne	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d056      	beq.n	8003e48 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003d9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003da2:	f023 030f 	bic.w	r3, r3, #15
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	6811      	ldr	r1, [r2, #0]
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	6892      	ldr	r2, [r2, #8]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	431a      	orrs	r2, r3
 8003db2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003db4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003db6:	e047      	b.n	8003e48 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003db8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dc2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dcc:	d004      	beq.n	8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a23      	ldr	r2, [pc, #140]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10f      	bne.n	8003df8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003dd8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ddc:	f7ff fe5d 	bl	8003a9a <LL_ADC_IsEnabled>
 8003de0:	4604      	mov	r4, r0
 8003de2:	481f      	ldr	r0, [pc, #124]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003de4:	f7ff fe59 	bl	8003a9a <LL_ADC_IsEnabled>
 8003de8:	4603      	mov	r3, r0
 8003dea:	4323      	orrs	r3, r4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	bf0c      	ite	eq
 8003df0:	2301      	moveq	r3, #1
 8003df2:	2300      	movne	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e012      	b.n	8003e1e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003df8:	481a      	ldr	r0, [pc, #104]	@ (8003e64 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003dfa:	f7ff fe4e 	bl	8003a9a <LL_ADC_IsEnabled>
 8003dfe:	4604      	mov	r4, r0
 8003e00:	4819      	ldr	r0, [pc, #100]	@ (8003e68 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e02:	f7ff fe4a 	bl	8003a9a <LL_ADC_IsEnabled>
 8003e06:	4603      	mov	r3, r0
 8003e08:	431c      	orrs	r4, r3
 8003e0a:	481a      	ldr	r0, [pc, #104]	@ (8003e74 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003e0c:	f7ff fe45 	bl	8003a9a <LL_ADC_IsEnabled>
 8003e10:	4603      	mov	r3, r0
 8003e12:	4323      	orrs	r3, r4
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d012      	beq.n	8003e48 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e2a:	f023 030f 	bic.w	r3, r3, #15
 8003e2e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e30:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e32:	e009      	b.n	8003e48 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e38:	f043 0220 	orr.w	r2, r3, #32
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003e46:	e000      	b.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e48:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e52:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3784      	adds	r7, #132	@ 0x84
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd90      	pop	{r4, r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	50000100 	.word	0x50000100
 8003e64:	50000400 	.word	0x50000400
 8003e68:	50000500 	.word	0x50000500
 8003e6c:	50000300 	.word	0x50000300
 8003e70:	50000700 	.word	0x50000700
 8003e74:	50000600 	.word	0x50000600

08003e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <__NVIC_SetPriorityGrouping+0x44>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e94:	4013      	ands	r3, r2
 8003e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eaa:	4a04      	ldr	r2, [pc, #16]	@ (8003ebc <__NVIC_SetPriorityGrouping+0x44>)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	60d3      	str	r3, [r2, #12]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	e000ed00 	.word	0xe000ed00

08003ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ec4:	4b04      	ldr	r3, [pc, #16]	@ (8003ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	0a1b      	lsrs	r3, r3, #8
 8003eca:	f003 0307 	and.w	r3, r3, #7
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	db0b      	blt.n	8003f06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	f003 021f 	and.w	r2, r3, #31
 8003ef4:	4907      	ldr	r1, [pc, #28]	@ (8003f14 <__NVIC_EnableIRQ+0x38>)
 8003ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	2001      	movs	r0, #1
 8003efe:	fa00 f202 	lsl.w	r2, r0, r2
 8003f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	e000e100 	.word	0xe000e100

08003f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	6039      	str	r1, [r7, #0]
 8003f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	db0a      	blt.n	8003f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	490c      	ldr	r1, [pc, #48]	@ (8003f64 <__NVIC_SetPriority+0x4c>)
 8003f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f36:	0112      	lsls	r2, r2, #4
 8003f38:	b2d2      	uxtb	r2, r2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f40:	e00a      	b.n	8003f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	4908      	ldr	r1, [pc, #32]	@ (8003f68 <__NVIC_SetPriority+0x50>)
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	3b04      	subs	r3, #4
 8003f50:	0112      	lsls	r2, r2, #4
 8003f52:	b2d2      	uxtb	r2, r2
 8003f54:	440b      	add	r3, r1
 8003f56:	761a      	strb	r2, [r3, #24]
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	e000e100 	.word	0xe000e100
 8003f68:	e000ed00 	.word	0xe000ed00

08003f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b089      	sub	sp, #36	@ 0x24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f003 0307 	and.w	r3, r3, #7
 8003f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f1c3 0307 	rsb	r3, r3, #7
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	bf28      	it	cs
 8003f8a:	2304      	movcs	r3, #4
 8003f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	3304      	adds	r3, #4
 8003f92:	2b06      	cmp	r3, #6
 8003f94:	d902      	bls.n	8003f9c <NVIC_EncodePriority+0x30>
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	3b03      	subs	r3, #3
 8003f9a:	e000      	b.n	8003f9e <NVIC_EncodePriority+0x32>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	43da      	mvns	r2, r3
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	401a      	ands	r2, r3
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	fa01 f303 	lsl.w	r3, r1, r3
 8003fbe:	43d9      	mvns	r1, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc4:	4313      	orrs	r3, r2
         );
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3724      	adds	r7, #36	@ 0x24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7ff ff4c 	bl	8003e78 <__NVIC_SetPriorityGrouping>
}
 8003fe0:	bf00      	nop
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	4603      	mov	r3, r0
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
 8003ff4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ff6:	f7ff ff63 	bl	8003ec0 <__NVIC_GetPriorityGrouping>
 8003ffa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	68b9      	ldr	r1, [r7, #8]
 8004000:	6978      	ldr	r0, [r7, #20]
 8004002:	f7ff ffb3 	bl	8003f6c <NVIC_EncodePriority>
 8004006:	4602      	mov	r2, r0
 8004008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800400c:	4611      	mov	r1, r2
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff ff82 	bl	8003f18 <__NVIC_SetPriority>
}
 8004014:	bf00      	nop
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff ff56 	bl	8003edc <__NVIC_EnableIRQ>
}
 8004030:	bf00      	nop
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e08d      	b.n	8004166 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	4b47      	ldr	r3, [pc, #284]	@ (8004170 <HAL_DMA_Init+0x138>)
 8004052:	429a      	cmp	r2, r3
 8004054:	d80f      	bhi.n	8004076 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	4b45      	ldr	r3, [pc, #276]	@ (8004174 <HAL_DMA_Init+0x13c>)
 800405e:	4413      	add	r3, r2
 8004060:	4a45      	ldr	r2, [pc, #276]	@ (8004178 <HAL_DMA_Init+0x140>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	009a      	lsls	r2, r3, #2
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a42      	ldr	r2, [pc, #264]	@ (800417c <HAL_DMA_Init+0x144>)
 8004072:	641a      	str	r2, [r3, #64]	@ 0x40
 8004074:	e00e      	b.n	8004094 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	461a      	mov	r2, r3
 800407c:	4b40      	ldr	r3, [pc, #256]	@ (8004180 <HAL_DMA_Init+0x148>)
 800407e:	4413      	add	r3, r2
 8004080:	4a3d      	ldr	r2, [pc, #244]	@ (8004178 <HAL_DMA_Init+0x140>)
 8004082:	fba2 2303 	umull	r2, r3, r2, r3
 8004086:	091b      	lsrs	r3, r3, #4
 8004088:	009a      	lsls	r2, r3, #2
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a3c      	ldr	r2, [pc, #240]	@ (8004184 <HAL_DMA_Init+0x14c>)
 8004092:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2202      	movs	r2, #2
 8004098:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80040aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80040b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 fa76 	bl	80045d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040f4:	d102      	bne.n	80040fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004104:	b2d2      	uxtb	r2, r2
 8004106:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004110:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d010      	beq.n	800413c <HAL_DMA_Init+0x104>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b04      	cmp	r3, #4
 8004120:	d80c      	bhi.n	800413c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fa96 	bl	8004654 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	e008      	b.n	800414e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40020407 	.word	0x40020407
 8004174:	bffdfff8 	.word	0xbffdfff8
 8004178:	cccccccd 	.word	0xcccccccd
 800417c:	40020000 	.word	0x40020000
 8004180:	bffdfbf8 	.word	0xbffdfbf8
 8004184:	40020400 	.word	0x40020400

08004188 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d101      	bne.n	80041a8 <HAL_DMA_Start_IT+0x20>
 80041a4:	2302      	movs	r3, #2
 80041a6:	e066      	b.n	8004276 <HAL_DMA_Start_IT+0xee>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d155      	bne.n	8004268 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0201 	bic.w	r2, r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	68b9      	ldr	r1, [r7, #8]
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 f9bb 	bl	800455c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d008      	beq.n	8004200 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 020e 	orr.w	r2, r2, #14
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e00f      	b.n	8004220 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0204 	bic.w	r2, r2, #4
 800420e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 020a 	orr.w	r2, r2, #10
 800421e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d007      	beq.n	800423e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004238:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800423c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004250:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004254:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f042 0201 	orr.w	r2, r2, #1
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	e005      	b.n	8004274 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004270:	2302      	movs	r3, #2
 8004272:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004274:	7dfb      	ldrb	r3, [r7, #23]
}
 8004276:	4618      	mov	r0, r3
 8004278:	3718      	adds	r7, #24
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800427e:	b480      	push	{r7}
 8004280:	b085      	sub	sp, #20
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004286:	2300      	movs	r3, #0
 8004288:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d005      	beq.n	80042a2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2204      	movs	r2, #4
 800429a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	73fb      	strb	r3, [r7, #15]
 80042a0:	e037      	b.n	8004312 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 020e 	bic.w	r2, r2, #14
 80042b0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042c0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0201 	bic.w	r2, r2, #1
 80042d0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	f003 021f 	and.w	r2, r3, #31
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	2101      	movs	r1, #1
 80042e0:	fa01 f202 	lsl.w	r2, r1, r2
 80042e4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80042ee:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00c      	beq.n	8004312 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004302:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004306:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004310:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004322:	7bfb      	ldrb	r3, [r7, #15]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004338:	2300      	movs	r3, #0
 800433a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d00d      	beq.n	8004364 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2204      	movs	r2, #4
 800434c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
 8004362:	e047      	b.n	80043f4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 020e 	bic.w	r2, r2, #14
 8004372:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0201 	bic.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800438e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004392:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	f003 021f 	and.w	r2, r3, #31
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	2101      	movs	r1, #1
 80043a2:	fa01 f202 	lsl.w	r2, r1, r2
 80043a6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043b0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00c      	beq.n	80043d4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043c8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043d2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	4798      	blx	r3
    }
  }
  return status;
 80043f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3710      	adds	r7, #16
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043fe:	b580      	push	{r7, lr}
 8004400:	b084      	sub	sp, #16
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441a:	f003 031f 	and.w	r3, r3, #31
 800441e:	2204      	movs	r2, #4
 8004420:	409a      	lsls	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	4013      	ands	r3, r2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d026      	beq.n	8004478 <HAL_DMA_IRQHandler+0x7a>
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d021      	beq.n	8004478 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0320 	and.w	r3, r3, #32
 800443e:	2b00      	cmp	r3, #0
 8004440:	d107      	bne.n	8004452 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0204 	bic.w	r2, r2, #4
 8004450:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	f003 021f 	and.w	r2, r3, #31
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	2104      	movs	r1, #4
 8004460:	fa01 f202 	lsl.w	r2, r1, r2
 8004464:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446a:	2b00      	cmp	r3, #0
 800446c:	d071      	beq.n	8004552 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004476:	e06c      	b.n	8004552 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447c:	f003 031f 	and.w	r3, r3, #31
 8004480:	2202      	movs	r2, #2
 8004482:	409a      	lsls	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4013      	ands	r3, r2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d02e      	beq.n	80044ea <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d029      	beq.n	80044ea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10b      	bne.n	80044bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 020a 	bic.w	r2, r2, #10
 80044b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c0:	f003 021f 	and.w	r2, r3, #31
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c8:	2102      	movs	r1, #2
 80044ca:	fa01 f202 	lsl.w	r2, r1, r2
 80044ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d038      	beq.n	8004552 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80044e8:	e033      	b.n	8004552 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	f003 031f 	and.w	r3, r3, #31
 80044f2:	2208      	movs	r2, #8
 80044f4:	409a      	lsls	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d02a      	beq.n	8004554 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d025      	beq.n	8004554 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 020e 	bic.w	r2, r2, #14
 8004516:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	f003 021f 	and.w	r2, r3, #31
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004524:	2101      	movs	r1, #1
 8004526:	fa01 f202 	lsl.w	r2, r1, r2
 800452a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004546:	2b00      	cmp	r3, #0
 8004548:	d004      	beq.n	8004554 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004552:	bf00      	nop
 8004554:	bf00      	nop
}
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004572:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004578:	2b00      	cmp	r3, #0
 800457a:	d004      	beq.n	8004586 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004584:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458a:	f003 021f 	and.w	r2, r3, #31
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004592:	2101      	movs	r1, #1
 8004594:	fa01 f202 	lsl.w	r2, r1, r2
 8004598:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	2b10      	cmp	r3, #16
 80045a8:	d108      	bne.n	80045bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80045ba:	e007      	b.n	80045cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	60da      	str	r2, [r3, #12]
}
 80045cc:	bf00      	nop
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80045d8:	b480      	push	{r7}
 80045da:	b087      	sub	sp, #28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	4b16      	ldr	r3, [pc, #88]	@ (8004640 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d802      	bhi.n	80045f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80045ec:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	e001      	b.n	80045f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80045f2:	4b15      	ldr	r3, [pc, #84]	@ (8004648 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80045f4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	3b08      	subs	r3, #8
 8004602:	4a12      	ldr	r2, [pc, #72]	@ (800464c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004604:	fba2 2303 	umull	r2, r3, r2, r3
 8004608:	091b      	lsrs	r3, r3, #4
 800460a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004610:	089b      	lsrs	r3, r3, #2
 8004612:	009a      	lsls	r2, r3, #2
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	4413      	add	r3, r2
 8004618:	461a      	mov	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0b      	ldr	r2, [pc, #44]	@ (8004650 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004622:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	2201      	movs	r2, #1
 800462c:	409a      	lsls	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004632:	bf00      	nop
 8004634:	371c      	adds	r7, #28
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	40020407 	.word	0x40020407
 8004644:	40020800 	.word	0x40020800
 8004648:	40020820 	.word	0x40020820
 800464c:	cccccccd 	.word	0xcccccccd
 8004650:	40020880 	.word	0x40020880

08004654 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	4b0b      	ldr	r3, [pc, #44]	@ (8004694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004668:	4413      	add	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	461a      	mov	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a08      	ldr	r2, [pc, #32]	@ (8004698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004676:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3b01      	subs	r3, #1
 800467c:	f003 031f 	and.w	r3, r3, #31
 8004680:	2201      	movs	r2, #1
 8004682:	409a      	lsls	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004688:	bf00      	nop
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr
 8004694:	1000823f 	.word	0x1000823f
 8004698:	40020940 	.word	0x40020940

0800469c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80046a6:	2300      	movs	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046aa:	e15a      	b.n	8004962 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	2101      	movs	r1, #1
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	4013      	ands	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 814c 	beq.w	800495c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0303 	and.w	r3, r3, #3
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d005      	beq.n	80046dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d130      	bne.n	800473e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	2203      	movs	r2, #3
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	43db      	mvns	r3, r3
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4013      	ands	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004712:	2201      	movs	r2, #1
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43db      	mvns	r3, r3
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	4013      	ands	r3, r2
 8004720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	091b      	lsrs	r3, r3, #4
 8004728:	f003 0201 	and.w	r2, r3, #1
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	4313      	orrs	r3, r2
 8004736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 0303 	and.w	r3, r3, #3
 8004746:	2b03      	cmp	r3, #3
 8004748:	d017      	beq.n	800477a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	2203      	movs	r2, #3
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43db      	mvns	r3, r3
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	689a      	ldr	r2, [r3, #8]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d123      	bne.n	80047ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	08da      	lsrs	r2, r3, #3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3208      	adds	r2, #8
 800478e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004792:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	4013      	ands	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	08da      	lsrs	r2, r3, #3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3208      	adds	r2, #8
 80047c8:	6939      	ldr	r1, [r7, #16]
 80047ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	2203      	movs	r2, #3
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f003 0203 	and.w	r2, r3, #3
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 80a6 	beq.w	800495c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004810:	4b5b      	ldr	r3, [pc, #364]	@ (8004980 <HAL_GPIO_Init+0x2e4>)
 8004812:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004814:	4a5a      	ldr	r2, [pc, #360]	@ (8004980 <HAL_GPIO_Init+0x2e4>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6613      	str	r3, [r2, #96]	@ 0x60
 800481c:	4b58      	ldr	r3, [pc, #352]	@ (8004980 <HAL_GPIO_Init+0x2e4>)
 800481e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	60bb      	str	r3, [r7, #8]
 8004826:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004828:	4a56      	ldr	r2, [pc, #344]	@ (8004984 <HAL_GPIO_Init+0x2e8>)
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	089b      	lsrs	r3, r3, #2
 800482e:	3302      	adds	r3, #2
 8004830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004834:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	220f      	movs	r2, #15
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	43db      	mvns	r3, r3
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4013      	ands	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004852:	d01f      	beq.n	8004894 <HAL_GPIO_Init+0x1f8>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a4c      	ldr	r2, [pc, #304]	@ (8004988 <HAL_GPIO_Init+0x2ec>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d019      	beq.n	8004890 <HAL_GPIO_Init+0x1f4>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a4b      	ldr	r2, [pc, #300]	@ (800498c <HAL_GPIO_Init+0x2f0>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d013      	beq.n	800488c <HAL_GPIO_Init+0x1f0>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a4a      	ldr	r2, [pc, #296]	@ (8004990 <HAL_GPIO_Init+0x2f4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00d      	beq.n	8004888 <HAL_GPIO_Init+0x1ec>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a49      	ldr	r2, [pc, #292]	@ (8004994 <HAL_GPIO_Init+0x2f8>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d007      	beq.n	8004884 <HAL_GPIO_Init+0x1e8>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a48      	ldr	r2, [pc, #288]	@ (8004998 <HAL_GPIO_Init+0x2fc>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d101      	bne.n	8004880 <HAL_GPIO_Init+0x1e4>
 800487c:	2305      	movs	r3, #5
 800487e:	e00a      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 8004880:	2306      	movs	r3, #6
 8004882:	e008      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 8004884:	2304      	movs	r3, #4
 8004886:	e006      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 8004888:	2303      	movs	r3, #3
 800488a:	e004      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 800488c:	2302      	movs	r3, #2
 800488e:	e002      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <HAL_GPIO_Init+0x1fa>
 8004894:	2300      	movs	r3, #0
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	f002 0203 	and.w	r2, r2, #3
 800489c:	0092      	lsls	r2, r2, #2
 800489e:	4093      	lsls	r3, r2
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048a6:	4937      	ldr	r1, [pc, #220]	@ (8004984 <HAL_GPIO_Init+0x2e8>)
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	089b      	lsrs	r3, r3, #2
 80048ac:	3302      	adds	r3, #2
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048b4:	4b39      	ldr	r3, [pc, #228]	@ (800499c <HAL_GPIO_Init+0x300>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	43db      	mvns	r3, r3
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	4013      	ands	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80048d8:	4a30      	ldr	r2, [pc, #192]	@ (800499c <HAL_GPIO_Init+0x300>)
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80048de:	4b2f      	ldr	r3, [pc, #188]	@ (800499c <HAL_GPIO_Init+0x300>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	43db      	mvns	r3, r3
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4013      	ands	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4313      	orrs	r3, r2
 8004900:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004902:	4a26      	ldr	r2, [pc, #152]	@ (800499c <HAL_GPIO_Init+0x300>)
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004908:	4b24      	ldr	r3, [pc, #144]	@ (800499c <HAL_GPIO_Init+0x300>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	43db      	mvns	r3, r3
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	4013      	ands	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800492c:	4a1b      	ldr	r2, [pc, #108]	@ (800499c <HAL_GPIO_Init+0x300>)
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004932:	4b1a      	ldr	r3, [pc, #104]	@ (800499c <HAL_GPIO_Init+0x300>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	43db      	mvns	r3, r3
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	4013      	ands	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004956:	4a11      	ldr	r2, [pc, #68]	@ (800499c <HAL_GPIO_Init+0x300>)
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	3301      	adds	r3, #1
 8004960:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	fa22 f303 	lsr.w	r3, r2, r3
 800496c:	2b00      	cmp	r3, #0
 800496e:	f47f ae9d 	bne.w	80046ac <HAL_GPIO_Init+0x10>
  }
}
 8004972:	bf00      	nop
 8004974:	bf00      	nop
 8004976:	371c      	adds	r7, #28
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	40021000 	.word	0x40021000
 8004984:	40010000 	.word	0x40010000
 8004988:	48000400 	.word	0x48000400
 800498c:	48000800 	.word	0x48000800
 8004990:	48000c00 	.word	0x48000c00
 8004994:	48001000 	.word	0x48001000
 8004998:	48001400 	.word	0x48001400
 800499c:	40010400 	.word	0x40010400

080049a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	460b      	mov	r3, r1
 80049aa:	807b      	strh	r3, [r7, #2]
 80049ac:	4613      	mov	r3, r2
 80049ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80049b0:	787b      	ldrb	r3, [r7, #1]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049b6:	887a      	ldrh	r2, [r7, #2]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049bc:	e002      	b.n	80049c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049be:	887a      	ldrh	r2, [r7, #2]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	4603      	mov	r3, r0
 80049d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80049da:	4b08      	ldr	r3, [pc, #32]	@ (80049fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049dc:	695a      	ldr	r2, [r3, #20]
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	4013      	ands	r3, r2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d006      	beq.n	80049f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049e6:	4a05      	ldr	r2, [pc, #20]	@ (80049fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049e8:	88fb      	ldrh	r3, [r7, #6]
 80049ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049ec:	88fb      	ldrh	r3, [r7, #6]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f806 	bl	8004a00 <HAL_GPIO_EXTI_Callback>
  }
}
 80049f4:	bf00      	nop
 80049f6:	3708      	adds	r7, #8
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40010400 	.word	0x40010400

08004a00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d141      	bne.n	8004aaa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a26:	4b4b      	ldr	r3, [pc, #300]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a32:	d131      	bne.n	8004a98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a34:	4b47      	ldr	r3, [pc, #284]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a3a:	4a46      	ldr	r2, [pc, #280]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a44:	4b43      	ldr	r3, [pc, #268]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a4c:	4a41      	ldr	r2, [pc, #260]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a54:	4b40      	ldr	r3, [pc, #256]	@ (8004b58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2232      	movs	r2, #50	@ 0x32
 8004a5a:	fb02 f303 	mul.w	r3, r2, r3
 8004a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8004b5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a60:	fba2 2303 	umull	r2, r3, r2, r3
 8004a64:	0c9b      	lsrs	r3, r3, #18
 8004a66:	3301      	adds	r3, #1
 8004a68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a6a:	e002      	b.n	8004a72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a72:	4b38      	ldr	r3, [pc, #224]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7e:	d102      	bne.n	8004a86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f2      	bne.n	8004a6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a86:	4b33      	ldr	r3, [pc, #204]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a92:	d158      	bne.n	8004b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e057      	b.n	8004b48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a98:	4b2e      	ldr	r3, [pc, #184]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a9e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004aa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004aa8:	e04d      	b.n	8004b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab0:	d141      	bne.n	8004b36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ab2:	4b28      	ldr	r3, [pc, #160]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004abe:	d131      	bne.n	8004b24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ac0:	4b24      	ldr	r3, [pc, #144]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ac6:	4a23      	ldr	r2, [pc, #140]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004acc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ad0:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ada:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ade:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2232      	movs	r2, #50	@ 0x32
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	4a1c      	ldr	r2, [pc, #112]	@ (8004b5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004aec:	fba2 2303 	umull	r2, r3, r2, r3
 8004af0:	0c9b      	lsrs	r3, r3, #18
 8004af2:	3301      	adds	r3, #1
 8004af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004af6:	e002      	b.n	8004afe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004afe:	4b15      	ldr	r3, [pc, #84]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0a:	d102      	bne.n	8004b12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f2      	bne.n	8004af8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b12:	4b10      	ldr	r3, [pc, #64]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b1e:	d112      	bne.n	8004b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e011      	b.n	8004b48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b24:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b34:	e007      	b.n	8004b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b3e:	4a05      	ldr	r2, [pc, #20]	@ (8004b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	40007000 	.word	0x40007000
 8004b58:	20000000 	.word	0x20000000
 8004b5c:	431bde83 	.word	0x431bde83

08004b60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004b64:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	4a04      	ldr	r2, [pc, #16]	@ (8004b7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b6e:	6093      	str	r3, [r2, #8]
}
 8004b70:	bf00      	nop
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40007000 	.word	0x40007000

08004b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d101      	bne.n	8004b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e2fe      	b.n	8005190 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d075      	beq.n	8004c8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b9e:	4b97      	ldr	r3, [pc, #604]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 030c 	and.w	r3, r3, #12
 8004ba6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ba8:	4b94      	ldr	r3, [pc, #592]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	d102      	bne.n	8004bbe <HAL_RCC_OscConfig+0x3e>
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	2b03      	cmp	r3, #3
 8004bbc:	d002      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x44>
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	2b08      	cmp	r3, #8
 8004bc2:	d10b      	bne.n	8004bdc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc4:	4b8d      	ldr	r3, [pc, #564]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d05b      	beq.n	8004c88 <HAL_RCC_OscConfig+0x108>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d157      	bne.n	8004c88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e2d9      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004be4:	d106      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x74>
 8004be6:	4b85      	ldr	r3, [pc, #532]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a84      	ldr	r2, [pc, #528]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	e01d      	b.n	8004c30 <HAL_RCC_OscConfig+0xb0>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bfc:	d10c      	bne.n	8004c18 <HAL_RCC_OscConfig+0x98>
 8004bfe:	4b7f      	ldr	r3, [pc, #508]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a7e      	ldr	r2, [pc, #504]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c08:	6013      	str	r3, [r2, #0]
 8004c0a:	4b7c      	ldr	r3, [pc, #496]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a7b      	ldr	r2, [pc, #492]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	e00b      	b.n	8004c30 <HAL_RCC_OscConfig+0xb0>
 8004c18:	4b78      	ldr	r3, [pc, #480]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a77      	ldr	r2, [pc, #476]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	4b75      	ldr	r3, [pc, #468]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a74      	ldr	r2, [pc, #464]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d013      	beq.n	8004c60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c38:	f7fd f9dc 	bl	8001ff4 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c40:	f7fd f9d8 	bl	8001ff4 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	@ 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e29e      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c52:	4b6a      	ldr	r3, [pc, #424]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0f0      	beq.n	8004c40 <HAL_RCC_OscConfig+0xc0>
 8004c5e:	e014      	b.n	8004c8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c60:	f7fd f9c8 	bl	8001ff4 <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c68:	f7fd f9c4 	bl	8001ff4 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b64      	cmp	r3, #100	@ 0x64
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e28a      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c7a:	4b60      	ldr	r3, [pc, #384]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f0      	bne.n	8004c68 <HAL_RCC_OscConfig+0xe8>
 8004c86:	e000      	b.n	8004c8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d075      	beq.n	8004d82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c96:	4b59      	ldr	r3, [pc, #356]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 030c 	and.w	r3, r3, #12
 8004c9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ca0:	4b56      	ldr	r3, [pc, #344]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f003 0303 	and.w	r3, r3, #3
 8004ca8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b0c      	cmp	r3, #12
 8004cae:	d102      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x136>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d002      	beq.n	8004cbc <HAL_RCC_OscConfig+0x13c>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d11f      	bne.n	8004cfc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cbc:	4b4f      	ldr	r3, [pc, #316]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x154>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e25d      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd4:	4b49      	ldr	r3, [pc, #292]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	061b      	lsls	r3, r3, #24
 8004ce2:	4946      	ldr	r1, [pc, #280]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ce8:	4b45      	ldr	r3, [pc, #276]	@ (8004e00 <HAL_RCC_OscConfig+0x280>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7fc f861 	bl	8000db4 <HAL_InitTick>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d043      	beq.n	8004d80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e249      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d023      	beq.n	8004d4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d04:	4b3d      	ldr	r3, [pc, #244]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a3c      	ldr	r2, [pc, #240]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d10:	f7fd f970 	bl	8001ff4 <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d18:	f7fd f96c 	bl	8001ff4 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e232      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d2a:	4b34      	ldr	r3, [pc, #208]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d0f0      	beq.n	8004d18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d36:	4b31      	ldr	r3, [pc, #196]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	061b      	lsls	r3, r3, #24
 8004d44:	492d      	ldr	r1, [pc, #180]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	604b      	str	r3, [r1, #4]
 8004d4a:	e01a      	b.n	8004d82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a2a      	ldr	r2, [pc, #168]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d58:	f7fd f94c 	bl	8001ff4 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d60:	f7fd f948 	bl	8001ff4 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e20e      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d72:	4b22      	ldr	r3, [pc, #136]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x1e0>
 8004d7e:	e000      	b.n	8004d82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d041      	beq.n	8004e12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d01c      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d96:	4b19      	ldr	r3, [pc, #100]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d9c:	4a17      	ldr	r2, [pc, #92]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da6:	f7fd f925 	bl	8001ff4 <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dae:	f7fd f921 	bl	8001ff4 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e1e7      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0ef      	beq.n	8004dae <HAL_RCC_OscConfig+0x22e>
 8004dce:	e020      	b.n	8004e12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dd6:	4a09      	ldr	r2, [pc, #36]	@ (8004dfc <HAL_RCC_OscConfig+0x27c>)
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de0:	f7fd f908 	bl	8001ff4 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004de6:	e00d      	b.n	8004e04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de8:	f7fd f904 	bl	8001ff4 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d906      	bls.n	8004e04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e1ca      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
 8004dfa:	bf00      	nop
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	200000ac 	.word	0x200000ac
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e04:	4b8c      	ldr	r3, [pc, #560]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1ea      	bne.n	8004de8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 80a6 	beq.w	8004f6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e20:	2300      	movs	r3, #0
 8004e22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e24:	4b84      	ldr	r3, [pc, #528]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_OscConfig+0x2b4>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <HAL_RCC_OscConfig+0x2b6>
 8004e34:	2300      	movs	r3, #0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00d      	beq.n	8004e56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	4a7e      	ldr	r2, [pc, #504]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e46:	4b7c      	ldr	r3, [pc, #496]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e52:	2301      	movs	r3, #1
 8004e54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e56:	4b79      	ldr	r3, [pc, #484]	@ (800503c <HAL_RCC_OscConfig+0x4bc>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d118      	bne.n	8004e94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e62:	4b76      	ldr	r3, [pc, #472]	@ (800503c <HAL_RCC_OscConfig+0x4bc>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a75      	ldr	r2, [pc, #468]	@ (800503c <HAL_RCC_OscConfig+0x4bc>)
 8004e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e6e:	f7fd f8c1 	bl	8001ff4 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e74:	e008      	b.n	8004e88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e76:	f7fd f8bd 	bl	8001ff4 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e183      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e88:	4b6c      	ldr	r3, [pc, #432]	@ (800503c <HAL_RCC_OscConfig+0x4bc>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0f0      	beq.n	8004e76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d108      	bne.n	8004eae <HAL_RCC_OscConfig+0x32e>
 8004e9c:	4b66      	ldr	r3, [pc, #408]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea2:	4a65      	ldr	r2, [pc, #404]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eac:	e024      	b.n	8004ef8 <HAL_RCC_OscConfig+0x378>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	2b05      	cmp	r3, #5
 8004eb4:	d110      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x358>
 8004eb6:	4b60      	ldr	r3, [pc, #384]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ebc:	4a5e      	ldr	r2, [pc, #376]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ebe:	f043 0304 	orr.w	r3, r3, #4
 8004ec2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ec6:	4b5c      	ldr	r3, [pc, #368]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ecc:	4a5a      	ldr	r2, [pc, #360]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ece:	f043 0301 	orr.w	r3, r3, #1
 8004ed2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ed6:	e00f      	b.n	8004ef8 <HAL_RCC_OscConfig+0x378>
 8004ed8:	4b57      	ldr	r3, [pc, #348]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ede:	4a56      	ldr	r2, [pc, #344]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ee0:	f023 0301 	bic.w	r3, r3, #1
 8004ee4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ee8:	4b53      	ldr	r3, [pc, #332]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eee:	4a52      	ldr	r2, [pc, #328]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ef0:	f023 0304 	bic.w	r3, r3, #4
 8004ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d016      	beq.n	8004f2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f00:	f7fd f878 	bl	8001ff4 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f06:	e00a      	b.n	8004f1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f08:	f7fd f874 	bl	8001ff4 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e138      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f1e:	4b46      	ldr	r3, [pc, #280]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0ed      	beq.n	8004f08 <HAL_RCC_OscConfig+0x388>
 8004f2c:	e015      	b.n	8004f5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2e:	f7fd f861 	bl	8001ff4 <HAL_GetTick>
 8004f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f34:	e00a      	b.n	8004f4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f36:	f7fd f85d 	bl	8001ff4 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e121      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f4c:	4b3a      	ldr	r3, [pc, #232]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1ed      	bne.n	8004f36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f5a:	7ffb      	ldrb	r3, [r7, #31]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d105      	bne.n	8004f6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f60:	4b35      	ldr	r3, [pc, #212]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f64:	4a34      	ldr	r2, [pc, #208]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d03c      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01c      	beq.n	8004fba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f80:	4b2d      	ldr	r3, [pc, #180]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f86:	4a2c      	ldr	r2, [pc, #176]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f90:	f7fd f830 	bl	8001ff4 <HAL_GetTick>
 8004f94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f98:	f7fd f82c 	bl	8001ff4 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e0f2      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004faa:	4b23      	ldr	r3, [pc, #140]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004fac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0ef      	beq.n	8004f98 <HAL_RCC_OscConfig+0x418>
 8004fb8:	e01b      	b.n	8004ff2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004fba:	4b1f      	ldr	r3, [pc, #124]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004fbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004fc2:	f023 0301 	bic.w	r3, r3, #1
 8004fc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fca:	f7fd f813 	bl	8001ff4 <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fd2:	f7fd f80f 	bl	8001ff4 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e0d5      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fe4:	4b14      	ldr	r3, [pc, #80]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1ef      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 80c9 	beq.w	800518e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f003 030c 	and.w	r3, r3, #12
 8005004:	2b0c      	cmp	r3, #12
 8005006:	f000 8083 	beq.w	8005110 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	69db      	ldr	r3, [r3, #28]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d15e      	bne.n	80050d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005012:	4b09      	ldr	r3, [pc, #36]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a08      	ldr	r2, [pc, #32]	@ (8005038 <HAL_RCC_OscConfig+0x4b8>)
 8005018:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800501c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501e:	f7fc ffe9 	bl	8001ff4 <HAL_GetTick>
 8005022:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005024:	e00c      	b.n	8005040 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005026:	f7fc ffe5 	bl	8001ff4 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d905      	bls.n	8005040 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e0ab      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
 8005038:	40021000 	.word	0x40021000
 800503c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005040:	4b55      	ldr	r3, [pc, #340]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1ec      	bne.n	8005026 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800504c:	4b52      	ldr	r3, [pc, #328]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	4b52      	ldr	r3, [pc, #328]	@ (800519c <HAL_RCC_OscConfig+0x61c>)
 8005052:	4013      	ands	r3, r2
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6a11      	ldr	r1, [r2, #32]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800505c:	3a01      	subs	r2, #1
 800505e:	0112      	lsls	r2, r2, #4
 8005060:	4311      	orrs	r1, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005066:	0212      	lsls	r2, r2, #8
 8005068:	4311      	orrs	r1, r2
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800506e:	0852      	lsrs	r2, r2, #1
 8005070:	3a01      	subs	r2, #1
 8005072:	0552      	lsls	r2, r2, #21
 8005074:	4311      	orrs	r1, r2
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800507a:	0852      	lsrs	r2, r2, #1
 800507c:	3a01      	subs	r2, #1
 800507e:	0652      	lsls	r2, r2, #25
 8005080:	4311      	orrs	r1, r2
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005086:	06d2      	lsls	r2, r2, #27
 8005088:	430a      	orrs	r2, r1
 800508a:	4943      	ldr	r1, [pc, #268]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 800508c:	4313      	orrs	r3, r2
 800508e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005090:	4b41      	ldr	r3, [pc, #260]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a40      	ldr	r2, [pc, #256]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 8005096:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800509a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800509c:	4b3e      	ldr	r3, [pc, #248]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	4a3d      	ldr	r2, [pc, #244]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 80050a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fc ffa4 	bl	8001ff4 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b0:	f7fc ffa0 	bl	8001ff4 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e066      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050c2:	4b35      	ldr	r3, [pc, #212]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0f0      	beq.n	80050b0 <HAL_RCC_OscConfig+0x530>
 80050ce:	e05e      	b.n	800518e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d0:	4b31      	ldr	r3, [pc, #196]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a30      	ldr	r2, [pc, #192]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 80050d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050dc:	f7fc ff8a 	bl	8001ff4 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e4:	f7fc ff86 	bl	8001ff4 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e04c      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050f6:	4b28      	ldr	r3, [pc, #160]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005102:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	4924      	ldr	r1, [pc, #144]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 8005108:	4b25      	ldr	r3, [pc, #148]	@ (80051a0 <HAL_RCC_OscConfig+0x620>)
 800510a:	4013      	ands	r3, r2
 800510c:	60cb      	str	r3, [r1, #12]
 800510e:	e03e      	b.n	800518e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e039      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800511c:	4b1e      	ldr	r3, [pc, #120]	@ (8005198 <HAL_RCC_OscConfig+0x618>)
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f003 0203 	and.w	r2, r3, #3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a1b      	ldr	r3, [r3, #32]
 800512c:	429a      	cmp	r2, r3
 800512e:	d12c      	bne.n	800518a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513a:	3b01      	subs	r3, #1
 800513c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800513e:	429a      	cmp	r2, r3
 8005140:	d123      	bne.n	800518a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800514e:	429a      	cmp	r2, r3
 8005150:	d11b      	bne.n	800518a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800515e:	429a      	cmp	r2, r3
 8005160:	d113      	bne.n	800518a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516c:	085b      	lsrs	r3, r3, #1
 800516e:	3b01      	subs	r3, #1
 8005170:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005172:	429a      	cmp	r2, r3
 8005174:	d109      	bne.n	800518a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005180:	085b      	lsrs	r3, r3, #1
 8005182:	3b01      	subs	r3, #1
 8005184:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005186:	429a      	cmp	r2, r3
 8005188:	d001      	beq.n	800518e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e000      	b.n	8005190 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3720      	adds	r7, #32
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40021000 	.word	0x40021000
 800519c:	019f800c 	.word	0x019f800c
 80051a0:	feeefffc 	.word	0xfeeefffc

080051a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80051ae:	2300      	movs	r3, #0
 80051b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e11e      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051bc:	4b91      	ldr	r3, [pc, #580]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 030f 	and.w	r3, r3, #15
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d910      	bls.n	80051ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ca:	4b8e      	ldr	r3, [pc, #568]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f023 020f 	bic.w	r2, r3, #15
 80051d2:	498c      	ldr	r1, [pc, #560]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051da:	4b8a      	ldr	r3, [pc, #552]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 030f 	and.w	r3, r3, #15
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d001      	beq.n	80051ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e106      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d073      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	d129      	bne.n	8005254 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005200:	4b81      	ldr	r3, [pc, #516]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d101      	bne.n	8005210 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0f4      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005210:	f000 f9d0 	bl	80055b4 <RCC_GetSysClockFreqFromPLLSource>
 8005214:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4a7c      	ldr	r2, [pc, #496]	@ (800540c <HAL_RCC_ClockConfig+0x268>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d93f      	bls.n	800529e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800521e:	4b7a      	ldr	r3, [pc, #488]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d009      	beq.n	800523e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005232:	2b00      	cmp	r3, #0
 8005234:	d033      	beq.n	800529e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800523a:	2b00      	cmp	r3, #0
 800523c:	d12f      	bne.n	800529e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800523e:	4b72      	ldr	r3, [pc, #456]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005246:	4a70      	ldr	r2, [pc, #448]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800524c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800524e:	2380      	movs	r3, #128	@ 0x80
 8005250:	617b      	str	r3, [r7, #20]
 8005252:	e024      	b.n	800529e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	2b02      	cmp	r3, #2
 800525a:	d107      	bne.n	800526c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800525c:	4b6a      	ldr	r3, [pc, #424]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d109      	bne.n	800527c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e0c6      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800526c:	4b66      	ldr	r3, [pc, #408]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0be      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800527c:	f000 f8ce 	bl	800541c <HAL_RCC_GetSysClockFreq>
 8005280:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	4a61      	ldr	r2, [pc, #388]	@ (800540c <HAL_RCC_ClockConfig+0x268>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d909      	bls.n	800529e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800528a:	4b5f      	ldr	r3, [pc, #380]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005292:	4a5d      	ldr	r2, [pc, #372]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005294:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005298:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800529a:	2380      	movs	r3, #128	@ 0x80
 800529c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800529e:	4b5a      	ldr	r3, [pc, #360]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f023 0203 	bic.w	r2, r3, #3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	4957      	ldr	r1, [pc, #348]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b0:	f7fc fea0 	bl	8001ff4 <HAL_GetTick>
 80052b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b6:	e00a      	b.n	80052ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b8:	f7fc fe9c 	bl	8001ff4 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e095      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ce:	4b4e      	ldr	r3, [pc, #312]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 020c 	and.w	r2, r3, #12
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	429a      	cmp	r2, r3
 80052de:	d1eb      	bne.n	80052b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d023      	beq.n	8005334 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d005      	beq.n	8005304 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052f8:	4b43      	ldr	r3, [pc, #268]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	4a42      	ldr	r2, [pc, #264]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80052fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005302:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0308 	and.w	r3, r3, #8
 800530c:	2b00      	cmp	r3, #0
 800530e:	d007      	beq.n	8005320 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005310:	4b3d      	ldr	r3, [pc, #244]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005318:	4a3b      	ldr	r2, [pc, #236]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800531a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800531e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005320:	4b39      	ldr	r3, [pc, #228]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	4936      	ldr	r1, [pc, #216]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800532e:	4313      	orrs	r3, r2
 8005330:	608b      	str	r3, [r1, #8]
 8005332:	e008      	b.n	8005346 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2b80      	cmp	r3, #128	@ 0x80
 8005338:	d105      	bne.n	8005346 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800533a:	4b33      	ldr	r3, [pc, #204]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	4a32      	ldr	r2, [pc, #200]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 8005340:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005344:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005346:	4b2f      	ldr	r3, [pc, #188]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d21d      	bcs.n	8005390 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005354:	4b2b      	ldr	r3, [pc, #172]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f023 020f 	bic.w	r2, r3, #15
 800535c:	4929      	ldr	r1, [pc, #164]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	4313      	orrs	r3, r2
 8005362:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005364:	f7fc fe46 	bl	8001ff4 <HAL_GetTick>
 8005368:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	e00a      	b.n	8005382 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800536c:	f7fc fe42 	bl	8001ff4 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800537a:	4293      	cmp	r3, r2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e03b      	b.n	80053fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005382:	4b20      	ldr	r3, [pc, #128]	@ (8005404 <HAL_RCC_ClockConfig+0x260>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	429a      	cmp	r2, r3
 800538e:	d1ed      	bne.n	800536c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	d008      	beq.n	80053ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800539c:	4b1a      	ldr	r3, [pc, #104]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	4917      	ldr	r1, [pc, #92]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0308 	and.w	r3, r3, #8
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d009      	beq.n	80053ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053ba:	4b13      	ldr	r3, [pc, #76]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	490f      	ldr	r1, [pc, #60]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053ce:	f000 f825 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80053d2:	4602      	mov	r2, r0
 80053d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005408 <HAL_RCC_ClockConfig+0x264>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	091b      	lsrs	r3, r3, #4
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	490c      	ldr	r1, [pc, #48]	@ (8005410 <HAL_RCC_ClockConfig+0x26c>)
 80053e0:	5ccb      	ldrb	r3, [r1, r3]
 80053e2:	f003 031f 	and.w	r3, r3, #31
 80053e6:	fa22 f303 	lsr.w	r3, r2, r3
 80053ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005414 <HAL_RCC_ClockConfig+0x270>)
 80053ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80053ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005418 <HAL_RCC_ClockConfig+0x274>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fb fcde 	bl	8000db4 <HAL_InitTick>
 80053f8:	4603      	mov	r3, r0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40022000 	.word	0x40022000
 8005408:	40021000 	.word	0x40021000
 800540c:	04c4b400 	.word	0x04c4b400
 8005410:	0800b08c 	.word	0x0800b08c
 8005414:	20000000 	.word	0x20000000
 8005418:	200000ac 	.word	0x200000ac

0800541c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005422:	4b2c      	ldr	r3, [pc, #176]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 030c 	and.w	r3, r3, #12
 800542a:	2b04      	cmp	r3, #4
 800542c:	d102      	bne.n	8005434 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800542e:	4b2a      	ldr	r3, [pc, #168]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	e047      	b.n	80054c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005434:	4b27      	ldr	r3, [pc, #156]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b08      	cmp	r3, #8
 800543e:	d102      	bne.n	8005446 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005440:	4b26      	ldr	r3, [pc, #152]	@ (80054dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005442:	613b      	str	r3, [r7, #16]
 8005444:	e03e      	b.n	80054c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005446:	4b23      	ldr	r3, [pc, #140]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 030c 	and.w	r3, r3, #12
 800544e:	2b0c      	cmp	r3, #12
 8005450:	d136      	bne.n	80054c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005452:	4b20      	ldr	r3, [pc, #128]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0303 	and.w	r3, r3, #3
 800545a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800545c:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	091b      	lsrs	r3, r3, #4
 8005462:	f003 030f 	and.w	r3, r3, #15
 8005466:	3301      	adds	r3, #1
 8005468:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2b03      	cmp	r3, #3
 800546e:	d10c      	bne.n	800548a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005470:	4a1a      	ldr	r2, [pc, #104]	@ (80054dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	fbb2 f3f3 	udiv	r3, r2, r3
 8005478:	4a16      	ldr	r2, [pc, #88]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800547a:	68d2      	ldr	r2, [r2, #12]
 800547c:	0a12      	lsrs	r2, r2, #8
 800547e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005482:	fb02 f303 	mul.w	r3, r2, r3
 8005486:	617b      	str	r3, [r7, #20]
      break;
 8005488:	e00c      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800548a:	4a13      	ldr	r2, [pc, #76]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005492:	4a10      	ldr	r2, [pc, #64]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005494:	68d2      	ldr	r2, [r2, #12]
 8005496:	0a12      	lsrs	r2, r2, #8
 8005498:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	617b      	str	r3, [r7, #20]
      break;
 80054a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054a4:	4b0b      	ldr	r3, [pc, #44]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	0e5b      	lsrs	r3, r3, #25
 80054aa:	f003 0303 	and.w	r3, r3, #3
 80054ae:	3301      	adds	r3, #1
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054bc:	613b      	str	r3, [r7, #16]
 80054be:	e001      	b.n	80054c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80054c4:	693b      	ldr	r3, [r7, #16]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	40021000 	.word	0x40021000
 80054d8:	00f42400 	.word	0x00f42400
 80054dc:	016e3600 	.word	0x016e3600

080054e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054e4:	4b03      	ldr	r3, [pc, #12]	@ (80054f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80054e6:	681b      	ldr	r3, [r3, #0]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	20000000 	.word	0x20000000

080054f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054fc:	f7ff fff0 	bl	80054e0 <HAL_RCC_GetHCLKFreq>
 8005500:	4602      	mov	r2, r0
 8005502:	4b06      	ldr	r3, [pc, #24]	@ (800551c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	f003 0307 	and.w	r3, r3, #7
 800550c:	4904      	ldr	r1, [pc, #16]	@ (8005520 <HAL_RCC_GetPCLK1Freq+0x28>)
 800550e:	5ccb      	ldrb	r3, [r1, r3]
 8005510:	f003 031f 	and.w	r3, r3, #31
 8005514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005518:	4618      	mov	r0, r3
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40021000 	.word	0x40021000
 8005520:	0800b09c 	.word	0x0800b09c

08005524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005528:	f7ff ffda 	bl	80054e0 <HAL_RCC_GetHCLKFreq>
 800552c:	4602      	mov	r2, r0
 800552e:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	0adb      	lsrs	r3, r3, #11
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	4904      	ldr	r1, [pc, #16]	@ (800554c <HAL_RCC_GetPCLK2Freq+0x28>)
 800553a:	5ccb      	ldrb	r3, [r1, r3]
 800553c:	f003 031f 	and.w	r3, r3, #31
 8005540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005544:	4618      	mov	r0, r3
 8005546:	bd80      	pop	{r7, pc}
 8005548:	40021000 	.word	0x40021000
 800554c:	0800b09c 	.word	0x0800b09c

08005550 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	220f      	movs	r2, #15
 800555e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005560:	4b12      	ldr	r3, [pc, #72]	@ (80055ac <HAL_RCC_GetClockConfig+0x5c>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 0203 	and.w	r2, r3, #3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800556c:	4b0f      	ldr	r3, [pc, #60]	@ (80055ac <HAL_RCC_GetClockConfig+0x5c>)
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005578:	4b0c      	ldr	r3, [pc, #48]	@ (80055ac <HAL_RCC_GetClockConfig+0x5c>)
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005584:	4b09      	ldr	r3, [pc, #36]	@ (80055ac <HAL_RCC_GetClockConfig+0x5c>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	08db      	lsrs	r3, r3, #3
 800558a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005592:	4b07      	ldr	r3, [pc, #28]	@ (80055b0 <HAL_RCC_GetClockConfig+0x60>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 020f 	and.w	r2, r3, #15
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	601a      	str	r2, [r3, #0]
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	40021000 	.word	0x40021000
 80055b0:	40022000 	.word	0x40022000

080055b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005634 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	f003 0303 	and.w	r3, r3, #3
 80055c2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	091b      	lsrs	r3, r3, #4
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	3301      	adds	r3, #1
 80055d0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b03      	cmp	r3, #3
 80055d6:	d10c      	bne.n	80055f2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055d8:	4a17      	ldr	r2, [pc, #92]	@ (8005638 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e0:	4a14      	ldr	r2, [pc, #80]	@ (8005634 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055e2:	68d2      	ldr	r2, [r2, #12]
 80055e4:	0a12      	lsrs	r2, r2, #8
 80055e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80055ea:	fb02 f303 	mul.w	r3, r2, r3
 80055ee:	617b      	str	r3, [r7, #20]
    break;
 80055f0:	e00c      	b.n	800560c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055f2:	4a12      	ldr	r2, [pc, #72]	@ (800563c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005634 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055fc:	68d2      	ldr	r2, [r2, #12]
 80055fe:	0a12      	lsrs	r2, r2, #8
 8005600:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005604:	fb02 f303 	mul.w	r3, r2, r3
 8005608:	617b      	str	r3, [r7, #20]
    break;
 800560a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800560c:	4b09      	ldr	r3, [pc, #36]	@ (8005634 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	0e5b      	lsrs	r3, r3, #25
 8005612:	f003 0303 	and.w	r3, r3, #3
 8005616:	3301      	adds	r3, #1
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005626:	687b      	ldr	r3, [r7, #4]
}
 8005628:	4618      	mov	r0, r3
 800562a:	371c      	adds	r7, #28
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	40021000 	.word	0x40021000
 8005638:	016e3600 	.word	0x016e3600
 800563c:	00f42400 	.word	0x00f42400

08005640 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005648:	2300      	movs	r3, #0
 800564a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800564c:	2300      	movs	r3, #0
 800564e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8098 	beq.w	800578e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800565e:	2300      	movs	r3, #0
 8005660:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005662:	4b43      	ldr	r3, [pc, #268]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10d      	bne.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800566e:	4b40      	ldr	r3, [pc, #256]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005672:	4a3f      	ldr	r2, [pc, #252]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005678:	6593      	str	r3, [r2, #88]	@ 0x58
 800567a:	4b3d      	ldr	r3, [pc, #244]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800567c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005682:	60bb      	str	r3, [r7, #8]
 8005684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005686:	2301      	movs	r3, #1
 8005688:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800568a:	4b3a      	ldr	r3, [pc, #232]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a39      	ldr	r2, [pc, #228]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005694:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005696:	f7fc fcad 	bl	8001ff4 <HAL_GetTick>
 800569a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800569c:	e009      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800569e:	f7fc fca9 	bl	8001ff4 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d902      	bls.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	74fb      	strb	r3, [r7, #19]
        break;
 80056b0:	e005      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056b2:	4b30      	ldr	r3, [pc, #192]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0ef      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80056be:	7cfb      	ldrb	r3, [r7, #19]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d159      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056c4:	4b2a      	ldr	r3, [pc, #168]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056ce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d01e      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d019      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056e0:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056ec:	4b20      	ldr	r3, [pc, #128]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f2:	4a1f      	ldr	r2, [pc, #124]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056fc:	4b1c      	ldr	r3, [pc, #112]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005702:	4a1b      	ldr	r2, [pc, #108]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005704:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005708:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800570c:	4a18      	ldr	r2, [pc, #96]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f003 0301 	and.w	r3, r3, #1
 800571a:	2b00      	cmp	r3, #0
 800571c:	d016      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571e:	f7fc fc69 	bl	8001ff4 <HAL_GetTick>
 8005722:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005724:	e00b      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005726:	f7fc fc65 	bl	8001ff4 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005734:	4293      	cmp	r3, r2
 8005736:	d902      	bls.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	74fb      	strb	r3, [r7, #19]
            break;
 800573c:	e006      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800573e:	4b0c      	ldr	r3, [pc, #48]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d0ec      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800574c:	7cfb      	ldrb	r3, [r7, #19]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005752:	4b07      	ldr	r3, [pc, #28]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005758:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005760:	4903      	ldr	r1, [pc, #12]	@ (8005770 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005762:	4313      	orrs	r3, r2
 8005764:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005768:	e008      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800576a:	7cfb      	ldrb	r3, [r7, #19]
 800576c:	74bb      	strb	r3, [r7, #18]
 800576e:	e005      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005770:	40021000 	.word	0x40021000
 8005774:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005778:	7cfb      	ldrb	r3, [r7, #19]
 800577a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800577c:	7c7b      	ldrb	r3, [r7, #17]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d105      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005782:	4ba7      	ldr	r3, [pc, #668]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005786:	4aa6      	ldr	r2, [pc, #664]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800578c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00a      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800579a:	4ba1      	ldr	r3, [pc, #644]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800579c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a0:	f023 0203 	bic.w	r2, r3, #3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	499d      	ldr	r1, [pc, #628]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00a      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057bc:	4b98      	ldr	r3, [pc, #608]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c2:	f023 020c 	bic.w	r2, r3, #12
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	4995      	ldr	r1, [pc, #596]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0304 	and.w	r3, r3, #4
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057de:	4b90      	ldr	r3, [pc, #576]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	498c      	ldr	r1, [pc, #560]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0308 	and.w	r3, r3, #8
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00a      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005800:	4b87      	ldr	r3, [pc, #540]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005806:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	4984      	ldr	r1, [pc, #528]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005810:	4313      	orrs	r3, r2
 8005812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0310 	and.w	r3, r3, #16
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005822:	4b7f      	ldr	r3, [pc, #508]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005828:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	497b      	ldr	r1, [pc, #492]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005832:	4313      	orrs	r3, r2
 8005834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0320 	and.w	r3, r3, #32
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005844:	4b76      	ldr	r3, [pc, #472]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800584a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	4973      	ldr	r1, [pc, #460]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005854:	4313      	orrs	r3, r2
 8005856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005866:	4b6e      	ldr	r3, [pc, #440]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	496a      	ldr	r1, [pc, #424]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005888:	4b65      	ldr	r3, [pc, #404]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800588a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	4962      	ldr	r1, [pc, #392]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005898:	4313      	orrs	r3, r2
 800589a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058aa:	4b5d      	ldr	r3, [pc, #372]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b8:	4959      	ldr	r1, [pc, #356]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058cc:	4b54      	ldr	r3, [pc, #336]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058d2:	f023 0203 	bic.w	r2, r3, #3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	4951      	ldr	r1, [pc, #324]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fc:	4948      	ldr	r1, [pc, #288]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800590c:	2b00      	cmp	r3, #0
 800590e:	d015      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005910:	4b43      	ldr	r3, [pc, #268]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005916:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	4940      	ldr	r1, [pc, #256]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005920:	4313      	orrs	r3, r2
 8005922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800592a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800592e:	d105      	bne.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005930:	4b3b      	ldr	r3, [pc, #236]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	4a3a      	ldr	r2, [pc, #232]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800593a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005944:	2b00      	cmp	r3, #0
 8005946:	d015      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005948:	4b35      	ldr	r3, [pc, #212]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005956:	4932      	ldr	r1, [pc, #200]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005962:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005966:	d105      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005968:	4b2d      	ldr	r3, [pc, #180]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	4a2c      	ldr	r2, [pc, #176]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800596e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005972:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d015      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005980:	4b27      	ldr	r3, [pc, #156]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005986:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	4924      	ldr	r1, [pc, #144]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800599e:	d105      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	4a1e      	ldr	r2, [pc, #120]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d015      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059b8:	4b19      	ldr	r3, [pc, #100]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c6:	4916      	ldr	r1, [pc, #88]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059d6:	d105      	bne.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059d8:	4b11      	ldr	r3, [pc, #68]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	4a10      	ldr	r2, [pc, #64]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d019      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80059f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	4908      	ldr	r1, [pc, #32]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a00:	4313      	orrs	r3, r2
 8005a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a0e:	d109      	bne.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a10:	4b03      	ldr	r3, [pc, #12]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	4a02      	ldr	r2, [pc, #8]	@ (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a1a:	60d3      	str	r3, [r2, #12]
 8005a1c:	e002      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005a1e:	bf00      	nop
 8005a20:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d015      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005a30:	4b29      	ldr	r3, [pc, #164]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3e:	4926      	ldr	r1, [pc, #152]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a4e:	d105      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a50:	4b21      	ldr	r3, [pc, #132]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	4a20      	ldr	r2, [pc, #128]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a5a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d015      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005a68:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a76:	4918      	ldr	r1, [pc, #96]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a86:	d105      	bne.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a88:	4b13      	ldr	r3, [pc, #76]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	4a12      	ldr	r2, [pc, #72]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a92:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d015      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005aa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aa6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aae:	490a      	ldr	r1, [pc, #40]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005abe:	d105      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ac0:	4b05      	ldr	r3, [pc, #20]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	4a04      	ldr	r2, [pc, #16]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005aca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005acc:	7cbb      	ldrb	r3, [r7, #18]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	40021000 	.word	0x40021000

08005adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e049      	b.n	8005b82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d106      	bne.n	8005b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7fb fcc6 	bl	8001494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	3304      	adds	r3, #4
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4610      	mov	r0, r2
 8005b1c:	f000 fdd8 	bl	80066d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d001      	beq.n	8005ba4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e04c      	b.n	8005c3e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a26      	ldr	r2, [pc, #152]	@ (8005c4c <HAL_TIM_Base_Start+0xc0>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d022      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bbe:	d01d      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a22      	ldr	r2, [pc, #136]	@ (8005c50 <HAL_TIM_Base_Start+0xc4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d018      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a21      	ldr	r2, [pc, #132]	@ (8005c54 <HAL_TIM_Base_Start+0xc8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d013      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c58 <HAL_TIM_Base_Start+0xcc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00e      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c5c <HAL_TIM_Base_Start+0xd0>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d009      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a1c      	ldr	r2, [pc, #112]	@ (8005c60 <HAL_TIM_Base_Start+0xd4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d004      	beq.n	8005bfc <HAL_TIM_Base_Start+0x70>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8005c64 <HAL_TIM_Base_Start+0xd8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d115      	bne.n	8005c28 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	4b19      	ldr	r3, [pc, #100]	@ (8005c68 <HAL_TIM_Base_Start+0xdc>)
 8005c04:	4013      	ands	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2b06      	cmp	r3, #6
 8005c0c:	d015      	beq.n	8005c3a <HAL_TIM_Base_Start+0xae>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c14:	d011      	beq.n	8005c3a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0201 	orr.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c26:	e008      	b.n	8005c3a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0201 	orr.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	e000      	b.n	8005c3c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40012c00 	.word	0x40012c00
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40000800 	.word	0x40000800
 8005c58:	40000c00 	.word	0x40000c00
 8005c5c:	40013400 	.word	0x40013400
 8005c60:	40014000 	.word	0x40014000
 8005c64:	40015000 	.word	0x40015000
 8005c68:	00010007 	.word	0x00010007

08005c6c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6a1a      	ldr	r2, [r3, #32]
 8005c7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10f      	bne.n	8005ca4 <HAL_TIM_Base_Stop+0x38>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6a1a      	ldr	r2, [r3, #32]
 8005c8a:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005c8e:	4013      	ands	r3, r2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d107      	bne.n	8005ca4 <HAL_TIM_Base_Stop+0x38>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0201 	bic.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
	...

08005cbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d001      	beq.n	8005cd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e054      	b.n	8005d7e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68da      	ldr	r2, [r3, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0201 	orr.w	r2, r2, #1
 8005cea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a26      	ldr	r2, [pc, #152]	@ (8005d8c <HAL_TIM_Base_Start_IT+0xd0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d022      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cfe:	d01d      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a22      	ldr	r2, [pc, #136]	@ (8005d90 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d018      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a21      	ldr	r2, [pc, #132]	@ (8005d94 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d013      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a1f      	ldr	r2, [pc, #124]	@ (8005d98 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00e      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1e      	ldr	r2, [pc, #120]	@ (8005d9c <HAL_TIM_Base_Start_IT+0xe0>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d009      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8005da0 <HAL_TIM_Base_Start_IT+0xe4>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_TIM_Base_Start_IT+0x80>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a1b      	ldr	r2, [pc, #108]	@ (8005da4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d115      	bne.n	8005d68 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689a      	ldr	r2, [r3, #8]
 8005d42:	4b19      	ldr	r3, [pc, #100]	@ (8005da8 <HAL_TIM_Base_Start_IT+0xec>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b06      	cmp	r3, #6
 8005d4c:	d015      	beq.n	8005d7a <HAL_TIM_Base_Start_IT+0xbe>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d54:	d011      	beq.n	8005d7a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f042 0201 	orr.w	r2, r2, #1
 8005d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d66:	e008      	b.n	8005d7a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0201 	orr.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	e000      	b.n	8005d7c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	40012c00 	.word	0x40012c00
 8005d90:	40000400 	.word	0x40000400
 8005d94:	40000800 	.word	0x40000800
 8005d98:	40000c00 	.word	0x40000c00
 8005d9c:	40013400 	.word	0x40013400
 8005da0:	40014000 	.word	0x40014000
 8005da4:	40015000 	.word	0x40015000
 8005da8:	00010007 	.word	0x00010007

08005dac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e049      	b.n	8005e52 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f7fb fadc 	bl	8001390 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3304      	adds	r3, #4
 8005de8:	4619      	mov	r1, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	f000 fc70 	bl	80066d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3708      	adds	r7, #8
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d109      	bne.n	8005e80 <HAL_TIM_PWM_Start+0x24>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	bf14      	ite	ne
 8005e78:	2301      	movne	r3, #1
 8005e7a:	2300      	moveq	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	e03c      	b.n	8005efa <HAL_TIM_PWM_Start+0x9e>
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	d109      	bne.n	8005e9a <HAL_TIM_PWM_Start+0x3e>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	bf14      	ite	ne
 8005e92:	2301      	movne	r3, #1
 8005e94:	2300      	moveq	r3, #0
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	e02f      	b.n	8005efa <HAL_TIM_PWM_Start+0x9e>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d109      	bne.n	8005eb4 <HAL_TIM_PWM_Start+0x58>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	bf14      	ite	ne
 8005eac:	2301      	movne	r3, #1
 8005eae:	2300      	moveq	r3, #0
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	e022      	b.n	8005efa <HAL_TIM_PWM_Start+0x9e>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b0c      	cmp	r3, #12
 8005eb8:	d109      	bne.n	8005ece <HAL_TIM_PWM_Start+0x72>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	bf14      	ite	ne
 8005ec6:	2301      	movne	r3, #1
 8005ec8:	2300      	moveq	r3, #0
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	e015      	b.n	8005efa <HAL_TIM_PWM_Start+0x9e>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b10      	cmp	r3, #16
 8005ed2:	d109      	bne.n	8005ee8 <HAL_TIM_PWM_Start+0x8c>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	bf14      	ite	ne
 8005ee0:	2301      	movne	r3, #1
 8005ee2:	2300      	moveq	r3, #0
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	e008      	b.n	8005efa <HAL_TIM_PWM_Start+0x9e>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	bf14      	ite	ne
 8005ef4:	2301      	movne	r3, #1
 8005ef6:	2300      	moveq	r3, #0
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e0a6      	b.n	8006050 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d104      	bne.n	8005f12 <HAL_TIM_PWM_Start+0xb6>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f10:	e023      	b.n	8005f5a <HAL_TIM_PWM_Start+0xfe>
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b04      	cmp	r3, #4
 8005f16:	d104      	bne.n	8005f22 <HAL_TIM_PWM_Start+0xc6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f20:	e01b      	b.n	8005f5a <HAL_TIM_PWM_Start+0xfe>
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b08      	cmp	r3, #8
 8005f26:	d104      	bne.n	8005f32 <HAL_TIM_PWM_Start+0xd6>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f30:	e013      	b.n	8005f5a <HAL_TIM_PWM_Start+0xfe>
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b0c      	cmp	r3, #12
 8005f36:	d104      	bne.n	8005f42 <HAL_TIM_PWM_Start+0xe6>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f40:	e00b      	b.n	8005f5a <HAL_TIM_PWM_Start+0xfe>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b10      	cmp	r3, #16
 8005f46:	d104      	bne.n	8005f52 <HAL_TIM_PWM_Start+0xf6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f50:	e003      	b.n	8005f5a <HAL_TIM_PWM_Start+0xfe>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2202      	movs	r2, #2
 8005f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	6839      	ldr	r1, [r7, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f001 f806 	bl	8006f74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a3a      	ldr	r2, [pc, #232]	@ (8006058 <HAL_TIM_PWM_Start+0x1fc>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x148>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a39      	ldr	r2, [pc, #228]	@ (800605c <HAL_TIM_PWM_Start+0x200>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x148>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a37      	ldr	r2, [pc, #220]	@ (8006060 <HAL_TIM_PWM_Start+0x204>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x148>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a36      	ldr	r2, [pc, #216]	@ (8006064 <HAL_TIM_PWM_Start+0x208>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x148>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a34      	ldr	r2, [pc, #208]	@ (8006068 <HAL_TIM_PWM_Start+0x20c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x148>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a33      	ldr	r2, [pc, #204]	@ (800606c <HAL_TIM_PWM_Start+0x210>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_PWM_Start+0x14c>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_Start+0x14e>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d007      	beq.n	8005fbe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a25      	ldr	r2, [pc, #148]	@ (8006058 <HAL_TIM_PWM_Start+0x1fc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d022      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fd0:	d01d      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a26      	ldr	r2, [pc, #152]	@ (8006070 <HAL_TIM_PWM_Start+0x214>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d018      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a24      	ldr	r2, [pc, #144]	@ (8006074 <HAL_TIM_PWM_Start+0x218>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d013      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a23      	ldr	r2, [pc, #140]	@ (8006078 <HAL_TIM_PWM_Start+0x21c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d00e      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a19      	ldr	r2, [pc, #100]	@ (800605c <HAL_TIM_PWM_Start+0x200>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d009      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a18      	ldr	r2, [pc, #96]	@ (8006060 <HAL_TIM_PWM_Start+0x204>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d004      	beq.n	800600e <HAL_TIM_PWM_Start+0x1b2>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a18      	ldr	r2, [pc, #96]	@ (800606c <HAL_TIM_PWM_Start+0x210>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d115      	bne.n	800603a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	4b19      	ldr	r3, [pc, #100]	@ (800607c <HAL_TIM_PWM_Start+0x220>)
 8006016:	4013      	ands	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b06      	cmp	r3, #6
 800601e:	d015      	beq.n	800604c <HAL_TIM_PWM_Start+0x1f0>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006026:	d011      	beq.n	800604c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0201 	orr.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006038:	e008      	b.n	800604c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f042 0201 	orr.w	r2, r2, #1
 8006048:	601a      	str	r2, [r3, #0]
 800604a:	e000      	b.n	800604e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	40012c00 	.word	0x40012c00
 800605c:	40013400 	.word	0x40013400
 8006060:	40014000 	.word	0x40014000
 8006064:	40014400 	.word	0x40014400
 8006068:	40014800 	.word	0x40014800
 800606c:	40015000 	.word	0x40015000
 8006070:	40000400 	.word	0x40000400
 8006074:	40000800 	.word	0x40000800
 8006078:	40000c00 	.word	0x40000c00
 800607c:	00010007 	.word	0x00010007

08006080 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2200      	movs	r2, #0
 8006090:	6839      	ldr	r1, [r7, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f000 ff6e 	bl	8006f74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a40      	ldr	r2, [pc, #256]	@ (80061a0 <HAL_TIM_PWM_Stop+0x120>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d018      	beq.n	80060d4 <HAL_TIM_PWM_Stop+0x54>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a3f      	ldr	r2, [pc, #252]	@ (80061a4 <HAL_TIM_PWM_Stop+0x124>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d013      	beq.n	80060d4 <HAL_TIM_PWM_Stop+0x54>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a3d      	ldr	r2, [pc, #244]	@ (80061a8 <HAL_TIM_PWM_Stop+0x128>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00e      	beq.n	80060d4 <HAL_TIM_PWM_Stop+0x54>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a3c      	ldr	r2, [pc, #240]	@ (80061ac <HAL_TIM_PWM_Stop+0x12c>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d009      	beq.n	80060d4 <HAL_TIM_PWM_Stop+0x54>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a3a      	ldr	r2, [pc, #232]	@ (80061b0 <HAL_TIM_PWM_Stop+0x130>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d004      	beq.n	80060d4 <HAL_TIM_PWM_Stop+0x54>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a39      	ldr	r2, [pc, #228]	@ (80061b4 <HAL_TIM_PWM_Stop+0x134>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d101      	bne.n	80060d8 <HAL_TIM_PWM_Stop+0x58>
 80060d4:	2301      	movs	r3, #1
 80060d6:	e000      	b.n	80060da <HAL_TIM_PWM_Stop+0x5a>
 80060d8:	2300      	movs	r3, #0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d017      	beq.n	800610e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6a1a      	ldr	r2, [r3, #32]
 80060e4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80060e8:	4013      	ands	r3, r2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d10f      	bne.n	800610e <HAL_TIM_PWM_Stop+0x8e>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6a1a      	ldr	r2, [r3, #32]
 80060f4:	f244 4344 	movw	r3, #17476	@ 0x4444
 80060f8:	4013      	ands	r3, r2
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d107      	bne.n	800610e <HAL_TIM_PWM_Stop+0x8e>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800610c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6a1a      	ldr	r2, [r3, #32]
 8006114:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006118:	4013      	ands	r3, r2
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10f      	bne.n	800613e <HAL_TIM_PWM_Stop+0xbe>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	6a1a      	ldr	r2, [r3, #32]
 8006124:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006128:	4013      	ands	r3, r2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d107      	bne.n	800613e <HAL_TIM_PWM_Stop+0xbe>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0201 	bic.w	r2, r2, #1
 800613c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d104      	bne.n	800614e <HAL_TIM_PWM_Stop+0xce>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800614c:	e023      	b.n	8006196 <HAL_TIM_PWM_Stop+0x116>
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	2b04      	cmp	r3, #4
 8006152:	d104      	bne.n	800615e <HAL_TIM_PWM_Stop+0xde>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800615c:	e01b      	b.n	8006196 <HAL_TIM_PWM_Stop+0x116>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b08      	cmp	r3, #8
 8006162:	d104      	bne.n	800616e <HAL_TIM_PWM_Stop+0xee>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800616c:	e013      	b.n	8006196 <HAL_TIM_PWM_Stop+0x116>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	2b0c      	cmp	r3, #12
 8006172:	d104      	bne.n	800617e <HAL_TIM_PWM_Stop+0xfe>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800617c:	e00b      	b.n	8006196 <HAL_TIM_PWM_Stop+0x116>
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b10      	cmp	r3, #16
 8006182:	d104      	bne.n	800618e <HAL_TIM_PWM_Stop+0x10e>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800618c:	e003      	b.n	8006196 <HAL_TIM_PWM_Stop+0x116>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40012c00 	.word	0x40012c00
 80061a4:	40013400 	.word	0x40013400
 80061a8:	40014000 	.word	0x40014000
 80061ac:	40014400 	.word	0x40014400
 80061b0:	40014800 	.word	0x40014800
 80061b4:	40015000 	.word	0x40015000

080061b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d020      	beq.n	800621c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f003 0302 	and.w	r3, r3, #2
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d01b      	beq.n	800621c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f06f 0202 	mvn.w	r2, #2
 80061ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa46 	bl	8006694 <HAL_TIM_IC_CaptureCallback>
 8006208:	e005      	b.n	8006216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa38 	bl	8006680 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 fa49 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	f003 0304 	and.w	r3, r3, #4
 8006222:	2b00      	cmp	r3, #0
 8006224:	d020      	beq.n	8006268 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f003 0304 	and.w	r3, r3, #4
 800622c:	2b00      	cmp	r3, #0
 800622e:	d01b      	beq.n	8006268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f06f 0204 	mvn.w	r2, #4
 8006238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2202      	movs	r2, #2
 800623e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fa20 	bl	8006694 <HAL_TIM_IC_CaptureCallback>
 8006254:	e005      	b.n	8006262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fa12 	bl	8006680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fa23 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d020      	beq.n	80062b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f003 0308 	and.w	r3, r3, #8
 8006278:	2b00      	cmp	r3, #0
 800627a:	d01b      	beq.n	80062b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f06f 0208 	mvn.w	r2, #8
 8006284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2204      	movs	r2, #4
 800628a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d003      	beq.n	80062a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f9fa 	bl	8006694 <HAL_TIM_IC_CaptureCallback>
 80062a0:	e005      	b.n	80062ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 f9ec 	bl	8006680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f9fd 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d020      	beq.n	8006300 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f003 0310 	and.w	r3, r3, #16
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d01b      	beq.n	8006300 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f06f 0210 	mvn.w	r2, #16
 80062d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2208      	movs	r2, #8
 80062d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f9d4 	bl	8006694 <HAL_TIM_IC_CaptureCallback>
 80062ec:	e005      	b.n	80062fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 f9c6 	bl	8006680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 f9d7 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00c      	beq.n	8006324 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	2b00      	cmp	r3, #0
 8006312:	d007      	beq.n	8006324 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f06f 0201 	mvn.w	r2, #1
 800631c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7fa fcba 	bl	8000c98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800632a:	2b00      	cmp	r3, #0
 800632c:	d104      	bne.n	8006338 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00c      	beq.n	8006352 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800633e:	2b00      	cmp	r3, #0
 8006340:	d007      	beq.n	8006352 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800634a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f001 f939 	bl	80075c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00c      	beq.n	8006376 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006362:	2b00      	cmp	r3, #0
 8006364:	d007      	beq.n	8006376 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800636e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f001 f931 	bl	80075d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00c      	beq.n	800639a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006386:	2b00      	cmp	r3, #0
 8006388:	d007      	beq.n	800639a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006392:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f991 	bl	80066bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	f003 0320 	and.w	r3, r3, #32
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00c      	beq.n	80063be <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f003 0320 	and.w	r3, r3, #32
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d007      	beq.n	80063be <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f06f 0220 	mvn.w	r2, #32
 80063b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f001 f8f9 	bl	80075b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d00c      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80063da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f001 f905 	bl	80075ec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00c      	beq.n	8006406 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d007      	beq.n	8006406 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80063fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f001 f8fd 	bl	8007600 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d00c      	beq.n	800642a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d007      	beq.n	800642a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f001 f8f5 	bl	8007614 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00c      	beq.n	800644e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d007      	beq.n	800644e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f001 f8ed 	bl	8007628 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800644e:	bf00      	nop
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
	...

08006458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006464:	2300      	movs	r3, #0
 8006466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800646e:	2b01      	cmp	r3, #1
 8006470:	d101      	bne.n	8006476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006472:	2302      	movs	r3, #2
 8006474:	e0ff      	b.n	8006676 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b14      	cmp	r3, #20
 8006482:	f200 80f0 	bhi.w	8006666 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006486:	a201      	add	r2, pc, #4	@ (adr r2, 800648c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648c:	080064e1 	.word	0x080064e1
 8006490:	08006667 	.word	0x08006667
 8006494:	08006667 	.word	0x08006667
 8006498:	08006667 	.word	0x08006667
 800649c:	08006521 	.word	0x08006521
 80064a0:	08006667 	.word	0x08006667
 80064a4:	08006667 	.word	0x08006667
 80064a8:	08006667 	.word	0x08006667
 80064ac:	08006563 	.word	0x08006563
 80064b0:	08006667 	.word	0x08006667
 80064b4:	08006667 	.word	0x08006667
 80064b8:	08006667 	.word	0x08006667
 80064bc:	080065a3 	.word	0x080065a3
 80064c0:	08006667 	.word	0x08006667
 80064c4:	08006667 	.word	0x08006667
 80064c8:	08006667 	.word	0x08006667
 80064cc:	080065e5 	.word	0x080065e5
 80064d0:	08006667 	.word	0x08006667
 80064d4:	08006667 	.word	0x08006667
 80064d8:	08006667 	.word	0x08006667
 80064dc:	08006625 	.word	0x08006625
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68b9      	ldr	r1, [r7, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 f9a6 	bl	8006838 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f042 0208 	orr.w	r2, r2, #8
 80064fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 0204 	bic.w	r2, r2, #4
 800650a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6999      	ldr	r1, [r3, #24]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	691a      	ldr	r2, [r3, #16]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	619a      	str	r2, [r3, #24]
      break;
 800651e:	e0a5      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	4618      	mov	r0, r3
 8006528:	f000 fa20 	bl	800696c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699a      	ldr	r2, [r3, #24]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800653a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699a      	ldr	r2, [r3, #24]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800654a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6999      	ldr	r1, [r3, #24]
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	021a      	lsls	r2, r3, #8
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	619a      	str	r2, [r3, #24]
      break;
 8006560:	e084      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fa93 	bl	8006a94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f042 0208 	orr.w	r2, r2, #8
 800657c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0204 	bic.w	r2, r2, #4
 800658c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69d9      	ldr	r1, [r3, #28]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	691a      	ldr	r2, [r3, #16]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	430a      	orrs	r2, r1
 800659e:	61da      	str	r2, [r3, #28]
      break;
 80065a0:	e064      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68b9      	ldr	r1, [r7, #8]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 fb05 	bl	8006bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	69da      	ldr	r2, [r3, #28]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	69da      	ldr	r2, [r3, #28]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	69d9      	ldr	r1, [r3, #28]
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	021a      	lsls	r2, r3, #8
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	61da      	str	r2, [r3, #28]
      break;
 80065e2:	e043      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 fb78 	bl	8006ce0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0208 	orr.w	r2, r2, #8
 80065fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0204 	bic.w	r2, r2, #4
 800660e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006622:	e023      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68b9      	ldr	r1, [r7, #8]
 800662a:	4618      	mov	r0, r3
 800662c:	f000 fbc2 	bl	8006db4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800663e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800664e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	021a      	lsls	r2, r3, #8
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006664:	e002      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	75fb      	strb	r3, [r7, #23]
      break;
 800666a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006674:	7dfb      	ldrb	r3, [r7, #23]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop

08006680 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a4c      	ldr	r2, [pc, #304]	@ (8006814 <TIM_Base_SetConfig+0x144>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d017      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ee:	d013      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a49      	ldr	r2, [pc, #292]	@ (8006818 <TIM_Base_SetConfig+0x148>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d00f      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a48      	ldr	r2, [pc, #288]	@ (800681c <TIM_Base_SetConfig+0x14c>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00b      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a47      	ldr	r2, [pc, #284]	@ (8006820 <TIM_Base_SetConfig+0x150>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d007      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a46      	ldr	r2, [pc, #280]	@ (8006824 <TIM_Base_SetConfig+0x154>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d003      	beq.n	8006718 <TIM_Base_SetConfig+0x48>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a45      	ldr	r2, [pc, #276]	@ (8006828 <TIM_Base_SetConfig+0x158>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d108      	bne.n	800672a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800671e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a39      	ldr	r2, [pc, #228]	@ (8006814 <TIM_Base_SetConfig+0x144>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d023      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006738:	d01f      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a36      	ldr	r2, [pc, #216]	@ (8006818 <TIM_Base_SetConfig+0x148>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d01b      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a35      	ldr	r2, [pc, #212]	@ (800681c <TIM_Base_SetConfig+0x14c>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d017      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a34      	ldr	r2, [pc, #208]	@ (8006820 <TIM_Base_SetConfig+0x150>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d013      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a33      	ldr	r2, [pc, #204]	@ (8006824 <TIM_Base_SetConfig+0x154>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00f      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a33      	ldr	r2, [pc, #204]	@ (800682c <TIM_Base_SetConfig+0x15c>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d00b      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a32      	ldr	r2, [pc, #200]	@ (8006830 <TIM_Base_SetConfig+0x160>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d007      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a31      	ldr	r2, [pc, #196]	@ (8006834 <TIM_Base_SetConfig+0x164>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d003      	beq.n	800677a <TIM_Base_SetConfig+0xaa>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a2c      	ldr	r2, [pc, #176]	@ (8006828 <TIM_Base_SetConfig+0x158>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d108      	bne.n	800678c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4313      	orrs	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	4313      	orrs	r3, r2
 8006798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a18      	ldr	r2, [pc, #96]	@ (8006814 <TIM_Base_SetConfig+0x144>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d013      	beq.n	80067e0 <TIM_Base_SetConfig+0x110>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006824 <TIM_Base_SetConfig+0x154>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d00f      	beq.n	80067e0 <TIM_Base_SetConfig+0x110>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a1a      	ldr	r2, [pc, #104]	@ (800682c <TIM_Base_SetConfig+0x15c>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d00b      	beq.n	80067e0 <TIM_Base_SetConfig+0x110>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a19      	ldr	r2, [pc, #100]	@ (8006830 <TIM_Base_SetConfig+0x160>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d007      	beq.n	80067e0 <TIM_Base_SetConfig+0x110>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a18      	ldr	r2, [pc, #96]	@ (8006834 <TIM_Base_SetConfig+0x164>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_Base_SetConfig+0x110>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a13      	ldr	r2, [pc, #76]	@ (8006828 <TIM_Base_SetConfig+0x158>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d103      	bne.n	80067e8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	691a      	ldr	r2, [r3, #16]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d105      	bne.n	8006806 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f023 0201 	bic.w	r2, r3, #1
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	611a      	str	r2, [r3, #16]
  }
}
 8006806:	bf00      	nop
 8006808:	3714      	adds	r7, #20
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	40012c00 	.word	0x40012c00
 8006818:	40000400 	.word	0x40000400
 800681c:	40000800 	.word	0x40000800
 8006820:	40000c00 	.word	0x40000c00
 8006824:	40013400 	.word	0x40013400
 8006828:	40015000 	.word	0x40015000
 800682c:	40014000 	.word	0x40014000
 8006830:	40014400 	.word	0x40014400
 8006834:	40014800 	.word	0x40014800

08006838 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006838:	b480      	push	{r7}
 800683a:	b087      	sub	sp, #28
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	f023 0201 	bic.w	r2, r3, #1
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0303 	bic.w	r3, r3, #3
 8006872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f023 0302 	bic.w	r3, r3, #2
 8006884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a30      	ldr	r2, [pc, #192]	@ (8006954 <TIM_OC1_SetConfig+0x11c>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d013      	beq.n	80068c0 <TIM_OC1_SetConfig+0x88>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a2f      	ldr	r2, [pc, #188]	@ (8006958 <TIM_OC1_SetConfig+0x120>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d00f      	beq.n	80068c0 <TIM_OC1_SetConfig+0x88>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a2e      	ldr	r2, [pc, #184]	@ (800695c <TIM_OC1_SetConfig+0x124>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d00b      	beq.n	80068c0 <TIM_OC1_SetConfig+0x88>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a2d      	ldr	r2, [pc, #180]	@ (8006960 <TIM_OC1_SetConfig+0x128>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d007      	beq.n	80068c0 <TIM_OC1_SetConfig+0x88>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006964 <TIM_OC1_SetConfig+0x12c>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d003      	beq.n	80068c0 <TIM_OC1_SetConfig+0x88>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006968 <TIM_OC1_SetConfig+0x130>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d10c      	bne.n	80068da <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	f023 0308 	bic.w	r3, r3, #8
 80068c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f023 0304 	bic.w	r3, r3, #4
 80068d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a1d      	ldr	r2, [pc, #116]	@ (8006954 <TIM_OC1_SetConfig+0x11c>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d013      	beq.n	800690a <TIM_OC1_SetConfig+0xd2>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006958 <TIM_OC1_SetConfig+0x120>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d00f      	beq.n	800690a <TIM_OC1_SetConfig+0xd2>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a1b      	ldr	r2, [pc, #108]	@ (800695c <TIM_OC1_SetConfig+0x124>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00b      	beq.n	800690a <TIM_OC1_SetConfig+0xd2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006960 <TIM_OC1_SetConfig+0x128>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d007      	beq.n	800690a <TIM_OC1_SetConfig+0xd2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a19      	ldr	r2, [pc, #100]	@ (8006964 <TIM_OC1_SetConfig+0x12c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d003      	beq.n	800690a <TIM_OC1_SetConfig+0xd2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a18      	ldr	r2, [pc, #96]	@ (8006968 <TIM_OC1_SetConfig+0x130>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d111      	bne.n	800692e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	4313      	orrs	r3, r2
 8006922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	685a      	ldr	r2, [r3, #4]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	621a      	str	r2, [r3, #32]
}
 8006948:	bf00      	nop
 800694a:	371c      	adds	r7, #28
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40013400 	.word	0x40013400
 800695c:	40014000 	.word	0x40014000
 8006960:	40014400 	.word	0x40014400
 8006964:	40014800 	.word	0x40014800
 8006968:	40015000 	.word	0x40015000

0800696c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f023 0210 	bic.w	r2, r3, #16
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800699a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800699e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	021b      	lsls	r3, r3, #8
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f023 0320 	bic.w	r3, r3, #32
 80069ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	011b      	lsls	r3, r3, #4
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	4a2c      	ldr	r2, [pc, #176]	@ (8006a7c <TIM_OC2_SetConfig+0x110>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d007      	beq.n	80069e0 <TIM_OC2_SetConfig+0x74>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a2b      	ldr	r2, [pc, #172]	@ (8006a80 <TIM_OC2_SetConfig+0x114>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d003      	beq.n	80069e0 <TIM_OC2_SetConfig+0x74>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a2a      	ldr	r2, [pc, #168]	@ (8006a84 <TIM_OC2_SetConfig+0x118>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d10d      	bne.n	80069fc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	011b      	lsls	r3, r3, #4
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a1f      	ldr	r2, [pc, #124]	@ (8006a7c <TIM_OC2_SetConfig+0x110>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d013      	beq.n	8006a2c <TIM_OC2_SetConfig+0xc0>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a1e      	ldr	r2, [pc, #120]	@ (8006a80 <TIM_OC2_SetConfig+0x114>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d00f      	beq.n	8006a2c <TIM_OC2_SetConfig+0xc0>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006a88 <TIM_OC2_SetConfig+0x11c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00b      	beq.n	8006a2c <TIM_OC2_SetConfig+0xc0>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a1d      	ldr	r2, [pc, #116]	@ (8006a8c <TIM_OC2_SetConfig+0x120>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d007      	beq.n	8006a2c <TIM_OC2_SetConfig+0xc0>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006a90 <TIM_OC2_SetConfig+0x124>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_OC2_SetConfig+0xc0>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a17      	ldr	r2, [pc, #92]	@ (8006a84 <TIM_OC2_SetConfig+0x118>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d113      	bne.n	8006a54 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685a      	ldr	r2, [r3, #4]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	621a      	str	r2, [r3, #32]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	40012c00 	.word	0x40012c00
 8006a80:	40013400 	.word	0x40013400
 8006a84:	40015000 	.word	0x40015000
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40014400 	.word	0x40014400
 8006a90:	40014800 	.word	0x40014800

08006a94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 0303 	bic.w	r3, r3, #3
 8006ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	021b      	lsls	r3, r3, #8
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a2b      	ldr	r2, [pc, #172]	@ (8006ba0 <TIM_OC3_SetConfig+0x10c>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d007      	beq.n	8006b06 <TIM_OC3_SetConfig+0x72>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a2a      	ldr	r2, [pc, #168]	@ (8006ba4 <TIM_OC3_SetConfig+0x110>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d003      	beq.n	8006b06 <TIM_OC3_SetConfig+0x72>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a29      	ldr	r2, [pc, #164]	@ (8006ba8 <TIM_OC3_SetConfig+0x114>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d10d      	bne.n	8006b22 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba0 <TIM_OC3_SetConfig+0x10c>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d013      	beq.n	8006b52 <TIM_OC3_SetConfig+0xbe>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba4 <TIM_OC3_SetConfig+0x110>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00f      	beq.n	8006b52 <TIM_OC3_SetConfig+0xbe>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a1d      	ldr	r2, [pc, #116]	@ (8006bac <TIM_OC3_SetConfig+0x118>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00b      	beq.n	8006b52 <TIM_OC3_SetConfig+0xbe>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006bb0 <TIM_OC3_SetConfig+0x11c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d007      	beq.n	8006b52 <TIM_OC3_SetConfig+0xbe>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb4 <TIM_OC3_SetConfig+0x120>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <TIM_OC3_SetConfig+0xbe>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a16      	ldr	r2, [pc, #88]	@ (8006ba8 <TIM_OC3_SetConfig+0x114>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d113      	bne.n	8006b7a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	011b      	lsls	r3, r3, #4
 8006b74:	693a      	ldr	r2, [r7, #16]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	621a      	str	r2, [r3, #32]
}
 8006b94:	bf00      	nop
 8006b96:	371c      	adds	r7, #28
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	40012c00 	.word	0x40012c00
 8006ba4:	40013400 	.word	0x40013400
 8006ba8:	40015000 	.word	0x40015000
 8006bac:	40014000 	.word	0x40014000
 8006bb0:	40014400 	.word	0x40014400
 8006bb4:	40014800 	.word	0x40014800

08006bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	021b      	lsls	r3, r3, #8
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	031b      	lsls	r3, r3, #12
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a2c      	ldr	r2, [pc, #176]	@ (8006cc8 <TIM_OC4_SetConfig+0x110>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d007      	beq.n	8006c2c <TIM_OC4_SetConfig+0x74>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a2b      	ldr	r2, [pc, #172]	@ (8006ccc <TIM_OC4_SetConfig+0x114>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_OC4_SetConfig+0x74>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a2a      	ldr	r2, [pc, #168]	@ (8006cd0 <TIM_OC4_SetConfig+0x118>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d10d      	bne.n	8006c48 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	031b      	lsls	r3, r3, #12
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006cc8 <TIM_OC4_SetConfig+0x110>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d013      	beq.n	8006c78 <TIM_OC4_SetConfig+0xc0>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a1e      	ldr	r2, [pc, #120]	@ (8006ccc <TIM_OC4_SetConfig+0x114>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d00f      	beq.n	8006c78 <TIM_OC4_SetConfig+0xc0>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd4 <TIM_OC4_SetConfig+0x11c>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d00b      	beq.n	8006c78 <TIM_OC4_SetConfig+0xc0>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a1d      	ldr	r2, [pc, #116]	@ (8006cd8 <TIM_OC4_SetConfig+0x120>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d007      	beq.n	8006c78 <TIM_OC4_SetConfig+0xc0>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006cdc <TIM_OC4_SetConfig+0x124>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d003      	beq.n	8006c78 <TIM_OC4_SetConfig+0xc0>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a17      	ldr	r2, [pc, #92]	@ (8006cd0 <TIM_OC4_SetConfig+0x118>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d113      	bne.n	8006ca0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c7e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c86:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	695b      	ldr	r3, [r3, #20]
 8006c8c:	019b      	lsls	r3, r3, #6
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	019b      	lsls	r3, r3, #6
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	621a      	str	r2, [r3, #32]
}
 8006cba:	bf00      	nop
 8006cbc:	371c      	adds	r7, #28
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	40012c00 	.word	0x40012c00
 8006ccc:	40013400 	.word	0x40013400
 8006cd0:	40015000 	.word	0x40015000
 8006cd4:	40014000 	.word	0x40014000
 8006cd8:	40014400 	.word	0x40014400
 8006cdc:	40014800 	.word	0x40014800

08006ce0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d24:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	041b      	lsls	r3, r3, #16
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a19      	ldr	r2, [pc, #100]	@ (8006d9c <TIM_OC5_SetConfig+0xbc>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d013      	beq.n	8006d62 <TIM_OC5_SetConfig+0x82>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a18      	ldr	r2, [pc, #96]	@ (8006da0 <TIM_OC5_SetConfig+0xc0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00f      	beq.n	8006d62 <TIM_OC5_SetConfig+0x82>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a17      	ldr	r2, [pc, #92]	@ (8006da4 <TIM_OC5_SetConfig+0xc4>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d00b      	beq.n	8006d62 <TIM_OC5_SetConfig+0x82>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a16      	ldr	r2, [pc, #88]	@ (8006da8 <TIM_OC5_SetConfig+0xc8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d007      	beq.n	8006d62 <TIM_OC5_SetConfig+0x82>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a15      	ldr	r2, [pc, #84]	@ (8006dac <TIM_OC5_SetConfig+0xcc>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d003      	beq.n	8006d62 <TIM_OC5_SetConfig+0x82>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a14      	ldr	r2, [pc, #80]	@ (8006db0 <TIM_OC5_SetConfig+0xd0>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d109      	bne.n	8006d76 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	021b      	lsls	r3, r3, #8
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	685a      	ldr	r2, [r3, #4]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	621a      	str	r2, [r3, #32]
}
 8006d90:	bf00      	nop
 8006d92:	371c      	adds	r7, #28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	40012c00 	.word	0x40012c00
 8006da0:	40013400 	.word	0x40013400
 8006da4:	40014000 	.word	0x40014000
 8006da8:	40014400 	.word	0x40014400
 8006dac:	40014800 	.word	0x40014800
 8006db0:	40015000 	.word	0x40015000

08006db4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b087      	sub	sp, #28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006de2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	051b      	lsls	r3, r3, #20
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8006e74 <TIM_OC6_SetConfig+0xc0>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d013      	beq.n	8006e38 <TIM_OC6_SetConfig+0x84>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a19      	ldr	r2, [pc, #100]	@ (8006e78 <TIM_OC6_SetConfig+0xc4>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d00f      	beq.n	8006e38 <TIM_OC6_SetConfig+0x84>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a18      	ldr	r2, [pc, #96]	@ (8006e7c <TIM_OC6_SetConfig+0xc8>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d00b      	beq.n	8006e38 <TIM_OC6_SetConfig+0x84>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a17      	ldr	r2, [pc, #92]	@ (8006e80 <TIM_OC6_SetConfig+0xcc>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d007      	beq.n	8006e38 <TIM_OC6_SetConfig+0x84>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a16      	ldr	r2, [pc, #88]	@ (8006e84 <TIM_OC6_SetConfig+0xd0>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d003      	beq.n	8006e38 <TIM_OC6_SetConfig+0x84>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a15      	ldr	r2, [pc, #84]	@ (8006e88 <TIM_OC6_SetConfig+0xd4>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d109      	bne.n	8006e4c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	029b      	lsls	r3, r3, #10
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	621a      	str	r2, [r3, #32]
}
 8006e66:	bf00      	nop
 8006e68:	371c      	adds	r7, #28
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	40012c00 	.word	0x40012c00
 8006e78:	40013400 	.word	0x40013400
 8006e7c:	40014000 	.word	0x40014000
 8006e80:	40014400 	.word	0x40014400
 8006e84:	40014800 	.word	0x40014800
 8006e88:	40015000 	.word	0x40015000

08006e8c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
 8006e98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6a1b      	ldr	r3, [r3, #32]
 8006ea4:	f023 0201 	bic.w	r2, r3, #1
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	4a28      	ldr	r2, [pc, #160]	@ (8006f58 <TIM_TI1_SetConfig+0xcc>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d01b      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ec0:	d017      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	4a25      	ldr	r2, [pc, #148]	@ (8006f5c <TIM_TI1_SetConfig+0xd0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d013      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	4a24      	ldr	r2, [pc, #144]	@ (8006f60 <TIM_TI1_SetConfig+0xd4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00f      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	4a23      	ldr	r2, [pc, #140]	@ (8006f64 <TIM_TI1_SetConfig+0xd8>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d00b      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	4a22      	ldr	r2, [pc, #136]	@ (8006f68 <TIM_TI1_SetConfig+0xdc>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d007      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	4a21      	ldr	r2, [pc, #132]	@ (8006f6c <TIM_TI1_SetConfig+0xe0>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d003      	beq.n	8006ef2 <TIM_TI1_SetConfig+0x66>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	4a20      	ldr	r2, [pc, #128]	@ (8006f70 <TIM_TI1_SetConfig+0xe4>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d101      	bne.n	8006ef6 <TIM_TI1_SetConfig+0x6a>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e000      	b.n	8006ef8 <TIM_TI1_SetConfig+0x6c>
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d008      	beq.n	8006f0e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f023 0303 	bic.w	r3, r3, #3
 8006f02:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	e003      	b.n	8006f16 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f043 0301 	orr.w	r3, r3, #1
 8006f14:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	011b      	lsls	r3, r3, #4
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	697a      	ldr	r2, [r7, #20]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	f023 030a 	bic.w	r3, r3, #10
 8006f30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f003 030a 	and.w	r3, r3, #10
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	693a      	ldr	r2, [r7, #16]
 8006f48:	621a      	str	r2, [r3, #32]
}
 8006f4a:	bf00      	nop
 8006f4c:	371c      	adds	r7, #28
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	40012c00 	.word	0x40012c00
 8006f5c:	40000400 	.word	0x40000400
 8006f60:	40000800 	.word	0x40000800
 8006f64:	40000c00 	.word	0x40000c00
 8006f68:	40013400 	.word	0x40013400
 8006f6c:	40014000 	.word	0x40014000
 8006f70:	40015000 	.word	0x40015000

08006f74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	f003 031f 	and.w	r3, r3, #31
 8006f86:	2201      	movs	r2, #1
 8006f88:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a1a      	ldr	r2, [r3, #32]
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	43db      	mvns	r3, r3
 8006f96:	401a      	ands	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6a1a      	ldr	r2, [r3, #32]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 031f 	and.w	r3, r3, #31
 8006fa6:	6879      	ldr	r1, [r7, #4]
 8006fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fac:	431a      	orrs	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b08a      	sub	sp, #40	@ 0x28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
 8006fc6:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e0a0      	b.n	8007114 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d106      	bne.n	8006fec <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7fa f9f2 	bl	80013d0 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4610      	mov	r0, r2
 8007000:	f7ff fb66 	bl	80066d0 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	6819      	ldr	r1, [r3, #0]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	2203      	movs	r2, #3
 8007012:	f7ff ff3b 	bl	8006e8c <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	699a      	ldr	r2, [r3, #24]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 020c 	bic.w	r2, r2, #12
 8007024:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	6999      	ldr	r1, [r3, #24]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	430a      	orrs	r2, r1
 8007036:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007046:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800705a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689a      	ldr	r2, [r3, #8]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800706a:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	6812      	ldr	r2, [r2, #0]
 8007076:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800707a:	f023 0307 	bic.w	r3, r3, #7
 800707e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689a      	ldr	r2, [r3, #8]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f042 0204 	orr.w	r2, r2, #4
 800708e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8007090:	2300      	movs	r3, #0
 8007092:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007094:	2300      	movs	r3, #0
 8007096:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8007098:	2370      	movs	r3, #112	@ 0x70
 800709a:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800709c:	2300      	movs	r3, #0
 800709e:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80070a0:	2300      	movs	r3, #0
 80070a2:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80070a4:	2300      	movs	r3, #0
 80070a6:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f107 020c 	add.w	r2, r7, #12
 80070b6:	4611      	mov	r1, r2
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7ff fc57 	bl	800696c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6812      	ldr	r2, [r2, #0]
 80070c8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80070cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d0:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80070e0:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2201      	movs	r2, #1
 800710e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3728      	adds	r7, #40	@ 0x28
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d109      	bne.n	8007140 <HAL_TIMEx_PWMN_Start+0x24>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	bf14      	ite	ne
 8007138:	2301      	movne	r3, #1
 800713a:	2300      	moveq	r3, #0
 800713c:	b2db      	uxtb	r3, r3
 800713e:	e022      	b.n	8007186 <HAL_TIMEx_PWMN_Start+0x6a>
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2b04      	cmp	r3, #4
 8007144:	d109      	bne.n	800715a <HAL_TIMEx_PWMN_Start+0x3e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800714c:	b2db      	uxtb	r3, r3
 800714e:	2b01      	cmp	r3, #1
 8007150:	bf14      	ite	ne
 8007152:	2301      	movne	r3, #1
 8007154:	2300      	moveq	r3, #0
 8007156:	b2db      	uxtb	r3, r3
 8007158:	e015      	b.n	8007186 <HAL_TIMEx_PWMN_Start+0x6a>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b08      	cmp	r3, #8
 800715e:	d109      	bne.n	8007174 <HAL_TIMEx_PWMN_Start+0x58>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007166:	b2db      	uxtb	r3, r3
 8007168:	2b01      	cmp	r3, #1
 800716a:	bf14      	ite	ne
 800716c:	2301      	movne	r3, #1
 800716e:	2300      	moveq	r3, #0
 8007170:	b2db      	uxtb	r3, r3
 8007172:	e008      	b.n	8007186 <HAL_TIMEx_PWMN_Start+0x6a>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b01      	cmp	r3, #1
 800717e:	bf14      	ite	ne
 8007180:	2301      	movne	r3, #1
 8007182:	2300      	moveq	r3, #0
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e073      	b.n	8007276 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d104      	bne.n	800719e <HAL_TIMEx_PWMN_Start+0x82>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2202      	movs	r2, #2
 8007198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800719c:	e013      	b.n	80071c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	2b04      	cmp	r3, #4
 80071a2:	d104      	bne.n	80071ae <HAL_TIMEx_PWMN_Start+0x92>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071ac:	e00b      	b.n	80071c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	2b08      	cmp	r3, #8
 80071b2:	d104      	bne.n	80071be <HAL_TIMEx_PWMN_Start+0xa2>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80071bc:	e003      	b.n	80071c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2202      	movs	r2, #2
 80071c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2204      	movs	r2, #4
 80071cc:	6839      	ldr	r1, [r7, #0]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fa34 	bl	800763c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80071e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a25      	ldr	r2, [pc, #148]	@ (8007280 <HAL_TIMEx_PWMN_Start+0x164>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d022      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f6:	d01d      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a21      	ldr	r2, [pc, #132]	@ (8007284 <HAL_TIMEx_PWMN_Start+0x168>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d018      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a20      	ldr	r2, [pc, #128]	@ (8007288 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d013      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a1e      	ldr	r2, [pc, #120]	@ (800728c <HAL_TIMEx_PWMN_Start+0x170>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d00e      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a1d      	ldr	r2, [pc, #116]	@ (8007290 <HAL_TIMEx_PWMN_Start+0x174>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d009      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a1b      	ldr	r2, [pc, #108]	@ (8007294 <HAL_TIMEx_PWMN_Start+0x178>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d004      	beq.n	8007234 <HAL_TIMEx_PWMN_Start+0x118>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a1a      	ldr	r2, [pc, #104]	@ (8007298 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d115      	bne.n	8007260 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	4b18      	ldr	r3, [pc, #96]	@ (800729c <HAL_TIMEx_PWMN_Start+0x180>)
 800723c:	4013      	ands	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b06      	cmp	r3, #6
 8007244:	d015      	beq.n	8007272 <HAL_TIMEx_PWMN_Start+0x156>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800724c:	d011      	beq.n	8007272 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f042 0201 	orr.w	r2, r2, #1
 800725c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800725e:	e008      	b.n	8007272 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0201 	orr.w	r2, r2, #1
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	e000      	b.n	8007274 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007272:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	40012c00 	.word	0x40012c00
 8007284:	40000400 	.word	0x40000400
 8007288:	40000800 	.word	0x40000800
 800728c:	40000c00 	.word	0x40000c00
 8007290:	40013400 	.word	0x40013400
 8007294:	40014000 	.word	0x40014000
 8007298:	40015000 	.word	0x40015000
 800729c:	00010007 	.word	0x00010007

080072a0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2200      	movs	r2, #0
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 f9c2 	bl	800763c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6a1a      	ldr	r2, [r3, #32]
 80072be:	f241 1311 	movw	r3, #4369	@ 0x1111
 80072c2:	4013      	ands	r3, r2
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10f      	bne.n	80072e8 <HAL_TIMEx_PWMN_Stop+0x48>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6a1a      	ldr	r2, [r3, #32]
 80072ce:	f244 4344 	movw	r3, #17476	@ 0x4444
 80072d2:	4013      	ands	r3, r2
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d107      	bne.n	80072e8 <HAL_TIMEx_PWMN_Stop+0x48>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6a1a      	ldr	r2, [r3, #32]
 80072ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 80072f2:	4013      	ands	r3, r2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10f      	bne.n	8007318 <HAL_TIMEx_PWMN_Stop+0x78>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6a1a      	ldr	r2, [r3, #32]
 80072fe:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007302:	4013      	ands	r3, r2
 8007304:	2b00      	cmp	r3, #0
 8007306:	d107      	bne.n	8007318 <HAL_TIMEx_PWMN_Stop+0x78>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 0201 	bic.w	r2, r2, #1
 8007316:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d104      	bne.n	8007328 <HAL_TIMEx_PWMN_Stop+0x88>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007326:	e013      	b.n	8007350 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	2b04      	cmp	r3, #4
 800732c:	d104      	bne.n	8007338 <HAL_TIMEx_PWMN_Stop+0x98>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007336:	e00b      	b.n	8007350 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	2b08      	cmp	r3, #8
 800733c:	d104      	bne.n	8007348 <HAL_TIMEx_PWMN_Stop+0xa8>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007346:	e003      	b.n	8007350 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
	...

0800735c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800736c:	2b01      	cmp	r3, #1
 800736e:	d101      	bne.n	8007374 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007370:	2302      	movs	r3, #2
 8007372:	e074      	b.n	800745e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a34      	ldr	r2, [pc, #208]	@ (800746c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d009      	beq.n	80073b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a33      	ldr	r2, [pc, #204]	@ (8007470 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d004      	beq.n	80073b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a31      	ldr	r2, [pc, #196]	@ (8007474 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d108      	bne.n	80073c4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80073b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80073ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a21      	ldr	r2, [pc, #132]	@ (800746c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d022      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f4:	d01d      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a1f      	ldr	r2, [pc, #124]	@ (8007478 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d018      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1d      	ldr	r2, [pc, #116]	@ (800747c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a1c      	ldr	r2, [pc, #112]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a15      	ldr	r2, [pc, #84]	@ (8007470 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d009      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a18      	ldr	r2, [pc, #96]	@ (8007484 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d004      	beq.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a11      	ldr	r2, [pc, #68]	@ (8007474 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d10c      	bne.n	800744c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007438:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	68ba      	ldr	r2, [r7, #8]
 8007440:	4313      	orrs	r3, r2
 8007442:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68ba      	ldr	r2, [r7, #8]
 800744a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	40012c00 	.word	0x40012c00
 8007470:	40013400 	.word	0x40013400
 8007474:	40015000 	.word	0x40015000
 8007478:	40000400 	.word	0x40000400
 800747c:	40000800 	.word	0x40000800
 8007480:	40000c00 	.word	0x40000c00
 8007484:	40014000 	.word	0x40014000

08007488 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800749c:	2b01      	cmp	r3, #1
 800749e:	d101      	bne.n	80074a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80074a0:	2302      	movs	r3, #2
 80074a2:	e078      	b.n	8007596 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	695b      	ldr	r3, [r3, #20]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	699b      	ldr	r3, [r3, #24]
 8007518:	041b      	lsls	r3, r3, #16
 800751a:	4313      	orrs	r3, r2
 800751c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	69db      	ldr	r3, [r3, #28]
 8007528:	4313      	orrs	r3, r2
 800752a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1c      	ldr	r2, [pc, #112]	@ (80075a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d009      	beq.n	800754a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1b      	ldr	r2, [pc, #108]	@ (80075a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d004      	beq.n	800754a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a19      	ldr	r2, [pc, #100]	@ (80075ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d11c      	bne.n	8007584 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007554:	051b      	lsls	r3, r3, #20
 8007556:	4313      	orrs	r3, r2
 8007558:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	6a1b      	ldr	r3, [r3, #32]
 8007564:	4313      	orrs	r3, r2
 8007566:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007572:	4313      	orrs	r3, r2
 8007574:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007580:	4313      	orrs	r3, r2
 8007582:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68fa      	ldr	r2, [r7, #12]
 800758a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	40012c00 	.word	0x40012c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40015000 	.word	0x40015000

080075b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007630:	bf00      	nop
 8007632:	370c      	adds	r7, #12
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 030f 	and.w	r3, r3, #15
 800764e:	2204      	movs	r2, #4
 8007650:	fa02 f303 	lsl.w	r3, r2, r3
 8007654:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6a1a      	ldr	r2, [r3, #32]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	43db      	mvns	r3, r3
 800765e:	401a      	ands	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a1a      	ldr	r2, [r3, #32]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f003 030f 	and.w	r3, r3, #15
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	fa01 f303 	lsl.w	r3, r1, r3
 8007674:	431a      	orrs	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	621a      	str	r2, [r3, #32]
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr

08007686 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d101      	bne.n	8007698 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e042      	b.n	800771e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d106      	bne.n	80076b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7fa f818 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2224      	movs	r2, #36	@ 0x24
 80076b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f022 0201 	bic.w	r2, r2, #1
 80076c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d002      	beq.n	80076d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 ff61 	bl	8008598 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fc62 	bl	8007fa0 <UART_SetConfig>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d101      	bne.n	80076e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e01b      	b.n	800771e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689a      	ldr	r2, [r3, #8]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007704:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f042 0201 	orr.w	r2, r2, #1
 8007714:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 ffe0 	bl	80086dc <UART_CheckIdleState>
 800771c:	4603      	mov	r3, r0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b08a      	sub	sp, #40	@ 0x28
 800772a:	af02      	add	r7, sp, #8
 800772c:	60f8      	str	r0, [r7, #12]
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	4613      	mov	r3, r2
 8007734:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800773c:	2b20      	cmp	r3, #32
 800773e:	d17b      	bne.n	8007838 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d002      	beq.n	800774c <HAL_UART_Transmit+0x26>
 8007746:	88fb      	ldrh	r3, [r7, #6]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e074      	b.n	800783a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2221      	movs	r2, #33	@ 0x21
 800775c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007760:	f7fa fc48 	bl	8001ff4 <HAL_GetTick>
 8007764:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	88fa      	ldrh	r2, [r7, #6]
 800776a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	88fa      	ldrh	r2, [r7, #6]
 8007772:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800777e:	d108      	bne.n	8007792 <HAL_UART_Transmit+0x6c>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d104      	bne.n	8007792 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007788:	2300      	movs	r3, #0
 800778a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	61bb      	str	r3, [r7, #24]
 8007790:	e003      	b.n	800779a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007796:	2300      	movs	r3, #0
 8007798:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800779a:	e030      	b.n	80077fe <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	9300      	str	r3, [sp, #0]
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	2200      	movs	r2, #0
 80077a4:	2180      	movs	r1, #128	@ 0x80
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f001 f842 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d005      	beq.n	80077be <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e03d      	b.n	800783a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10b      	bne.n	80077dc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	881b      	ldrh	r3, [r3, #0]
 80077c8:	461a      	mov	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077d2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	3302      	adds	r3, #2
 80077d8:	61bb      	str	r3, [r7, #24]
 80077da:	e007      	b.n	80077ec <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	781a      	ldrb	r2, [r3, #0]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	3301      	adds	r3, #1
 80077ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	3b01      	subs	r3, #1
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007804:	b29b      	uxth	r3, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1c8      	bne.n	800779c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2200      	movs	r2, #0
 8007812:	2140      	movs	r1, #64	@ 0x40
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f001 f80b 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d005      	beq.n	800782c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2220      	movs	r2, #32
 8007824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e006      	b.n	800783a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2220      	movs	r2, #32
 8007830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007834:	2300      	movs	r3, #0
 8007836:	e000      	b.n	800783a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007838:	2302      	movs	r3, #2
  }
}
 800783a:	4618      	mov	r0, r3
 800783c:	3720      	adds	r7, #32
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
	...

08007844 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b08a      	sub	sp, #40	@ 0x28
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	4613      	mov	r3, r2
 8007850:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007858:	2b20      	cmp	r3, #32
 800785a:	d137      	bne.n	80078cc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <HAL_UART_Receive_IT+0x24>
 8007862:	88fb      	ldrh	r3, [r7, #6]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d101      	bne.n	800786c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e030      	b.n	80078ce <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a18      	ldr	r2, [pc, #96]	@ (80078d8 <HAL_UART_Receive_IT+0x94>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d01f      	beq.n	80078bc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d018      	beq.n	80078bc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	613b      	str	r3, [r7, #16]
   return(result);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800789e:	627b      	str	r3, [r7, #36]	@ 0x24
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	461a      	mov	r2, r3
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	623b      	str	r3, [r7, #32]
 80078aa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	69f9      	ldr	r1, [r7, #28]
 80078ae:	6a3a      	ldr	r2, [r7, #32]
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e6      	bne.n	800788a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80078bc:	88fb      	ldrh	r3, [r7, #6]
 80078be:	461a      	mov	r2, r3
 80078c0:	68b9      	ldr	r1, [r7, #8]
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f001 f822 	bl	800890c <UART_Start_Receive_IT>
 80078c8:	4603      	mov	r3, r0
 80078ca:	e000      	b.n	80078ce <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078cc:	2302      	movs	r3, #2
  }
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3728      	adds	r7, #40	@ 0x28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	40008000 	.word	0x40008000

080078dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b0ba      	sub	sp, #232	@ 0xe8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007902:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007906:	f640 030f 	movw	r3, #2063	@ 0x80f
 800790a:	4013      	ands	r3, r2
 800790c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007910:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007914:	2b00      	cmp	r3, #0
 8007916:	d11b      	bne.n	8007950 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800791c:	f003 0320 	and.w	r3, r3, #32
 8007920:	2b00      	cmp	r3, #0
 8007922:	d015      	beq.n	8007950 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007928:	f003 0320 	and.w	r3, r3, #32
 800792c:	2b00      	cmp	r3, #0
 800792e:	d105      	bne.n	800793c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d009      	beq.n	8007950 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007940:	2b00      	cmp	r3, #0
 8007942:	f000 8300 	beq.w	8007f46 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	4798      	blx	r3
      }
      return;
 800794e:	e2fa      	b.n	8007f46 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 8123 	beq.w	8007ba0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800795a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800795e:	4b8d      	ldr	r3, [pc, #564]	@ (8007b94 <HAL_UART_IRQHandler+0x2b8>)
 8007960:	4013      	ands	r3, r2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d106      	bne.n	8007974 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007966:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800796a:	4b8b      	ldr	r3, [pc, #556]	@ (8007b98 <HAL_UART_IRQHandler+0x2bc>)
 800796c:	4013      	ands	r3, r2
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 8116 	beq.w	8007ba0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007978:	f003 0301 	and.w	r3, r3, #1
 800797c:	2b00      	cmp	r3, #0
 800797e:	d011      	beq.n	80079a4 <HAL_UART_IRQHandler+0xc8>
 8007980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00b      	beq.n	80079a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2201      	movs	r2, #1
 8007992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800799a:	f043 0201 	orr.w	r2, r3, #1
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d011      	beq.n	80079d4 <HAL_UART_IRQHandler+0xf8>
 80079b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079b4:	f003 0301 	and.w	r3, r3, #1
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00b      	beq.n	80079d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2202      	movs	r2, #2
 80079c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ca:	f043 0204 	orr.w	r2, r3, #4
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d8:	f003 0304 	and.w	r3, r3, #4
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d011      	beq.n	8007a04 <HAL_UART_IRQHandler+0x128>
 80079e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00b      	beq.n	8007a04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2204      	movs	r2, #4
 80079f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fa:	f043 0202 	orr.w	r2, r3, #2
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d017      	beq.n	8007a40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a14:	f003 0320 	and.w	r3, r3, #32
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d105      	bne.n	8007a28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a20:	4b5c      	ldr	r3, [pc, #368]	@ (8007b94 <HAL_UART_IRQHandler+0x2b8>)
 8007a22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2208      	movs	r2, #8
 8007a2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a36:	f043 0208 	orr.w	r2, r3, #8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d012      	beq.n	8007a72 <HAL_UART_IRQHandler+0x196>
 8007a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d00c      	beq.n	8007a72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a68:	f043 0220 	orr.w	r2, r3, #32
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 8266 	beq.w	8007f4a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a82:	f003 0320 	and.w	r3, r3, #32
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d013      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a8e:	f003 0320 	and.w	r3, r3, #32
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d105      	bne.n	8007aa2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d007      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac6:	2b40      	cmp	r3, #64	@ 0x40
 8007ac8:	d005      	beq.n	8007ad6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007aca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ace:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d054      	beq.n	8007b80 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 f83a 	bl	8008b50 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae6:	2b40      	cmp	r3, #64	@ 0x40
 8007ae8:	d146      	bne.n	8007b78 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3308      	adds	r3, #8
 8007af0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3308      	adds	r3, #8
 8007b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1d9      	bne.n	8007aea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d017      	beq.n	8007b70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b46:	4a15      	ldr	r2, [pc, #84]	@ (8007b9c <HAL_UART_IRQHandler+0x2c0>)
 8007b48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7fc fbed 	bl	8004330 <HAL_DMA_Abort_IT>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d019      	beq.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007b6a:	4610      	mov	r0, r2
 8007b6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b6e:	e00f      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f9ff 	bl	8007f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b76:	e00b      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 f9fb 	bl	8007f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b7e:	e007      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f9f7 	bl	8007f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007b8e:	e1dc      	b.n	8007f4a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b90:	bf00      	nop
    return;
 8007b92:	e1da      	b.n	8007f4a <HAL_UART_IRQHandler+0x66e>
 8007b94:	10000001 	.word	0x10000001
 8007b98:	04000120 	.word	0x04000120
 8007b9c:	08008c1d 	.word	0x08008c1d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	f040 8170 	bne.w	8007e8a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bae:	f003 0310 	and.w	r3, r3, #16
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	f000 8169 	beq.w	8007e8a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bbc:	f003 0310 	and.w	r3, r3, #16
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f000 8162 	beq.w	8007e8a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2210      	movs	r2, #16
 8007bcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd8:	2b40      	cmp	r3, #64	@ 0x40
 8007bda:	f040 80d8 	bne.w	8007d8e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007bec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 80af 	beq.w	8007d54 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007bfc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c00:	429a      	cmp	r2, r3
 8007c02:	f080 80a7 	bcs.w	8007d54 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0320 	and.w	r3, r3, #32
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f040 8087 	bne.w	8007d32 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c30:	e853 3f00 	ldrex	r3, [r3]
 8007c34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007c52:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c5e:	e841 2300 	strex	r3, r2, [r1]
 8007c62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1da      	bne.n	8007c24 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3308      	adds	r3, #8
 8007c74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007c7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c80:	f023 0301 	bic.w	r3, r3, #1
 8007c84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007c96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c9e:	e841 2300 	strex	r3, r2, [r1]
 8007ca2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007ca4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1e1      	bne.n	8007c6e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	3308      	adds	r3, #8
 8007cb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cb4:	e853 3f00 	ldrex	r3, [r3]
 8007cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007cba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3308      	adds	r3, #8
 8007cca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007cce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007cd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007cd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007cd6:	e841 2300 	strex	r3, r2, [r1]
 8007cda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007cdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1e3      	bne.n	8007caa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2220      	movs	r2, #32
 8007ce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cf8:	e853 3f00 	ldrex	r3, [r3]
 8007cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d00:	f023 0310 	bic.w	r3, r3, #16
 8007d04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d1a:	e841 2300 	strex	r3, r2, [r1]
 8007d1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1e4      	bne.n	8007cf0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7fc faa6 	bl	800427e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2202      	movs	r2, #2
 8007d36:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 f91b 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007d52:	e0fc      	b.n	8007f4e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	f040 80f5 	bne.w	8007f4e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0320 	and.w	r3, r3, #32
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	f040 80eb 	bne.w	8007f4e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d84:	4619      	mov	r1, r3
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f8fe 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
      return;
 8007d8c:	e0df      	b.n	8007f4e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 80d1 	beq.w	8007f52 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007db0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f000 80cc 	beq.w	8007f52 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc2:	e853 3f00 	ldrex	r3, [r3]
 8007dc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ddc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007de2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007de4:	e841 2300 	strex	r3, r2, [r1]
 8007de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1e4      	bne.n	8007dba <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3308      	adds	r3, #8
 8007df6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfa:	e853 3f00 	ldrex	r3, [r3]
 8007dfe:	623b      	str	r3, [r7, #32]
   return(result);
 8007e00:	6a3b      	ldr	r3, [r7, #32]
 8007e02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e06:	f023 0301 	bic.w	r3, r3, #1
 8007e0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	3308      	adds	r3, #8
 8007e14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e18:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e20:	e841 2300 	strex	r3, r2, [r1]
 8007e24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1e1      	bne.n	8007df0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	e853 3f00 	ldrex	r3, [r3]
 8007e4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f023 0310 	bic.w	r3, r3, #16
 8007e54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e62:	61fb      	str	r3, [r7, #28]
 8007e64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	69b9      	ldr	r1, [r7, #24]
 8007e68:	69fa      	ldr	r2, [r7, #28]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e4      	bne.n	8007e40 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2202      	movs	r2, #2
 8007e7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e80:	4619      	mov	r1, r3
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f880 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e88:	e063      	b.n	8007f52 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00e      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x5d8>
 8007e96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d008      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007eaa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 fc13 	bl	80096d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007eb2:	e051      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d014      	beq.n	8007eea <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d105      	bne.n	8007ed8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ed0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d008      	beq.n	8007eea <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d03a      	beq.n	8007f56 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	4798      	blx	r3
    }
    return;
 8007ee8:	e035      	b.n	8007f56 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d009      	beq.n	8007f0a <HAL_UART_IRQHandler+0x62e>
 8007ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fe9c 	bl	8008c40 <UART_EndTransmit_IT>
    return;
 8007f08:	e026      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d009      	beq.n	8007f2a <HAL_UART_IRQHandler+0x64e>
 8007f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f001 fbec 	bl	8009700 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f28:	e016      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d010      	beq.n	8007f58 <HAL_UART_IRQHandler+0x67c>
 8007f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	da0c      	bge.n	8007f58 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f001 fbd4 	bl	80096ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f44:	e008      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
      return;
 8007f46:	bf00      	nop
 8007f48:	e006      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
    return;
 8007f4a:	bf00      	nop
 8007f4c:	e004      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
      return;
 8007f4e:	bf00      	nop
 8007f50:	e002      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
      return;
 8007f52:	bf00      	nop
 8007f54:	e000      	b.n	8007f58 <HAL_UART_IRQHandler+0x67c>
    return;
 8007f56:	bf00      	nop
  }
}
 8007f58:	37e8      	adds	r7, #232	@ 0xe8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop

08007f60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	460b      	mov	r3, r1
 8007f92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fa4:	b08c      	sub	sp, #48	@ 0x30
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007faa:	2300      	movs	r3, #0
 8007fac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	431a      	orrs	r2, r3
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	69db      	ldr	r3, [r3, #28]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	4baa      	ldr	r3, [pc, #680]	@ (8008278 <UART_SetConfig+0x2d8>)
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	6812      	ldr	r2, [r2, #0]
 8007fd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fd8:	430b      	orrs	r3, r1
 8007fda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	68da      	ldr	r2, [r3, #12]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a9f      	ldr	r2, [pc, #636]	@ (800827c <UART_SetConfig+0x2dc>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d004      	beq.n	800800c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008008:	4313      	orrs	r3, r2
 800800a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008016:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800801a:	697a      	ldr	r2, [r7, #20]
 800801c:	6812      	ldr	r2, [r2, #0]
 800801e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008020:	430b      	orrs	r3, r1
 8008022:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802a:	f023 010f 	bic.w	r1, r3, #15
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	430a      	orrs	r2, r1
 8008038:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a90      	ldr	r2, [pc, #576]	@ (8008280 <UART_SetConfig+0x2e0>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d125      	bne.n	8008090 <UART_SetConfig+0xf0>
 8008044:	4b8f      	ldr	r3, [pc, #572]	@ (8008284 <UART_SetConfig+0x2e4>)
 8008046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800804a:	f003 0303 	and.w	r3, r3, #3
 800804e:	2b03      	cmp	r3, #3
 8008050:	d81a      	bhi.n	8008088 <UART_SetConfig+0xe8>
 8008052:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <UART_SetConfig+0xb8>)
 8008054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008058:	08008069 	.word	0x08008069
 800805c:	08008079 	.word	0x08008079
 8008060:	08008071 	.word	0x08008071
 8008064:	08008081 	.word	0x08008081
 8008068:	2301      	movs	r3, #1
 800806a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800806e:	e116      	b.n	800829e <UART_SetConfig+0x2fe>
 8008070:	2302      	movs	r3, #2
 8008072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008076:	e112      	b.n	800829e <UART_SetConfig+0x2fe>
 8008078:	2304      	movs	r3, #4
 800807a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800807e:	e10e      	b.n	800829e <UART_SetConfig+0x2fe>
 8008080:	2308      	movs	r3, #8
 8008082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008086:	e10a      	b.n	800829e <UART_SetConfig+0x2fe>
 8008088:	2310      	movs	r3, #16
 800808a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800808e:	e106      	b.n	800829e <UART_SetConfig+0x2fe>
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a7c      	ldr	r2, [pc, #496]	@ (8008288 <UART_SetConfig+0x2e8>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d138      	bne.n	800810c <UART_SetConfig+0x16c>
 800809a:	4b7a      	ldr	r3, [pc, #488]	@ (8008284 <UART_SetConfig+0x2e4>)
 800809c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a0:	f003 030c 	and.w	r3, r3, #12
 80080a4:	2b0c      	cmp	r3, #12
 80080a6:	d82d      	bhi.n	8008104 <UART_SetConfig+0x164>
 80080a8:	a201      	add	r2, pc, #4	@ (adr r2, 80080b0 <UART_SetConfig+0x110>)
 80080aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ae:	bf00      	nop
 80080b0:	080080e5 	.word	0x080080e5
 80080b4:	08008105 	.word	0x08008105
 80080b8:	08008105 	.word	0x08008105
 80080bc:	08008105 	.word	0x08008105
 80080c0:	080080f5 	.word	0x080080f5
 80080c4:	08008105 	.word	0x08008105
 80080c8:	08008105 	.word	0x08008105
 80080cc:	08008105 	.word	0x08008105
 80080d0:	080080ed 	.word	0x080080ed
 80080d4:	08008105 	.word	0x08008105
 80080d8:	08008105 	.word	0x08008105
 80080dc:	08008105 	.word	0x08008105
 80080e0:	080080fd 	.word	0x080080fd
 80080e4:	2300      	movs	r3, #0
 80080e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ea:	e0d8      	b.n	800829e <UART_SetConfig+0x2fe>
 80080ec:	2302      	movs	r3, #2
 80080ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080f2:	e0d4      	b.n	800829e <UART_SetConfig+0x2fe>
 80080f4:	2304      	movs	r3, #4
 80080f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080fa:	e0d0      	b.n	800829e <UART_SetConfig+0x2fe>
 80080fc:	2308      	movs	r3, #8
 80080fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008102:	e0cc      	b.n	800829e <UART_SetConfig+0x2fe>
 8008104:	2310      	movs	r3, #16
 8008106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800810a:	e0c8      	b.n	800829e <UART_SetConfig+0x2fe>
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a5e      	ldr	r2, [pc, #376]	@ (800828c <UART_SetConfig+0x2ec>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d125      	bne.n	8008162 <UART_SetConfig+0x1c2>
 8008116:	4b5b      	ldr	r3, [pc, #364]	@ (8008284 <UART_SetConfig+0x2e4>)
 8008118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800811c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008120:	2b30      	cmp	r3, #48	@ 0x30
 8008122:	d016      	beq.n	8008152 <UART_SetConfig+0x1b2>
 8008124:	2b30      	cmp	r3, #48	@ 0x30
 8008126:	d818      	bhi.n	800815a <UART_SetConfig+0x1ba>
 8008128:	2b20      	cmp	r3, #32
 800812a:	d00a      	beq.n	8008142 <UART_SetConfig+0x1a2>
 800812c:	2b20      	cmp	r3, #32
 800812e:	d814      	bhi.n	800815a <UART_SetConfig+0x1ba>
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <UART_SetConfig+0x19a>
 8008134:	2b10      	cmp	r3, #16
 8008136:	d008      	beq.n	800814a <UART_SetConfig+0x1aa>
 8008138:	e00f      	b.n	800815a <UART_SetConfig+0x1ba>
 800813a:	2300      	movs	r3, #0
 800813c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008140:	e0ad      	b.n	800829e <UART_SetConfig+0x2fe>
 8008142:	2302      	movs	r3, #2
 8008144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008148:	e0a9      	b.n	800829e <UART_SetConfig+0x2fe>
 800814a:	2304      	movs	r3, #4
 800814c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008150:	e0a5      	b.n	800829e <UART_SetConfig+0x2fe>
 8008152:	2308      	movs	r3, #8
 8008154:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008158:	e0a1      	b.n	800829e <UART_SetConfig+0x2fe>
 800815a:	2310      	movs	r3, #16
 800815c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008160:	e09d      	b.n	800829e <UART_SetConfig+0x2fe>
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a4a      	ldr	r2, [pc, #296]	@ (8008290 <UART_SetConfig+0x2f0>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d125      	bne.n	80081b8 <UART_SetConfig+0x218>
 800816c:	4b45      	ldr	r3, [pc, #276]	@ (8008284 <UART_SetConfig+0x2e4>)
 800816e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008172:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008176:	2bc0      	cmp	r3, #192	@ 0xc0
 8008178:	d016      	beq.n	80081a8 <UART_SetConfig+0x208>
 800817a:	2bc0      	cmp	r3, #192	@ 0xc0
 800817c:	d818      	bhi.n	80081b0 <UART_SetConfig+0x210>
 800817e:	2b80      	cmp	r3, #128	@ 0x80
 8008180:	d00a      	beq.n	8008198 <UART_SetConfig+0x1f8>
 8008182:	2b80      	cmp	r3, #128	@ 0x80
 8008184:	d814      	bhi.n	80081b0 <UART_SetConfig+0x210>
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <UART_SetConfig+0x1f0>
 800818a:	2b40      	cmp	r3, #64	@ 0x40
 800818c:	d008      	beq.n	80081a0 <UART_SetConfig+0x200>
 800818e:	e00f      	b.n	80081b0 <UART_SetConfig+0x210>
 8008190:	2300      	movs	r3, #0
 8008192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008196:	e082      	b.n	800829e <UART_SetConfig+0x2fe>
 8008198:	2302      	movs	r3, #2
 800819a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800819e:	e07e      	b.n	800829e <UART_SetConfig+0x2fe>
 80081a0:	2304      	movs	r3, #4
 80081a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081a6:	e07a      	b.n	800829e <UART_SetConfig+0x2fe>
 80081a8:	2308      	movs	r3, #8
 80081aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ae:	e076      	b.n	800829e <UART_SetConfig+0x2fe>
 80081b0:	2310      	movs	r3, #16
 80081b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081b6:	e072      	b.n	800829e <UART_SetConfig+0x2fe>
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a35      	ldr	r2, [pc, #212]	@ (8008294 <UART_SetConfig+0x2f4>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d12a      	bne.n	8008218 <UART_SetConfig+0x278>
 80081c2:	4b30      	ldr	r3, [pc, #192]	@ (8008284 <UART_SetConfig+0x2e4>)
 80081c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081d0:	d01a      	beq.n	8008208 <UART_SetConfig+0x268>
 80081d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081d6:	d81b      	bhi.n	8008210 <UART_SetConfig+0x270>
 80081d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081dc:	d00c      	beq.n	80081f8 <UART_SetConfig+0x258>
 80081de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e2:	d815      	bhi.n	8008210 <UART_SetConfig+0x270>
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d003      	beq.n	80081f0 <UART_SetConfig+0x250>
 80081e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081ec:	d008      	beq.n	8008200 <UART_SetConfig+0x260>
 80081ee:	e00f      	b.n	8008210 <UART_SetConfig+0x270>
 80081f0:	2300      	movs	r3, #0
 80081f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081f6:	e052      	b.n	800829e <UART_SetConfig+0x2fe>
 80081f8:	2302      	movs	r3, #2
 80081fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081fe:	e04e      	b.n	800829e <UART_SetConfig+0x2fe>
 8008200:	2304      	movs	r3, #4
 8008202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008206:	e04a      	b.n	800829e <UART_SetConfig+0x2fe>
 8008208:	2308      	movs	r3, #8
 800820a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800820e:	e046      	b.n	800829e <UART_SetConfig+0x2fe>
 8008210:	2310      	movs	r3, #16
 8008212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008216:	e042      	b.n	800829e <UART_SetConfig+0x2fe>
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a17      	ldr	r2, [pc, #92]	@ (800827c <UART_SetConfig+0x2dc>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d13a      	bne.n	8008298 <UART_SetConfig+0x2f8>
 8008222:	4b18      	ldr	r3, [pc, #96]	@ (8008284 <UART_SetConfig+0x2e4>)
 8008224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008228:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800822c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008230:	d01a      	beq.n	8008268 <UART_SetConfig+0x2c8>
 8008232:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008236:	d81b      	bhi.n	8008270 <UART_SetConfig+0x2d0>
 8008238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800823c:	d00c      	beq.n	8008258 <UART_SetConfig+0x2b8>
 800823e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008242:	d815      	bhi.n	8008270 <UART_SetConfig+0x2d0>
 8008244:	2b00      	cmp	r3, #0
 8008246:	d003      	beq.n	8008250 <UART_SetConfig+0x2b0>
 8008248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800824c:	d008      	beq.n	8008260 <UART_SetConfig+0x2c0>
 800824e:	e00f      	b.n	8008270 <UART_SetConfig+0x2d0>
 8008250:	2300      	movs	r3, #0
 8008252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008256:	e022      	b.n	800829e <UART_SetConfig+0x2fe>
 8008258:	2302      	movs	r3, #2
 800825a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825e:	e01e      	b.n	800829e <UART_SetConfig+0x2fe>
 8008260:	2304      	movs	r3, #4
 8008262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008266:	e01a      	b.n	800829e <UART_SetConfig+0x2fe>
 8008268:	2308      	movs	r3, #8
 800826a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800826e:	e016      	b.n	800829e <UART_SetConfig+0x2fe>
 8008270:	2310      	movs	r3, #16
 8008272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008276:	e012      	b.n	800829e <UART_SetConfig+0x2fe>
 8008278:	cfff69f3 	.word	0xcfff69f3
 800827c:	40008000 	.word	0x40008000
 8008280:	40013800 	.word	0x40013800
 8008284:	40021000 	.word	0x40021000
 8008288:	40004400 	.word	0x40004400
 800828c:	40004800 	.word	0x40004800
 8008290:	40004c00 	.word	0x40004c00
 8008294:	40005000 	.word	0x40005000
 8008298:	2310      	movs	r3, #16
 800829a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4aae      	ldr	r2, [pc, #696]	@ (800855c <UART_SetConfig+0x5bc>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	f040 8097 	bne.w	80083d8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80082aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082ae:	2b08      	cmp	r3, #8
 80082b0:	d823      	bhi.n	80082fa <UART_SetConfig+0x35a>
 80082b2:	a201      	add	r2, pc, #4	@ (adr r2, 80082b8 <UART_SetConfig+0x318>)
 80082b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b8:	080082dd 	.word	0x080082dd
 80082bc:	080082fb 	.word	0x080082fb
 80082c0:	080082e5 	.word	0x080082e5
 80082c4:	080082fb 	.word	0x080082fb
 80082c8:	080082eb 	.word	0x080082eb
 80082cc:	080082fb 	.word	0x080082fb
 80082d0:	080082fb 	.word	0x080082fb
 80082d4:	080082fb 	.word	0x080082fb
 80082d8:	080082f3 	.word	0x080082f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082dc:	f7fd f90c 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 80082e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082e2:	e010      	b.n	8008306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082e4:	4b9e      	ldr	r3, [pc, #632]	@ (8008560 <UART_SetConfig+0x5c0>)
 80082e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082e8:	e00d      	b.n	8008306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082ea:	f7fd f897 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80082ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082f0:	e009      	b.n	8008306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082f8:	e005      	b.n	8008306 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80082fa:	2300      	movs	r3, #0
 80082fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008304:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	2b00      	cmp	r3, #0
 800830a:	f000 8130 	beq.w	800856e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008312:	4a94      	ldr	r2, [pc, #592]	@ (8008564 <UART_SetConfig+0x5c4>)
 8008314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008318:	461a      	mov	r2, r3
 800831a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008320:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	4613      	mov	r3, r2
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	4413      	add	r3, r2
 800832c:	69ba      	ldr	r2, [r7, #24]
 800832e:	429a      	cmp	r2, r3
 8008330:	d305      	bcc.n	800833e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008338:	69ba      	ldr	r2, [r7, #24]
 800833a:	429a      	cmp	r2, r3
 800833c:	d903      	bls.n	8008346 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008344:	e113      	b.n	800856e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008348:	2200      	movs	r2, #0
 800834a:	60bb      	str	r3, [r7, #8]
 800834c:	60fa      	str	r2, [r7, #12]
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008352:	4a84      	ldr	r2, [pc, #528]	@ (8008564 <UART_SetConfig+0x5c4>)
 8008354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008358:	b29b      	uxth	r3, r3
 800835a:	2200      	movs	r2, #0
 800835c:	603b      	str	r3, [r7, #0]
 800835e:	607a      	str	r2, [r7, #4]
 8008360:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008364:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008368:	f7f7 ffc2 	bl	80002f0 <__aeabi_uldivmod>
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4610      	mov	r0, r2
 8008372:	4619      	mov	r1, r3
 8008374:	f04f 0200 	mov.w	r2, #0
 8008378:	f04f 0300 	mov.w	r3, #0
 800837c:	020b      	lsls	r3, r1, #8
 800837e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008382:	0202      	lsls	r2, r0, #8
 8008384:	6979      	ldr	r1, [r7, #20]
 8008386:	6849      	ldr	r1, [r1, #4]
 8008388:	0849      	lsrs	r1, r1, #1
 800838a:	2000      	movs	r0, #0
 800838c:	460c      	mov	r4, r1
 800838e:	4605      	mov	r5, r0
 8008390:	eb12 0804 	adds.w	r8, r2, r4
 8008394:	eb43 0905 	adc.w	r9, r3, r5
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	469a      	mov	sl, r3
 80083a0:	4693      	mov	fp, r2
 80083a2:	4652      	mov	r2, sl
 80083a4:	465b      	mov	r3, fp
 80083a6:	4640      	mov	r0, r8
 80083a8:	4649      	mov	r1, r9
 80083aa:	f7f7 ffa1 	bl	80002f0 <__aeabi_uldivmod>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4613      	mov	r3, r2
 80083b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083bc:	d308      	bcc.n	80083d0 <UART_SetConfig+0x430>
 80083be:	6a3b      	ldr	r3, [r7, #32]
 80083c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083c4:	d204      	bcs.n	80083d0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6a3a      	ldr	r2, [r7, #32]
 80083cc:	60da      	str	r2, [r3, #12]
 80083ce:	e0ce      	b.n	800856e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80083d6:	e0ca      	b.n	800856e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	69db      	ldr	r3, [r3, #28]
 80083dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083e0:	d166      	bne.n	80084b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80083e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80083e6:	2b08      	cmp	r3, #8
 80083e8:	d827      	bhi.n	800843a <UART_SetConfig+0x49a>
 80083ea:	a201      	add	r2, pc, #4	@ (adr r2, 80083f0 <UART_SetConfig+0x450>)
 80083ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f0:	08008415 	.word	0x08008415
 80083f4:	0800841d 	.word	0x0800841d
 80083f8:	08008425 	.word	0x08008425
 80083fc:	0800843b 	.word	0x0800843b
 8008400:	0800842b 	.word	0x0800842b
 8008404:	0800843b 	.word	0x0800843b
 8008408:	0800843b 	.word	0x0800843b
 800840c:	0800843b 	.word	0x0800843b
 8008410:	08008433 	.word	0x08008433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008414:	f7fd f870 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8008418:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800841a:	e014      	b.n	8008446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800841c:	f7fd f882 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 8008420:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008422:	e010      	b.n	8008446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008424:	4b4e      	ldr	r3, [pc, #312]	@ (8008560 <UART_SetConfig+0x5c0>)
 8008426:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008428:	e00d      	b.n	8008446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800842a:	f7fc fff7 	bl	800541c <HAL_RCC_GetSysClockFreq>
 800842e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008430:	e009      	b.n	8008446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008432:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008438:	e005      	b.n	8008446 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008444:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 8090 	beq.w	800856e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008452:	4a44      	ldr	r2, [pc, #272]	@ (8008564 <UART_SetConfig+0x5c4>)
 8008454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008458:	461a      	mov	r2, r3
 800845a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008460:	005a      	lsls	r2, r3, #1
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	085b      	lsrs	r3, r3, #1
 8008468:	441a      	add	r2, r3
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008472:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008474:	6a3b      	ldr	r3, [r7, #32]
 8008476:	2b0f      	cmp	r3, #15
 8008478:	d916      	bls.n	80084a8 <UART_SetConfig+0x508>
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008480:	d212      	bcs.n	80084a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008482:	6a3b      	ldr	r3, [r7, #32]
 8008484:	b29b      	uxth	r3, r3
 8008486:	f023 030f 	bic.w	r3, r3, #15
 800848a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800848c:	6a3b      	ldr	r3, [r7, #32]
 800848e:	085b      	lsrs	r3, r3, #1
 8008490:	b29b      	uxth	r3, r3
 8008492:	f003 0307 	and.w	r3, r3, #7
 8008496:	b29a      	uxth	r2, r3
 8008498:	8bfb      	ldrh	r3, [r7, #30]
 800849a:	4313      	orrs	r3, r2
 800849c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	8bfa      	ldrh	r2, [r7, #30]
 80084a4:	60da      	str	r2, [r3, #12]
 80084a6:	e062      	b.n	800856e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084ae:	e05e      	b.n	800856e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80084b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	d828      	bhi.n	800850a <UART_SetConfig+0x56a>
 80084b8:	a201      	add	r2, pc, #4	@ (adr r2, 80084c0 <UART_SetConfig+0x520>)
 80084ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084be:	bf00      	nop
 80084c0:	080084e5 	.word	0x080084e5
 80084c4:	080084ed 	.word	0x080084ed
 80084c8:	080084f5 	.word	0x080084f5
 80084cc:	0800850b 	.word	0x0800850b
 80084d0:	080084fb 	.word	0x080084fb
 80084d4:	0800850b 	.word	0x0800850b
 80084d8:	0800850b 	.word	0x0800850b
 80084dc:	0800850b 	.word	0x0800850b
 80084e0:	08008503 	.word	0x08008503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084e4:	f7fd f808 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 80084e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084ea:	e014      	b.n	8008516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084ec:	f7fd f81a 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 80084f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084f2:	e010      	b.n	8008516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084f4:	4b1a      	ldr	r3, [pc, #104]	@ (8008560 <UART_SetConfig+0x5c0>)
 80084f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084f8:	e00d      	b.n	8008516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084fa:	f7fc ff8f 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80084fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008500:	e009      	b.n	8008516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008506:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008508:	e005      	b.n	8008516 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008514:	bf00      	nop
    }

    if (pclk != 0U)
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	2b00      	cmp	r3, #0
 800851a:	d028      	beq.n	800856e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008520:	4a10      	ldr	r2, [pc, #64]	@ (8008564 <UART_SetConfig+0x5c4>)
 8008522:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008526:	461a      	mov	r2, r3
 8008528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852a:	fbb3 f2f2 	udiv	r2, r3, r2
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	085b      	lsrs	r3, r3, #1
 8008534:	441a      	add	r2, r3
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	fbb2 f3f3 	udiv	r3, r2, r3
 800853e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008540:	6a3b      	ldr	r3, [r7, #32]
 8008542:	2b0f      	cmp	r3, #15
 8008544:	d910      	bls.n	8008568 <UART_SetConfig+0x5c8>
 8008546:	6a3b      	ldr	r3, [r7, #32]
 8008548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800854c:	d20c      	bcs.n	8008568 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800854e:	6a3b      	ldr	r3, [r7, #32]
 8008550:	b29a      	uxth	r2, r3
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	60da      	str	r2, [r3, #12]
 8008558:	e009      	b.n	800856e <UART_SetConfig+0x5ce>
 800855a:	bf00      	nop
 800855c:	40008000 	.word	0x40008000
 8008560:	00f42400 	.word	0x00f42400
 8008564:	0800b0a4 	.word	0x0800b0a4
      }
      else
      {
        ret = HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2201      	movs	r2, #1
 8008572:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2201      	movs	r2, #1
 800857a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	2200      	movs	r2, #0
 8008582:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	2200      	movs	r2, #0
 8008588:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800858a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800858e:	4618      	mov	r0, r3
 8008590:	3730      	adds	r7, #48	@ 0x30
 8008592:	46bd      	mov	sp, r7
 8008594:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008598 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a4:	f003 0308 	and.w	r3, r3, #8
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00a      	beq.n	80085c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	430a      	orrs	r2, r1
 80085c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00a      	beq.n	80085e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	430a      	orrs	r2, r1
 80085e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e8:	f003 0302 	and.w	r3, r3, #2
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00a      	beq.n	8008606 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	430a      	orrs	r2, r1
 8008604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800860a:	f003 0304 	and.w	r3, r3, #4
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00a      	beq.n	8008628 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	430a      	orrs	r2, r1
 8008626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862c:	f003 0310 	and.w	r3, r3, #16
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00a      	beq.n	800864a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	430a      	orrs	r2, r1
 8008648:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00a      	beq.n	800866c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	430a      	orrs	r2, r1
 800866a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008674:	2b00      	cmp	r3, #0
 8008676:	d01a      	beq.n	80086ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	430a      	orrs	r2, r1
 800868c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008696:	d10a      	bne.n	80086ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	430a      	orrs	r2, r1
 80086ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	430a      	orrs	r2, r1
 80086ce:	605a      	str	r2, [r3, #4]
  }
}
 80086d0:	bf00      	nop
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b098      	sub	sp, #96	@ 0x60
 80086e0:	af02      	add	r7, sp, #8
 80086e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086ec:	f7f9 fc82 	bl	8001ff4 <HAL_GetTick>
 80086f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0308 	and.w	r3, r3, #8
 80086fc:	2b08      	cmp	r3, #8
 80086fe:	d12f      	bne.n	8008760 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008700:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008708:	2200      	movs	r2, #0
 800870a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f88e 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d022      	beq.n	8008760 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008722:	e853 3f00 	ldrex	r3, [r3]
 8008726:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800872a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800872e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	461a      	mov	r2, r3
 8008736:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008738:	647b      	str	r3, [r7, #68]	@ 0x44
 800873a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800873e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008740:	e841 2300 	strex	r3, r2, [r1]
 8008744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1e6      	bne.n	800871a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2220      	movs	r2, #32
 8008750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800875c:	2303      	movs	r3, #3
 800875e:	e063      	b.n	8008828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b04      	cmp	r3, #4
 800876c:	d149      	bne.n	8008802 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800876e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008776:	2200      	movs	r2, #0
 8008778:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f857 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d03c      	beq.n	8008802 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	623b      	str	r3, [r7, #32]
   return(result);
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800879c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	461a      	mov	r2, r3
 80087a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80087a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ae:	e841 2300 	strex	r3, r2, [r1]
 80087b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1e6      	bne.n	8008788 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3308      	adds	r3, #8
 80087c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	e853 3f00 	ldrex	r3, [r3]
 80087c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f023 0301 	bic.w	r3, r3, #1
 80087d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	3308      	adds	r3, #8
 80087d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087da:	61fa      	str	r2, [r7, #28]
 80087dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	69b9      	ldr	r1, [r7, #24]
 80087e0:	69fa      	ldr	r2, [r7, #28]
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	617b      	str	r3, [r7, #20]
   return(result);
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e5      	bne.n	80087ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2220      	movs	r2, #32
 80087f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087fe:	2303      	movs	r3, #3
 8008800:	e012      	b.n	8008828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2220      	movs	r2, #32
 8008806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2220      	movs	r2, #32
 800880e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008826:	2300      	movs	r3, #0
}
 8008828:	4618      	mov	r0, r3
 800882a:	3758      	adds	r7, #88	@ 0x58
 800882c:	46bd      	mov	sp, r7
 800882e:	bd80      	pop	{r7, pc}

08008830 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	603b      	str	r3, [r7, #0]
 800883c:	4613      	mov	r3, r2
 800883e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008840:	e04f      	b.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008848:	d04b      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800884a:	f7f9 fbd3 	bl	8001ff4 <HAL_GetTick>
 800884e:	4602      	mov	r2, r0
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	1ad3      	subs	r3, r2, r3
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	429a      	cmp	r2, r3
 8008858:	d302      	bcc.n	8008860 <UART_WaitOnFlagUntilTimeout+0x30>
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e04e      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0304 	and.w	r3, r3, #4
 800886e:	2b00      	cmp	r3, #0
 8008870:	d037      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b80      	cmp	r3, #128	@ 0x80
 8008876:	d034      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	2b40      	cmp	r3, #64	@ 0x40
 800887c:	d031      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	f003 0308 	and.w	r3, r3, #8
 8008888:	2b08      	cmp	r3, #8
 800888a:	d110      	bne.n	80088ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2208      	movs	r2, #8
 8008892:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	f000 f95b 	bl	8008b50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2208      	movs	r2, #8
 800889e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e029      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088bc:	d111      	bne.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088c8:	68f8      	ldr	r0, [r7, #12]
 80088ca:	f000 f941 	bl	8008b50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2220      	movs	r2, #32
 80088d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2200      	movs	r2, #0
 80088da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e00f      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69da      	ldr	r2, [r3, #28]
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	4013      	ands	r3, r2
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	bf0c      	ite	eq
 80088f2:	2301      	moveq	r3, #1
 80088f4:	2300      	movne	r3, #0
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	461a      	mov	r2, r3
 80088fa:	79fb      	ldrb	r3, [r7, #7]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d0a0      	beq.n	8008842 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
	...

0800890c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800890c:	b480      	push	{r7}
 800890e:	b0a3      	sub	sp, #140	@ 0x8c
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	88fa      	ldrh	r2, [r7, #6]
 8008924:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	88fa      	ldrh	r2, [r7, #6]
 800892c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800893e:	d10e      	bne.n	800895e <UART_Start_Receive_IT+0x52>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d105      	bne.n	8008954 <UART_Start_Receive_IT+0x48>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800894e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008952:	e02d      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	22ff      	movs	r2, #255	@ 0xff
 8008958:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800895c:	e028      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10d      	bne.n	8008982 <UART_Start_Receive_IT+0x76>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	691b      	ldr	r3, [r3, #16]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d104      	bne.n	8008978 <UART_Start_Receive_IT+0x6c>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	22ff      	movs	r2, #255	@ 0xff
 8008972:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008976:	e01b      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	227f      	movs	r2, #127	@ 0x7f
 800897c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008980:	e016      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800898a:	d10d      	bne.n	80089a8 <UART_Start_Receive_IT+0x9c>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d104      	bne.n	800899e <UART_Start_Receive_IT+0x92>
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	227f      	movs	r2, #127	@ 0x7f
 8008998:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800899c:	e008      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	223f      	movs	r2, #63	@ 0x3f
 80089a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089a6:	e003      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2222      	movs	r2, #34	@ 0x22
 80089bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3308      	adds	r3, #8
 80089c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089d2:	f043 0301 	orr.w	r3, r3, #1
 80089d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3308      	adds	r3, #8
 80089e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80089e4:	673a      	str	r2, [r7, #112]	@ 0x70
 80089e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80089ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80089f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e3      	bne.n	80089c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a00:	d14f      	bne.n	8008aa2 <UART_Start_Receive_IT+0x196>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a08:	88fa      	ldrh	r2, [r7, #6]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d349      	bcc.n	8008aa2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a16:	d107      	bne.n	8008a28 <UART_Start_Receive_IT+0x11c>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d103      	bne.n	8008a28 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	4a47      	ldr	r2, [pc, #284]	@ (8008b40 <UART_Start_Receive_IT+0x234>)
 8008a24:	675a      	str	r2, [r3, #116]	@ 0x74
 8008a26:	e002      	b.n	8008a2e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	4a46      	ldr	r2, [pc, #280]	@ (8008b44 <UART_Start_Receive_IT+0x238>)
 8008a2c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d01a      	beq.n	8008a6c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a5a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008a5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a60:	e841 2300 	strex	r3, r2, [r1]
 8008a64:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1e4      	bne.n	8008a36 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3308      	adds	r3, #8
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a76:	e853 3f00 	ldrex	r3, [r3]
 8008a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	3308      	adds	r3, #8
 8008a8a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008a8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a94:	e841 2300 	strex	r3, r2, [r1]
 8008a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1e5      	bne.n	8008a6c <UART_Start_Receive_IT+0x160>
 8008aa0:	e046      	b.n	8008b30 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aaa:	d107      	bne.n	8008abc <UART_Start_Receive_IT+0x1b0>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d103      	bne.n	8008abc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	4a24      	ldr	r2, [pc, #144]	@ (8008b48 <UART_Start_Receive_IT+0x23c>)
 8008ab8:	675a      	str	r2, [r3, #116]	@ 0x74
 8008aba:	e002      	b.n	8008ac2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4a23      	ldr	r2, [pc, #140]	@ (8008b4c <UART_Start_Receive_IT+0x240>)
 8008ac0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d019      	beq.n	8008afe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad2:	e853 3f00 	ldrex	r3, [r3]
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008ade:	677b      	str	r3, [r7, #116]	@ 0x74
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008aee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008af0:	e841 2300 	strex	r3, r2, [r1]
 8008af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1e6      	bne.n	8008aca <UART_Start_Receive_IT+0x1be>
 8008afc:	e018      	b.n	8008b30 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	f043 0320 	orr.w	r3, r3, #32
 8008b12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b1c:	623b      	str	r3, [r7, #32]
 8008b1e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69f9      	ldr	r1, [r7, #28]
 8008b22:	6a3a      	ldr	r2, [r7, #32]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	378c      	adds	r7, #140	@ 0x8c
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	0800936d 	.word	0x0800936d
 8008b44:	08009009 	.word	0x08009009
 8008b48:	08008e51 	.word	0x08008e51
 8008b4c:	08008c99 	.word	0x08008c99

08008b50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b095      	sub	sp, #84	@ 0x54
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b76:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e6      	bne.n	8008b58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3308      	adds	r3, #8
 8008b90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b92:	6a3b      	ldr	r3, [r7, #32]
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ba0:	f023 0301 	bic.w	r3, r3, #1
 8008ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3308      	adds	r3, #8
 8008bac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e3      	bne.n	8008b8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d118      	bne.n	8008bfc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	e853 3f00 	ldrex	r3, [r3]
 8008bd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f023 0310 	bic.w	r3, r3, #16
 8008bde:	647b      	str	r3, [r7, #68]	@ 0x44
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	461a      	mov	r2, r3
 8008be6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008be8:	61bb      	str	r3, [r7, #24]
 8008bea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bec:	6979      	ldr	r1, [r7, #20]
 8008bee:	69ba      	ldr	r2, [r7, #24]
 8008bf0:	e841 2300 	strex	r3, r2, [r1]
 8008bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1e6      	bne.n	8008bca <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2220      	movs	r2, #32
 8008c00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2200      	movs	r2, #0
 8008c08:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c10:	bf00      	nop
 8008c12:	3754      	adds	r7, #84	@ 0x54
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f7ff f99e 	bl	8007f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c38:	bf00      	nop
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b088      	sub	sp, #32
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c5c:	61fb      	str	r3, [r7, #28]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	61bb      	str	r3, [r7, #24]
 8008c68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6a:	6979      	ldr	r1, [r7, #20]
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	e841 2300 	strex	r3, r2, [r1]
 8008c72:	613b      	str	r3, [r7, #16]
   return(result);
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1e6      	bne.n	8008c48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f7ff f969 	bl	8007f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c8e:	bf00      	nop
 8008c90:	3720      	adds	r7, #32
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b09c      	sub	sp, #112	@ 0x70
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008ca6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cb0:	2b22      	cmp	r3, #34	@ 0x22
 8008cb2:	f040 80be 	bne.w	8008e32 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cbc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008cc0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008cc4:	b2d9      	uxtb	r1, r3
 8008cc6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008cca:	b2da      	uxtb	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cd0:	400a      	ands	r2, r1
 8008cd2:	b2d2      	uxtb	r2, r2
 8008cd4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f040 80a1 	bne.w	8008e42 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e6      	bne.n	8008d00 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3308      	adds	r3, #8
 8008d38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3c:	e853 3f00 	ldrex	r3, [r3]
 8008d40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d44:	f023 0301 	bic.w	r3, r3, #1
 8008d48:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	3308      	adds	r3, #8
 8008d50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d52:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d5a:	e841 2300 	strex	r3, r2, [r1]
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1e5      	bne.n	8008d32 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a33      	ldr	r2, [pc, #204]	@ (8008e4c <UART_RxISR_8BIT+0x1b4>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d01f      	beq.n	8008dc4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d018      	beq.n	8008dc4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	623b      	str	r3, [r7, #32]
   return(result);
 8008da0:	6a3b      	ldr	r3, [r7, #32]
 8008da2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008da6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	461a      	mov	r2, r3
 8008dae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1e6      	bne.n	8008d92 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d12e      	bne.n	8008e2a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	e853 3f00 	ldrex	r3, [r3]
 8008dde:	60fb      	str	r3, [r7, #12]
   return(result);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0310 	bic.w	r3, r3, #16
 8008de6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	461a      	mov	r2, r3
 8008dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008df0:	61fb      	str	r3, [r7, #28]
 8008df2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df4:	69b9      	ldr	r1, [r7, #24]
 8008df6:	69fa      	ldr	r2, [r7, #28]
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	617b      	str	r3, [r7, #20]
   return(result);
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e6      	bne.n	8008dd2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	69db      	ldr	r3, [r3, #28]
 8008e0a:	f003 0310 	and.w	r3, r3, #16
 8008e0e:	2b10      	cmp	r3, #16
 8008e10:	d103      	bne.n	8008e1a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2210      	movs	r2, #16
 8008e18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e20:	4619      	mov	r1, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7ff f8b0 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e28:	e00b      	b.n	8008e42 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7f9 f874 	bl	8001f18 <HAL_UART_RxCpltCallback>
}
 8008e30:	e007      	b.n	8008e42 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	699a      	ldr	r2, [r3, #24]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f042 0208 	orr.w	r2, r2, #8
 8008e40:	619a      	str	r2, [r3, #24]
}
 8008e42:	bf00      	nop
 8008e44:	3770      	adds	r7, #112	@ 0x70
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	40008000 	.word	0x40008000

08008e50 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b09c      	sub	sp, #112	@ 0x70
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e5e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e68:	2b22      	cmp	r3, #34	@ 0x22
 8008e6a:	f040 80be 	bne.w	8008fea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e74:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e7e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008e82:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e86:	4013      	ands	r3, r2
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e8c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e92:	1c9a      	adds	r2, r3, #2
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f040 80a1 	bne.w	8008ffa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ec0:	e853 3f00 	ldrex	r3, [r3]
 8008ec4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ec6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ecc:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ed6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ed8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008edc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ede:	e841 2300 	strex	r3, r2, [r1]
 8008ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e6      	bne.n	8008eb8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3308      	adds	r3, #8
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef4:	e853 3f00 	ldrex	r3, [r3]
 8008ef8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efc:	f023 0301 	bic.w	r3, r3, #1
 8008f00:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3308      	adds	r3, #8
 8008f08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008f0a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e5      	bne.n	8008eea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2220      	movs	r2, #32
 8008f22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a33      	ldr	r2, [pc, #204]	@ (8009004 <UART_RxISR_16BIT+0x1b4>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d01f      	beq.n	8008f7c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d018      	beq.n	8008f7c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f50:	6a3b      	ldr	r3, [r7, #32]
 8008f52:	e853 3f00 	ldrex	r3, [r3]
 8008f56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f6a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f70:	e841 2300 	strex	r3, r2, [r1]
 8008f74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e6      	bne.n	8008f4a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d12e      	bne.n	8008fe2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	e853 3f00 	ldrex	r3, [r3]
 8008f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f023 0310 	bic.w	r3, r3, #16
 8008f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fa8:	61bb      	str	r3, [r7, #24]
 8008faa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	6979      	ldr	r1, [r7, #20]
 8008fae:	69ba      	ldr	r2, [r7, #24]
 8008fb0:	e841 2300 	strex	r3, r2, [r1]
 8008fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e6      	bne.n	8008f8a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	69db      	ldr	r3, [r3, #28]
 8008fc2:	f003 0310 	and.w	r3, r3, #16
 8008fc6:	2b10      	cmp	r3, #16
 8008fc8:	d103      	bne.n	8008fd2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2210      	movs	r2, #16
 8008fd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7fe ffd4 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fe0:	e00b      	b.n	8008ffa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f7f8 ff98 	bl	8001f18 <HAL_UART_RxCpltCallback>
}
 8008fe8:	e007      	b.n	8008ffa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	699a      	ldr	r2, [r3, #24]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f042 0208 	orr.w	r2, r2, #8
 8008ff8:	619a      	str	r2, [r3, #24]
}
 8008ffa:	bf00      	nop
 8008ffc:	3770      	adds	r7, #112	@ 0x70
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	40008000 	.word	0x40008000

08009008 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b0ac      	sub	sp, #176	@ 0xb0
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009016:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800903e:	2b22      	cmp	r3, #34	@ 0x22
 8009040:	f040 8183 	bne.w	800934a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800904a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800904e:	e126      	b.n	800929e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009056:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800905a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800905e:	b2d9      	uxtb	r1, r3
 8009060:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009064:	b2da      	uxtb	r2, r3
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800906a:	400a      	ands	r2, r1
 800906c:	b2d2      	uxtb	r2, r2
 800906e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009074:	1c5a      	adds	r2, r3, #1
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009080:	b29b      	uxth	r3, r3
 8009082:	3b01      	subs	r3, #1
 8009084:	b29a      	uxth	r2, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	69db      	ldr	r3, [r3, #28]
 8009092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800909a:	f003 0307 	and.w	r3, r3, #7
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d053      	beq.n	800914a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d011      	beq.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80090ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00b      	beq.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2201      	movs	r2, #1
 80090c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c8:	f043 0201 	orr.w	r2, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d011      	beq.n	8009102 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80090de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00b      	beq.n	8009102 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2202      	movs	r2, #2
 80090f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090f8:	f043 0204 	orr.w	r2, r3, #4
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009102:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009106:	f003 0304 	and.w	r3, r3, #4
 800910a:	2b00      	cmp	r3, #0
 800910c:	d011      	beq.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800910e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00b      	beq.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2204      	movs	r2, #4
 8009120:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009128:	f043 0202 	orr.w	r2, r3, #2
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009138:	2b00      	cmp	r3, #0
 800913a:	d006      	beq.n	800914a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f7fe ff19 	bl	8007f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009150:	b29b      	uxth	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	f040 80a3 	bne.w	800929e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009160:	e853 3f00 	ldrex	r3, [r3]
 8009164:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800916c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	461a      	mov	r2, r3
 8009176:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800917a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800917c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009180:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009182:	e841 2300 	strex	r3, r2, [r1]
 8009186:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1e4      	bne.n	8009158 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3308      	adds	r3, #8
 8009194:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009196:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009198:	e853 3f00 	ldrex	r3, [r3]
 800919c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800919e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80091a4:	f023 0301 	bic.w	r3, r3, #1
 80091a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	3308      	adds	r3, #8
 80091b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80091b6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80091b8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ba:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80091bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80091be:	e841 2300 	strex	r3, r2, [r1]
 80091c2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80091c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1e1      	bne.n	800918e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2220      	movs	r2, #32
 80091ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2200      	movs	r2, #0
 80091d6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a60      	ldr	r2, [pc, #384]	@ (8009364 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d021      	beq.n	800922c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d01a      	beq.n	800922c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091fe:	e853 3f00 	ldrex	r3, [r3]
 8009202:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009206:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800920a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	461a      	mov	r2, r3
 8009214:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009218:	657b      	str	r3, [r7, #84]	@ 0x54
 800921a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800921e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009220:	e841 2300 	strex	r3, r2, [r1]
 8009224:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009226:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1e4      	bne.n	80091f6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009230:	2b01      	cmp	r3, #1
 8009232:	d130      	bne.n	8009296 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009242:	e853 3f00 	ldrex	r3, [r3]
 8009246:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924a:	f023 0310 	bic.w	r3, r3, #16
 800924e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	461a      	mov	r2, r3
 8009258:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800925c:	643b      	str	r3, [r7, #64]	@ 0x40
 800925e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009260:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009262:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009264:	e841 2300 	strex	r3, r2, [r1]
 8009268:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800926a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926c:	2b00      	cmp	r3, #0
 800926e:	d1e4      	bne.n	800923a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	f003 0310 	and.w	r3, r3, #16
 800927a:	2b10      	cmp	r3, #16
 800927c:	d103      	bne.n	8009286 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2210      	movs	r2, #16
 8009284:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800928c:	4619      	mov	r1, r3
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7fe fe7a 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009294:	e00e      	b.n	80092b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f7f8 fe3e 	bl	8001f18 <HAL_UART_RxCpltCallback>
        break;
 800929c:	e00a      	b.n	80092b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800929e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d006      	beq.n	80092b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80092a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092aa:	f003 0320 	and.w	r3, r3, #32
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f47f aece 	bne.w	8009050 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092ba:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80092be:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d049      	beq.n	800935a <UART_RxISR_8BIT_FIFOEN+0x352>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80092cc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d242      	bcs.n	800935a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	3308      	adds	r3, #8
 80092da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092dc:	6a3b      	ldr	r3, [r7, #32]
 80092de:	e853 3f00 	ldrex	r3, [r3]
 80092e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3308      	adds	r3, #8
 80092f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80092f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e3      	bne.n	80092d4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a16      	ldr	r2, [pc, #88]	@ (8009368 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009310:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	e853 3f00 	ldrex	r3, [r3]
 800931e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f043 0320 	orr.w	r3, r3, #32
 8009326:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009334:	61bb      	str	r3, [r7, #24]
 8009336:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009338:	6979      	ldr	r1, [r7, #20]
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	e841 2300 	strex	r3, r2, [r1]
 8009340:	613b      	str	r3, [r7, #16]
   return(result);
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1e4      	bne.n	8009312 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009348:	e007      	b.n	800935a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	699a      	ldr	r2, [r3, #24]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f042 0208 	orr.w	r2, r2, #8
 8009358:	619a      	str	r2, [r3, #24]
}
 800935a:	bf00      	nop
 800935c:	37b0      	adds	r7, #176	@ 0xb0
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	40008000 	.word	0x40008000
 8009368:	08008c99 	.word	0x08008c99

0800936c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b0ae      	sub	sp, #184	@ 0xb8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800937a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	69db      	ldr	r3, [r3, #28]
 8009384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093a2:	2b22      	cmp	r3, #34	@ 0x22
 80093a4:	f040 8187 	bne.w	80096b6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80093ae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093b2:	e12a      	b.n	800960a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80093c6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80093ca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80093ce:	4013      	ands	r3, r2
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093dc:	1c9a      	adds	r2, r3, #2
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	3b01      	subs	r3, #1
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80093fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009402:	f003 0307 	and.w	r3, r3, #7
 8009406:	2b00      	cmp	r3, #0
 8009408:	d053      	beq.n	80094b2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800940a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b00      	cmp	r3, #0
 8009414:	d011      	beq.n	800943a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800941a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800941e:	2b00      	cmp	r3, #0
 8009420:	d00b      	beq.n	800943a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2201      	movs	r2, #1
 8009428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009430:	f043 0201 	orr.w	r2, r3, #1
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800943a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800943e:	f003 0302 	and.w	r3, r3, #2
 8009442:	2b00      	cmp	r3, #0
 8009444:	d011      	beq.n	800946a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009446:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00b      	beq.n	800946a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2202      	movs	r2, #2
 8009458:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009460:	f043 0204 	orr.w	r2, r3, #4
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800946a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800946e:	f003 0304 	and.w	r3, r3, #4
 8009472:	2b00      	cmp	r3, #0
 8009474:	d011      	beq.n	800949a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009476:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800947a:	f003 0301 	and.w	r3, r3, #1
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00b      	beq.n	800949a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2204      	movs	r2, #4
 8009488:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009490:	f043 0202 	orr.w	r2, r3, #2
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d006      	beq.n	80094b2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f7fe fd65 	bl	8007f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f040 80a5 	bne.w	800960a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	461a      	mov	r2, r3
 80094de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80094e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094ee:	e841 2300 	strex	r3, r2, [r1]
 80094f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1e2      	bne.n	80094c0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3308      	adds	r3, #8
 8009500:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009504:	e853 3f00 	ldrex	r3, [r3]
 8009508:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800950a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800950c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009510:	f023 0301 	bic.w	r3, r3, #1
 8009514:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3308      	adds	r3, #8
 800951e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009522:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009524:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009526:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009528:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e1      	bne.n	80094fa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2220      	movs	r2, #32
 800953a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a60      	ldr	r2, [pc, #384]	@ (80096d0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d021      	beq.n	8009598 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800955e:	2b00      	cmp	r3, #0
 8009560:	d01a      	beq.n	8009598 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800956a:	e853 3f00 	ldrex	r3, [r3]
 800956e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009570:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009576:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009584:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009586:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009588:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800958a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800958c:	e841 2300 	strex	r3, r2, [r1]
 8009590:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009594:	2b00      	cmp	r3, #0
 8009596:	d1e4      	bne.n	8009562 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800959c:	2b01      	cmp	r3, #1
 800959e:	d130      	bne.n	8009602 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ae:	e853 3f00 	ldrex	r3, [r3]
 80095b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b6:	f023 0310 	bic.w	r3, r3, #16
 80095ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	461a      	mov	r2, r3
 80095c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095d0:	e841 2300 	strex	r3, r2, [r1]
 80095d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d1e4      	bne.n	80095a6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	69db      	ldr	r3, [r3, #28]
 80095e2:	f003 0310 	and.w	r3, r3, #16
 80095e6:	2b10      	cmp	r3, #16
 80095e8:	d103      	bne.n	80095f2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2210      	movs	r2, #16
 80095f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095f8:	4619      	mov	r1, r3
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f7fe fcc4 	bl	8007f88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009600:	e00e      	b.n	8009620 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f7f8 fc88 	bl	8001f18 <HAL_UART_RxCpltCallback>
        break;
 8009608:	e00a      	b.n	8009620 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800960a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800960e:	2b00      	cmp	r3, #0
 8009610:	d006      	beq.n	8009620 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8009612:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009616:	f003 0320 	and.w	r3, r3, #32
 800961a:	2b00      	cmp	r3, #0
 800961c:	f47f aeca 	bne.w	80093b4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009626:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800962a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800962e:	2b00      	cmp	r3, #0
 8009630:	d049      	beq.n	80096c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009638:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800963c:	429a      	cmp	r2, r3
 800963e:	d242      	bcs.n	80096c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	3308      	adds	r3, #8
 8009646:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964a:	e853 3f00 	ldrex	r3, [r3]
 800964e:	623b      	str	r3, [r7, #32]
   return(result);
 8009650:	6a3b      	ldr	r3, [r7, #32]
 8009652:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009656:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3308      	adds	r3, #8
 8009660:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009664:	633a      	str	r2, [r7, #48]	@ 0x30
 8009666:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009668:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800966a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800966c:	e841 2300 	strex	r3, r2, [r1]
 8009670:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009674:	2b00      	cmp	r3, #0
 8009676:	d1e3      	bne.n	8009640 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	4a16      	ldr	r2, [pc, #88]	@ (80096d4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800967c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	e853 3f00 	ldrex	r3, [r3]
 800968a:	60fb      	str	r3, [r7, #12]
   return(result);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f043 0320 	orr.w	r3, r3, #32
 8009692:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	461a      	mov	r2, r3
 800969c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80096a0:	61fb      	str	r3, [r7, #28]
 80096a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a4:	69b9      	ldr	r1, [r7, #24]
 80096a6:	69fa      	ldr	r2, [r7, #28]
 80096a8:	e841 2300 	strex	r3, r2, [r1]
 80096ac:	617b      	str	r3, [r7, #20]
   return(result);
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d1e4      	bne.n	800967e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096b4:	e007      	b.n	80096c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	699a      	ldr	r2, [r3, #24]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f042 0208 	orr.w	r2, r2, #8
 80096c4:	619a      	str	r2, [r3, #24]
}
 80096c6:	bf00      	nop
 80096c8:	37b8      	adds	r7, #184	@ 0xb8
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	40008000 	.word	0x40008000
 80096d4:	08008e51 	.word	0x08008e51

080096d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr

080096ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009722:	2b01      	cmp	r3, #1
 8009724:	d101      	bne.n	800972a <HAL_UARTEx_DisableFifoMode+0x16>
 8009726:	2302      	movs	r3, #2
 8009728:	e027      	b.n	800977a <HAL_UARTEx_DisableFifoMode+0x66>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2201      	movs	r2, #1
 800972e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2224      	movs	r2, #36	@ 0x24
 8009736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f022 0201 	bic.w	r2, r2, #1
 8009750:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009758:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2220      	movs	r2, #32
 800976c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b084      	sub	sp, #16
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009796:	2b01      	cmp	r3, #1
 8009798:	d101      	bne.n	800979e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800979a:	2302      	movs	r3, #2
 800979c:	e02d      	b.n	80097fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2224      	movs	r2, #36	@ 0x24
 80097aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f022 0201 	bic.w	r2, r2, #1
 80097c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	683a      	ldr	r2, [r7, #0]
 80097d6:	430a      	orrs	r2, r1
 80097d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f850 	bl	8009880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2220      	movs	r2, #32
 80097ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}

08009802 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b084      	sub	sp, #16
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
 800980a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009812:	2b01      	cmp	r3, #1
 8009814:	d101      	bne.n	800981a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009816:	2302      	movs	r3, #2
 8009818:	e02d      	b.n	8009876 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2201      	movs	r2, #1
 800981e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2224      	movs	r2, #36	@ 0x24
 8009826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f022 0201 	bic.w	r2, r2, #1
 8009840:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f812 	bl	8009880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2220      	movs	r2, #32
 8009868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800988c:	2b00      	cmp	r3, #0
 800988e:	d108      	bne.n	80098a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80098a0:	e031      	b.n	8009906 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80098a2:	2308      	movs	r3, #8
 80098a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80098a6:	2308      	movs	r3, #8
 80098a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	0e5b      	lsrs	r3, r3, #25
 80098b2:	b2db      	uxtb	r3, r3
 80098b4:	f003 0307 	and.w	r3, r3, #7
 80098b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	0f5b      	lsrs	r3, r3, #29
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	f003 0307 	and.w	r3, r3, #7
 80098c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	7b3a      	ldrb	r2, [r7, #12]
 80098ce:	4911      	ldr	r1, [pc, #68]	@ (8009914 <UARTEx_SetNbDataToProcess+0x94>)
 80098d0:	5c8a      	ldrb	r2, [r1, r2]
 80098d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098d6:	7b3a      	ldrb	r2, [r7, #12]
 80098d8:	490f      	ldr	r1, [pc, #60]	@ (8009918 <UARTEx_SetNbDataToProcess+0x98>)
 80098da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	7b7a      	ldrb	r2, [r7, #13]
 80098ec:	4909      	ldr	r1, [pc, #36]	@ (8009914 <UARTEx_SetNbDataToProcess+0x94>)
 80098ee:	5c8a      	ldrb	r2, [r1, r2]
 80098f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098f4:	7b7a      	ldrb	r2, [r7, #13]
 80098f6:	4908      	ldr	r1, [pc, #32]	@ (8009918 <UARTEx_SetNbDataToProcess+0x98>)
 80098f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80098fe:	b29a      	uxth	r2, r3
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009906:	bf00      	nop
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop
 8009914:	0800b0bc 	.word	0x0800b0bc
 8009918:	0800b0c4 	.word	0x0800b0c4

0800991c <atoi>:
 800991c:	220a      	movs	r2, #10
 800991e:	2100      	movs	r1, #0
 8009920:	f000 b938 	b.w	8009b94 <strtol>

08009924 <malloc>:
 8009924:	4b02      	ldr	r3, [pc, #8]	@ (8009930 <malloc+0xc>)
 8009926:	4601      	mov	r1, r0
 8009928:	6818      	ldr	r0, [r3, #0]
 800992a:	f000 b82d 	b.w	8009988 <_malloc_r>
 800992e:	bf00      	nop
 8009930:	200000c0 	.word	0x200000c0

08009934 <free>:
 8009934:	4b02      	ldr	r3, [pc, #8]	@ (8009940 <free+0xc>)
 8009936:	4601      	mov	r1, r0
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	f000 bb83 	b.w	800a044 <_free_r>
 800993e:	bf00      	nop
 8009940:	200000c0 	.word	0x200000c0

08009944 <sbrk_aligned>:
 8009944:	b570      	push	{r4, r5, r6, lr}
 8009946:	4e0f      	ldr	r6, [pc, #60]	@ (8009984 <sbrk_aligned+0x40>)
 8009948:	460c      	mov	r4, r1
 800994a:	6831      	ldr	r1, [r6, #0]
 800994c:	4605      	mov	r5, r0
 800994e:	b911      	cbnz	r1, 8009956 <sbrk_aligned+0x12>
 8009950:	f000 fafc 	bl	8009f4c <_sbrk_r>
 8009954:	6030      	str	r0, [r6, #0]
 8009956:	4621      	mov	r1, r4
 8009958:	4628      	mov	r0, r5
 800995a:	f000 faf7 	bl	8009f4c <_sbrk_r>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	d103      	bne.n	800996a <sbrk_aligned+0x26>
 8009962:	f04f 34ff 	mov.w	r4, #4294967295
 8009966:	4620      	mov	r0, r4
 8009968:	bd70      	pop	{r4, r5, r6, pc}
 800996a:	1cc4      	adds	r4, r0, #3
 800996c:	f024 0403 	bic.w	r4, r4, #3
 8009970:	42a0      	cmp	r0, r4
 8009972:	d0f8      	beq.n	8009966 <sbrk_aligned+0x22>
 8009974:	1a21      	subs	r1, r4, r0
 8009976:	4628      	mov	r0, r5
 8009978:	f000 fae8 	bl	8009f4c <_sbrk_r>
 800997c:	3001      	adds	r0, #1
 800997e:	d1f2      	bne.n	8009966 <sbrk_aligned+0x22>
 8009980:	e7ef      	b.n	8009962 <sbrk_aligned+0x1e>
 8009982:	bf00      	nop
 8009984:	20000518 	.word	0x20000518

08009988 <_malloc_r>:
 8009988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800998c:	1ccd      	adds	r5, r1, #3
 800998e:	f025 0503 	bic.w	r5, r5, #3
 8009992:	3508      	adds	r5, #8
 8009994:	2d0c      	cmp	r5, #12
 8009996:	bf38      	it	cc
 8009998:	250c      	movcc	r5, #12
 800999a:	2d00      	cmp	r5, #0
 800999c:	4606      	mov	r6, r0
 800999e:	db01      	blt.n	80099a4 <_malloc_r+0x1c>
 80099a0:	42a9      	cmp	r1, r5
 80099a2:	d904      	bls.n	80099ae <_malloc_r+0x26>
 80099a4:	230c      	movs	r3, #12
 80099a6:	6033      	str	r3, [r6, #0]
 80099a8:	2000      	movs	r0, #0
 80099aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a84 <_malloc_r+0xfc>
 80099b2:	f000 f869 	bl	8009a88 <__malloc_lock>
 80099b6:	f8d8 3000 	ldr.w	r3, [r8]
 80099ba:	461c      	mov	r4, r3
 80099bc:	bb44      	cbnz	r4, 8009a10 <_malloc_r+0x88>
 80099be:	4629      	mov	r1, r5
 80099c0:	4630      	mov	r0, r6
 80099c2:	f7ff ffbf 	bl	8009944 <sbrk_aligned>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	4604      	mov	r4, r0
 80099ca:	d158      	bne.n	8009a7e <_malloc_r+0xf6>
 80099cc:	f8d8 4000 	ldr.w	r4, [r8]
 80099d0:	4627      	mov	r7, r4
 80099d2:	2f00      	cmp	r7, #0
 80099d4:	d143      	bne.n	8009a5e <_malloc_r+0xd6>
 80099d6:	2c00      	cmp	r4, #0
 80099d8:	d04b      	beq.n	8009a72 <_malloc_r+0xea>
 80099da:	6823      	ldr	r3, [r4, #0]
 80099dc:	4639      	mov	r1, r7
 80099de:	4630      	mov	r0, r6
 80099e0:	eb04 0903 	add.w	r9, r4, r3
 80099e4:	f000 fab2 	bl	8009f4c <_sbrk_r>
 80099e8:	4581      	cmp	r9, r0
 80099ea:	d142      	bne.n	8009a72 <_malloc_r+0xea>
 80099ec:	6821      	ldr	r1, [r4, #0]
 80099ee:	1a6d      	subs	r5, r5, r1
 80099f0:	4629      	mov	r1, r5
 80099f2:	4630      	mov	r0, r6
 80099f4:	f7ff ffa6 	bl	8009944 <sbrk_aligned>
 80099f8:	3001      	adds	r0, #1
 80099fa:	d03a      	beq.n	8009a72 <_malloc_r+0xea>
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	442b      	add	r3, r5
 8009a00:	6023      	str	r3, [r4, #0]
 8009a02:	f8d8 3000 	ldr.w	r3, [r8]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	bb62      	cbnz	r2, 8009a64 <_malloc_r+0xdc>
 8009a0a:	f8c8 7000 	str.w	r7, [r8]
 8009a0e:	e00f      	b.n	8009a30 <_malloc_r+0xa8>
 8009a10:	6822      	ldr	r2, [r4, #0]
 8009a12:	1b52      	subs	r2, r2, r5
 8009a14:	d420      	bmi.n	8009a58 <_malloc_r+0xd0>
 8009a16:	2a0b      	cmp	r2, #11
 8009a18:	d917      	bls.n	8009a4a <_malloc_r+0xc2>
 8009a1a:	1961      	adds	r1, r4, r5
 8009a1c:	42a3      	cmp	r3, r4
 8009a1e:	6025      	str	r5, [r4, #0]
 8009a20:	bf18      	it	ne
 8009a22:	6059      	strne	r1, [r3, #4]
 8009a24:	6863      	ldr	r3, [r4, #4]
 8009a26:	bf08      	it	eq
 8009a28:	f8c8 1000 	streq.w	r1, [r8]
 8009a2c:	5162      	str	r2, [r4, r5]
 8009a2e:	604b      	str	r3, [r1, #4]
 8009a30:	4630      	mov	r0, r6
 8009a32:	f000 f82f 	bl	8009a94 <__malloc_unlock>
 8009a36:	f104 000b 	add.w	r0, r4, #11
 8009a3a:	1d23      	adds	r3, r4, #4
 8009a3c:	f020 0007 	bic.w	r0, r0, #7
 8009a40:	1ac2      	subs	r2, r0, r3
 8009a42:	bf1c      	itt	ne
 8009a44:	1a1b      	subne	r3, r3, r0
 8009a46:	50a3      	strne	r3, [r4, r2]
 8009a48:	e7af      	b.n	80099aa <_malloc_r+0x22>
 8009a4a:	6862      	ldr	r2, [r4, #4]
 8009a4c:	42a3      	cmp	r3, r4
 8009a4e:	bf0c      	ite	eq
 8009a50:	f8c8 2000 	streq.w	r2, [r8]
 8009a54:	605a      	strne	r2, [r3, #4]
 8009a56:	e7eb      	b.n	8009a30 <_malloc_r+0xa8>
 8009a58:	4623      	mov	r3, r4
 8009a5a:	6864      	ldr	r4, [r4, #4]
 8009a5c:	e7ae      	b.n	80099bc <_malloc_r+0x34>
 8009a5e:	463c      	mov	r4, r7
 8009a60:	687f      	ldr	r7, [r7, #4]
 8009a62:	e7b6      	b.n	80099d2 <_malloc_r+0x4a>
 8009a64:	461a      	mov	r2, r3
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	42a3      	cmp	r3, r4
 8009a6a:	d1fb      	bne.n	8009a64 <_malloc_r+0xdc>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	6053      	str	r3, [r2, #4]
 8009a70:	e7de      	b.n	8009a30 <_malloc_r+0xa8>
 8009a72:	230c      	movs	r3, #12
 8009a74:	6033      	str	r3, [r6, #0]
 8009a76:	4630      	mov	r0, r6
 8009a78:	f000 f80c 	bl	8009a94 <__malloc_unlock>
 8009a7c:	e794      	b.n	80099a8 <_malloc_r+0x20>
 8009a7e:	6005      	str	r5, [r0, #0]
 8009a80:	e7d6      	b.n	8009a30 <_malloc_r+0xa8>
 8009a82:	bf00      	nop
 8009a84:	2000051c 	.word	0x2000051c

08009a88 <__malloc_lock>:
 8009a88:	4801      	ldr	r0, [pc, #4]	@ (8009a90 <__malloc_lock+0x8>)
 8009a8a:	f000 baac 	b.w	8009fe6 <__retarget_lock_acquire_recursive>
 8009a8e:	bf00      	nop
 8009a90:	20000660 	.word	0x20000660

08009a94 <__malloc_unlock>:
 8009a94:	4801      	ldr	r0, [pc, #4]	@ (8009a9c <__malloc_unlock+0x8>)
 8009a96:	f000 baa7 	b.w	8009fe8 <__retarget_lock_release_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20000660 	.word	0x20000660

08009aa0 <_strtol_l.constprop.0>:
 8009aa0:	2b24      	cmp	r3, #36	@ 0x24
 8009aa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa6:	4686      	mov	lr, r0
 8009aa8:	4690      	mov	r8, r2
 8009aaa:	d801      	bhi.n	8009ab0 <_strtol_l.constprop.0+0x10>
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d106      	bne.n	8009abe <_strtol_l.constprop.0+0x1e>
 8009ab0:	f000 fa6e 	bl	8009f90 <__errno>
 8009ab4:	2316      	movs	r3, #22
 8009ab6:	6003      	str	r3, [r0, #0]
 8009ab8:	2000      	movs	r0, #0
 8009aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009abe:	4834      	ldr	r0, [pc, #208]	@ (8009b90 <_strtol_l.constprop.0+0xf0>)
 8009ac0:	460d      	mov	r5, r1
 8009ac2:	462a      	mov	r2, r5
 8009ac4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ac8:	5d06      	ldrb	r6, [r0, r4]
 8009aca:	f016 0608 	ands.w	r6, r6, #8
 8009ace:	d1f8      	bne.n	8009ac2 <_strtol_l.constprop.0+0x22>
 8009ad0:	2c2d      	cmp	r4, #45	@ 0x2d
 8009ad2:	d12d      	bne.n	8009b30 <_strtol_l.constprop.0+0x90>
 8009ad4:	782c      	ldrb	r4, [r5, #0]
 8009ad6:	2601      	movs	r6, #1
 8009ad8:	1c95      	adds	r5, r2, #2
 8009ada:	f033 0210 	bics.w	r2, r3, #16
 8009ade:	d109      	bne.n	8009af4 <_strtol_l.constprop.0+0x54>
 8009ae0:	2c30      	cmp	r4, #48	@ 0x30
 8009ae2:	d12a      	bne.n	8009b3a <_strtol_l.constprop.0+0x9a>
 8009ae4:	782a      	ldrb	r2, [r5, #0]
 8009ae6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009aea:	2a58      	cmp	r2, #88	@ 0x58
 8009aec:	d125      	bne.n	8009b3a <_strtol_l.constprop.0+0x9a>
 8009aee:	786c      	ldrb	r4, [r5, #1]
 8009af0:	2310      	movs	r3, #16
 8009af2:	3502      	adds	r5, #2
 8009af4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009af8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009afc:	2200      	movs	r2, #0
 8009afe:	fbbc f9f3 	udiv	r9, ip, r3
 8009b02:	4610      	mov	r0, r2
 8009b04:	fb03 ca19 	mls	sl, r3, r9, ip
 8009b08:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009b0c:	2f09      	cmp	r7, #9
 8009b0e:	d81b      	bhi.n	8009b48 <_strtol_l.constprop.0+0xa8>
 8009b10:	463c      	mov	r4, r7
 8009b12:	42a3      	cmp	r3, r4
 8009b14:	dd27      	ble.n	8009b66 <_strtol_l.constprop.0+0xc6>
 8009b16:	1c57      	adds	r7, r2, #1
 8009b18:	d007      	beq.n	8009b2a <_strtol_l.constprop.0+0x8a>
 8009b1a:	4581      	cmp	r9, r0
 8009b1c:	d320      	bcc.n	8009b60 <_strtol_l.constprop.0+0xc0>
 8009b1e:	d101      	bne.n	8009b24 <_strtol_l.constprop.0+0x84>
 8009b20:	45a2      	cmp	sl, r4
 8009b22:	db1d      	blt.n	8009b60 <_strtol_l.constprop.0+0xc0>
 8009b24:	fb00 4003 	mla	r0, r0, r3, r4
 8009b28:	2201      	movs	r2, #1
 8009b2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b2e:	e7eb      	b.n	8009b08 <_strtol_l.constprop.0+0x68>
 8009b30:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b32:	bf04      	itt	eq
 8009b34:	782c      	ldrbeq	r4, [r5, #0]
 8009b36:	1c95      	addeq	r5, r2, #2
 8009b38:	e7cf      	b.n	8009ada <_strtol_l.constprop.0+0x3a>
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1da      	bne.n	8009af4 <_strtol_l.constprop.0+0x54>
 8009b3e:	2c30      	cmp	r4, #48	@ 0x30
 8009b40:	bf0c      	ite	eq
 8009b42:	2308      	moveq	r3, #8
 8009b44:	230a      	movne	r3, #10
 8009b46:	e7d5      	b.n	8009af4 <_strtol_l.constprop.0+0x54>
 8009b48:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b4c:	2f19      	cmp	r7, #25
 8009b4e:	d801      	bhi.n	8009b54 <_strtol_l.constprop.0+0xb4>
 8009b50:	3c37      	subs	r4, #55	@ 0x37
 8009b52:	e7de      	b.n	8009b12 <_strtol_l.constprop.0+0x72>
 8009b54:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b58:	2f19      	cmp	r7, #25
 8009b5a:	d804      	bhi.n	8009b66 <_strtol_l.constprop.0+0xc6>
 8009b5c:	3c57      	subs	r4, #87	@ 0x57
 8009b5e:	e7d8      	b.n	8009b12 <_strtol_l.constprop.0+0x72>
 8009b60:	f04f 32ff 	mov.w	r2, #4294967295
 8009b64:	e7e1      	b.n	8009b2a <_strtol_l.constprop.0+0x8a>
 8009b66:	1c53      	adds	r3, r2, #1
 8009b68:	d108      	bne.n	8009b7c <_strtol_l.constprop.0+0xdc>
 8009b6a:	2322      	movs	r3, #34	@ 0x22
 8009b6c:	f8ce 3000 	str.w	r3, [lr]
 8009b70:	4660      	mov	r0, ip
 8009b72:	f1b8 0f00 	cmp.w	r8, #0
 8009b76:	d0a0      	beq.n	8009aba <_strtol_l.constprop.0+0x1a>
 8009b78:	1e69      	subs	r1, r5, #1
 8009b7a:	e006      	b.n	8009b8a <_strtol_l.constprop.0+0xea>
 8009b7c:	b106      	cbz	r6, 8009b80 <_strtol_l.constprop.0+0xe0>
 8009b7e:	4240      	negs	r0, r0
 8009b80:	f1b8 0f00 	cmp.w	r8, #0
 8009b84:	d099      	beq.n	8009aba <_strtol_l.constprop.0+0x1a>
 8009b86:	2a00      	cmp	r2, #0
 8009b88:	d1f6      	bne.n	8009b78 <_strtol_l.constprop.0+0xd8>
 8009b8a:	f8c8 1000 	str.w	r1, [r8]
 8009b8e:	e794      	b.n	8009aba <_strtol_l.constprop.0+0x1a>
 8009b90:	0800b0cd 	.word	0x0800b0cd

08009b94 <strtol>:
 8009b94:	4613      	mov	r3, r2
 8009b96:	460a      	mov	r2, r1
 8009b98:	4601      	mov	r1, r0
 8009b9a:	4802      	ldr	r0, [pc, #8]	@ (8009ba4 <strtol+0x10>)
 8009b9c:	6800      	ldr	r0, [r0, #0]
 8009b9e:	f7ff bf7f 	b.w	8009aa0 <_strtol_l.constprop.0>
 8009ba2:	bf00      	nop
 8009ba4:	200000c0 	.word	0x200000c0

08009ba8 <std>:
 8009ba8:	2300      	movs	r3, #0
 8009baa:	b510      	push	{r4, lr}
 8009bac:	4604      	mov	r4, r0
 8009bae:	e9c0 3300 	strd	r3, r3, [r0]
 8009bb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009bb6:	6083      	str	r3, [r0, #8]
 8009bb8:	8181      	strh	r1, [r0, #12]
 8009bba:	6643      	str	r3, [r0, #100]	@ 0x64
 8009bbc:	81c2      	strh	r2, [r0, #14]
 8009bbe:	6183      	str	r3, [r0, #24]
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	2208      	movs	r2, #8
 8009bc4:	305c      	adds	r0, #92	@ 0x5c
 8009bc6:	f000 f928 	bl	8009e1a <memset>
 8009bca:	4b0d      	ldr	r3, [pc, #52]	@ (8009c00 <std+0x58>)
 8009bcc:	6263      	str	r3, [r4, #36]	@ 0x24
 8009bce:	4b0d      	ldr	r3, [pc, #52]	@ (8009c04 <std+0x5c>)
 8009bd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8009c08 <std+0x60>)
 8009bd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009c0c <std+0x64>)
 8009bd8:	6323      	str	r3, [r4, #48]	@ 0x30
 8009bda:	4b0d      	ldr	r3, [pc, #52]	@ (8009c10 <std+0x68>)
 8009bdc:	6224      	str	r4, [r4, #32]
 8009bde:	429c      	cmp	r4, r3
 8009be0:	d006      	beq.n	8009bf0 <std+0x48>
 8009be2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009be6:	4294      	cmp	r4, r2
 8009be8:	d002      	beq.n	8009bf0 <std+0x48>
 8009bea:	33d0      	adds	r3, #208	@ 0xd0
 8009bec:	429c      	cmp	r4, r3
 8009bee:	d105      	bne.n	8009bfc <std+0x54>
 8009bf0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bf8:	f000 b9f4 	b.w	8009fe4 <__retarget_lock_init_recursive>
 8009bfc:	bd10      	pop	{r4, pc}
 8009bfe:	bf00      	nop
 8009c00:	08009d95 	.word	0x08009d95
 8009c04:	08009db7 	.word	0x08009db7
 8009c08:	08009def 	.word	0x08009def
 8009c0c:	08009e13 	.word	0x08009e13
 8009c10:	20000520 	.word	0x20000520

08009c14 <stdio_exit_handler>:
 8009c14:	4a02      	ldr	r2, [pc, #8]	@ (8009c20 <stdio_exit_handler+0xc>)
 8009c16:	4903      	ldr	r1, [pc, #12]	@ (8009c24 <stdio_exit_handler+0x10>)
 8009c18:	4803      	ldr	r0, [pc, #12]	@ (8009c28 <stdio_exit_handler+0x14>)
 8009c1a:	f000 b869 	b.w	8009cf0 <_fwalk_sglue>
 8009c1e:	bf00      	nop
 8009c20:	200000b4 	.word	0x200000b4
 8009c24:	0800a7ad 	.word	0x0800a7ad
 8009c28:	200000c4 	.word	0x200000c4

08009c2c <cleanup_stdio>:
 8009c2c:	6841      	ldr	r1, [r0, #4]
 8009c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8009c60 <cleanup_stdio+0x34>)
 8009c30:	4299      	cmp	r1, r3
 8009c32:	b510      	push	{r4, lr}
 8009c34:	4604      	mov	r4, r0
 8009c36:	d001      	beq.n	8009c3c <cleanup_stdio+0x10>
 8009c38:	f000 fdb8 	bl	800a7ac <_fflush_r>
 8009c3c:	68a1      	ldr	r1, [r4, #8]
 8009c3e:	4b09      	ldr	r3, [pc, #36]	@ (8009c64 <cleanup_stdio+0x38>)
 8009c40:	4299      	cmp	r1, r3
 8009c42:	d002      	beq.n	8009c4a <cleanup_stdio+0x1e>
 8009c44:	4620      	mov	r0, r4
 8009c46:	f000 fdb1 	bl	800a7ac <_fflush_r>
 8009c4a:	68e1      	ldr	r1, [r4, #12]
 8009c4c:	4b06      	ldr	r3, [pc, #24]	@ (8009c68 <cleanup_stdio+0x3c>)
 8009c4e:	4299      	cmp	r1, r3
 8009c50:	d004      	beq.n	8009c5c <cleanup_stdio+0x30>
 8009c52:	4620      	mov	r0, r4
 8009c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c58:	f000 bda8 	b.w	800a7ac <_fflush_r>
 8009c5c:	bd10      	pop	{r4, pc}
 8009c5e:	bf00      	nop
 8009c60:	20000520 	.word	0x20000520
 8009c64:	20000588 	.word	0x20000588
 8009c68:	200005f0 	.word	0x200005f0

08009c6c <global_stdio_init.part.0>:
 8009c6c:	b510      	push	{r4, lr}
 8009c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c9c <global_stdio_init.part.0+0x30>)
 8009c70:	4c0b      	ldr	r4, [pc, #44]	@ (8009ca0 <global_stdio_init.part.0+0x34>)
 8009c72:	4a0c      	ldr	r2, [pc, #48]	@ (8009ca4 <global_stdio_init.part.0+0x38>)
 8009c74:	601a      	str	r2, [r3, #0]
 8009c76:	4620      	mov	r0, r4
 8009c78:	2200      	movs	r2, #0
 8009c7a:	2104      	movs	r1, #4
 8009c7c:	f7ff ff94 	bl	8009ba8 <std>
 8009c80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009c84:	2201      	movs	r2, #1
 8009c86:	2109      	movs	r1, #9
 8009c88:	f7ff ff8e 	bl	8009ba8 <std>
 8009c8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009c90:	2202      	movs	r2, #2
 8009c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c96:	2112      	movs	r1, #18
 8009c98:	f7ff bf86 	b.w	8009ba8 <std>
 8009c9c:	20000658 	.word	0x20000658
 8009ca0:	20000520 	.word	0x20000520
 8009ca4:	08009c15 	.word	0x08009c15

08009ca8 <__sfp_lock_acquire>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	@ (8009cb0 <__sfp_lock_acquire+0x8>)
 8009caa:	f000 b99c 	b.w	8009fe6 <__retarget_lock_acquire_recursive>
 8009cae:	bf00      	nop
 8009cb0:	20000661 	.word	0x20000661

08009cb4 <__sfp_lock_release>:
 8009cb4:	4801      	ldr	r0, [pc, #4]	@ (8009cbc <__sfp_lock_release+0x8>)
 8009cb6:	f000 b997 	b.w	8009fe8 <__retarget_lock_release_recursive>
 8009cba:	bf00      	nop
 8009cbc:	20000661 	.word	0x20000661

08009cc0 <__sinit>:
 8009cc0:	b510      	push	{r4, lr}
 8009cc2:	4604      	mov	r4, r0
 8009cc4:	f7ff fff0 	bl	8009ca8 <__sfp_lock_acquire>
 8009cc8:	6a23      	ldr	r3, [r4, #32]
 8009cca:	b11b      	cbz	r3, 8009cd4 <__sinit+0x14>
 8009ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cd0:	f7ff bff0 	b.w	8009cb4 <__sfp_lock_release>
 8009cd4:	4b04      	ldr	r3, [pc, #16]	@ (8009ce8 <__sinit+0x28>)
 8009cd6:	6223      	str	r3, [r4, #32]
 8009cd8:	4b04      	ldr	r3, [pc, #16]	@ (8009cec <__sinit+0x2c>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d1f5      	bne.n	8009ccc <__sinit+0xc>
 8009ce0:	f7ff ffc4 	bl	8009c6c <global_stdio_init.part.0>
 8009ce4:	e7f2      	b.n	8009ccc <__sinit+0xc>
 8009ce6:	bf00      	nop
 8009ce8:	08009c2d 	.word	0x08009c2d
 8009cec:	20000658 	.word	0x20000658

08009cf0 <_fwalk_sglue>:
 8009cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf4:	4607      	mov	r7, r0
 8009cf6:	4688      	mov	r8, r1
 8009cf8:	4614      	mov	r4, r2
 8009cfa:	2600      	movs	r6, #0
 8009cfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d00:	f1b9 0901 	subs.w	r9, r9, #1
 8009d04:	d505      	bpl.n	8009d12 <_fwalk_sglue+0x22>
 8009d06:	6824      	ldr	r4, [r4, #0]
 8009d08:	2c00      	cmp	r4, #0
 8009d0a:	d1f7      	bne.n	8009cfc <_fwalk_sglue+0xc>
 8009d0c:	4630      	mov	r0, r6
 8009d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d12:	89ab      	ldrh	r3, [r5, #12]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d907      	bls.n	8009d28 <_fwalk_sglue+0x38>
 8009d18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	d003      	beq.n	8009d28 <_fwalk_sglue+0x38>
 8009d20:	4629      	mov	r1, r5
 8009d22:	4638      	mov	r0, r7
 8009d24:	47c0      	blx	r8
 8009d26:	4306      	orrs	r6, r0
 8009d28:	3568      	adds	r5, #104	@ 0x68
 8009d2a:	e7e9      	b.n	8009d00 <_fwalk_sglue+0x10>

08009d2c <sniprintf>:
 8009d2c:	b40c      	push	{r2, r3}
 8009d2e:	b530      	push	{r4, r5, lr}
 8009d30:	4b17      	ldr	r3, [pc, #92]	@ (8009d90 <sniprintf+0x64>)
 8009d32:	1e0c      	subs	r4, r1, #0
 8009d34:	681d      	ldr	r5, [r3, #0]
 8009d36:	b09d      	sub	sp, #116	@ 0x74
 8009d38:	da08      	bge.n	8009d4c <sniprintf+0x20>
 8009d3a:	238b      	movs	r3, #139	@ 0x8b
 8009d3c:	602b      	str	r3, [r5, #0]
 8009d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d42:	b01d      	add	sp, #116	@ 0x74
 8009d44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d48:	b002      	add	sp, #8
 8009d4a:	4770      	bx	lr
 8009d4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009d50:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d54:	bf14      	ite	ne
 8009d56:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d5a:	4623      	moveq	r3, r4
 8009d5c:	9304      	str	r3, [sp, #16]
 8009d5e:	9307      	str	r3, [sp, #28]
 8009d60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009d64:	9002      	str	r0, [sp, #8]
 8009d66:	9006      	str	r0, [sp, #24]
 8009d68:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d6c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009d6e:	ab21      	add	r3, sp, #132	@ 0x84
 8009d70:	a902      	add	r1, sp, #8
 8009d72:	4628      	mov	r0, r5
 8009d74:	9301      	str	r3, [sp, #4]
 8009d76:	f000 fa0b 	bl	800a190 <_svfiprintf_r>
 8009d7a:	1c43      	adds	r3, r0, #1
 8009d7c:	bfbc      	itt	lt
 8009d7e:	238b      	movlt	r3, #139	@ 0x8b
 8009d80:	602b      	strlt	r3, [r5, #0]
 8009d82:	2c00      	cmp	r4, #0
 8009d84:	d0dd      	beq.n	8009d42 <sniprintf+0x16>
 8009d86:	9b02      	ldr	r3, [sp, #8]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	701a      	strb	r2, [r3, #0]
 8009d8c:	e7d9      	b.n	8009d42 <sniprintf+0x16>
 8009d8e:	bf00      	nop
 8009d90:	200000c0 	.word	0x200000c0

08009d94 <__sread>:
 8009d94:	b510      	push	{r4, lr}
 8009d96:	460c      	mov	r4, r1
 8009d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d9c:	f000 f8c4 	bl	8009f28 <_read_r>
 8009da0:	2800      	cmp	r0, #0
 8009da2:	bfab      	itete	ge
 8009da4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009da6:	89a3      	ldrhlt	r3, [r4, #12]
 8009da8:	181b      	addge	r3, r3, r0
 8009daa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009dae:	bfac      	ite	ge
 8009db0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009db2:	81a3      	strhlt	r3, [r4, #12]
 8009db4:	bd10      	pop	{r4, pc}

08009db6 <__swrite>:
 8009db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dba:	461f      	mov	r7, r3
 8009dbc:	898b      	ldrh	r3, [r1, #12]
 8009dbe:	05db      	lsls	r3, r3, #23
 8009dc0:	4605      	mov	r5, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	4616      	mov	r6, r2
 8009dc6:	d505      	bpl.n	8009dd4 <__swrite+0x1e>
 8009dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dcc:	2302      	movs	r3, #2
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f000 f898 	bl	8009f04 <_lseek_r>
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009dde:	81a3      	strh	r3, [r4, #12]
 8009de0:	4632      	mov	r2, r6
 8009de2:	463b      	mov	r3, r7
 8009de4:	4628      	mov	r0, r5
 8009de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dea:	f000 b8bf 	b.w	8009f6c <_write_r>

08009dee <__sseek>:
 8009dee:	b510      	push	{r4, lr}
 8009df0:	460c      	mov	r4, r1
 8009df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df6:	f000 f885 	bl	8009f04 <_lseek_r>
 8009dfa:	1c43      	adds	r3, r0, #1
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	bf15      	itete	ne
 8009e00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e0a:	81a3      	strheq	r3, [r4, #12]
 8009e0c:	bf18      	it	ne
 8009e0e:	81a3      	strhne	r3, [r4, #12]
 8009e10:	bd10      	pop	{r4, pc}

08009e12 <__sclose>:
 8009e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e16:	f000 b865 	b.w	8009ee4 <_close_r>

08009e1a <memset>:
 8009e1a:	4402      	add	r2, r0
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d100      	bne.n	8009e24 <memset+0xa>
 8009e22:	4770      	bx	lr
 8009e24:	f803 1b01 	strb.w	r1, [r3], #1
 8009e28:	e7f9      	b.n	8009e1e <memset+0x4>
	...

08009e2c <strtok>:
 8009e2c:	4b16      	ldr	r3, [pc, #88]	@ (8009e88 <strtok+0x5c>)
 8009e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e32:	681f      	ldr	r7, [r3, #0]
 8009e34:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009e36:	4605      	mov	r5, r0
 8009e38:	460e      	mov	r6, r1
 8009e3a:	b9ec      	cbnz	r4, 8009e78 <strtok+0x4c>
 8009e3c:	2050      	movs	r0, #80	@ 0x50
 8009e3e:	f7ff fd71 	bl	8009924 <malloc>
 8009e42:	4602      	mov	r2, r0
 8009e44:	6478      	str	r0, [r7, #68]	@ 0x44
 8009e46:	b920      	cbnz	r0, 8009e52 <strtok+0x26>
 8009e48:	4b10      	ldr	r3, [pc, #64]	@ (8009e8c <strtok+0x60>)
 8009e4a:	4811      	ldr	r0, [pc, #68]	@ (8009e90 <strtok+0x64>)
 8009e4c:	215b      	movs	r1, #91	@ 0x5b
 8009e4e:	f000 f8db 	bl	800a008 <__assert_func>
 8009e52:	e9c0 4400 	strd	r4, r4, [r0]
 8009e56:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009e5a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009e5e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8009e62:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009e66:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009e6a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8009e6e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8009e72:	6184      	str	r4, [r0, #24]
 8009e74:	7704      	strb	r4, [r0, #28]
 8009e76:	6244      	str	r4, [r0, #36]	@ 0x24
 8009e78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e7a:	4631      	mov	r1, r6
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e84:	f000 b806 	b.w	8009e94 <__strtok_r>
 8009e88:	200000c0 	.word	0x200000c0
 8009e8c:	0800b1cd 	.word	0x0800b1cd
 8009e90:	0800b1e4 	.word	0x0800b1e4

08009e94 <__strtok_r>:
 8009e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e96:	4604      	mov	r4, r0
 8009e98:	b908      	cbnz	r0, 8009e9e <__strtok_r+0xa>
 8009e9a:	6814      	ldr	r4, [r2, #0]
 8009e9c:	b144      	cbz	r4, 8009eb0 <__strtok_r+0x1c>
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009ea4:	460f      	mov	r7, r1
 8009ea6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009eaa:	b91e      	cbnz	r6, 8009eb4 <__strtok_r+0x20>
 8009eac:	b965      	cbnz	r5, 8009ec8 <__strtok_r+0x34>
 8009eae:	6015      	str	r5, [r2, #0]
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	e005      	b.n	8009ec0 <__strtok_r+0x2c>
 8009eb4:	42b5      	cmp	r5, r6
 8009eb6:	d1f6      	bne.n	8009ea6 <__strtok_r+0x12>
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1f0      	bne.n	8009e9e <__strtok_r+0xa>
 8009ebc:	6014      	str	r4, [r2, #0]
 8009ebe:	7003      	strb	r3, [r0, #0]
 8009ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ec2:	461c      	mov	r4, r3
 8009ec4:	e00c      	b.n	8009ee0 <__strtok_r+0x4c>
 8009ec6:	b915      	cbnz	r5, 8009ece <__strtok_r+0x3a>
 8009ec8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ecc:	460e      	mov	r6, r1
 8009ece:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009ed2:	42ab      	cmp	r3, r5
 8009ed4:	d1f7      	bne.n	8009ec6 <__strtok_r+0x32>
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d0f3      	beq.n	8009ec2 <__strtok_r+0x2e>
 8009eda:	2300      	movs	r3, #0
 8009edc:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009ee0:	6014      	str	r4, [r2, #0]
 8009ee2:	e7ed      	b.n	8009ec0 <__strtok_r+0x2c>

08009ee4 <_close_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d06      	ldr	r5, [pc, #24]	@ (8009f00 <_close_r+0x1c>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f7 f8a0 	bl	8001034 <_close>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_close_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_close_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	2000065c 	.word	0x2000065c

08009f04 <_lseek_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	4d07      	ldr	r5, [pc, #28]	@ (8009f24 <_lseek_r+0x20>)
 8009f08:	4604      	mov	r4, r0
 8009f0a:	4608      	mov	r0, r1
 8009f0c:	4611      	mov	r1, r2
 8009f0e:	2200      	movs	r2, #0
 8009f10:	602a      	str	r2, [r5, #0]
 8009f12:	461a      	mov	r2, r3
 8009f14:	f7f7 f8b5 	bl	8001082 <_lseek>
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	d102      	bne.n	8009f22 <_lseek_r+0x1e>
 8009f1c:	682b      	ldr	r3, [r5, #0]
 8009f1e:	b103      	cbz	r3, 8009f22 <_lseek_r+0x1e>
 8009f20:	6023      	str	r3, [r4, #0]
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	2000065c 	.word	0x2000065c

08009f28 <_read_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4d07      	ldr	r5, [pc, #28]	@ (8009f48 <_read_r+0x20>)
 8009f2c:	4604      	mov	r4, r0
 8009f2e:	4608      	mov	r0, r1
 8009f30:	4611      	mov	r1, r2
 8009f32:	2200      	movs	r2, #0
 8009f34:	602a      	str	r2, [r5, #0]
 8009f36:	461a      	mov	r2, r3
 8009f38:	f7f7 f843 	bl	8000fc2 <_read>
 8009f3c:	1c43      	adds	r3, r0, #1
 8009f3e:	d102      	bne.n	8009f46 <_read_r+0x1e>
 8009f40:	682b      	ldr	r3, [r5, #0]
 8009f42:	b103      	cbz	r3, 8009f46 <_read_r+0x1e>
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	2000065c 	.word	0x2000065c

08009f4c <_sbrk_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4d06      	ldr	r5, [pc, #24]	@ (8009f68 <_sbrk_r+0x1c>)
 8009f50:	2300      	movs	r3, #0
 8009f52:	4604      	mov	r4, r0
 8009f54:	4608      	mov	r0, r1
 8009f56:	602b      	str	r3, [r5, #0]
 8009f58:	f7f7 f8a0 	bl	800109c <_sbrk>
 8009f5c:	1c43      	adds	r3, r0, #1
 8009f5e:	d102      	bne.n	8009f66 <_sbrk_r+0x1a>
 8009f60:	682b      	ldr	r3, [r5, #0]
 8009f62:	b103      	cbz	r3, 8009f66 <_sbrk_r+0x1a>
 8009f64:	6023      	str	r3, [r4, #0]
 8009f66:	bd38      	pop	{r3, r4, r5, pc}
 8009f68:	2000065c 	.word	0x2000065c

08009f6c <_write_r>:
 8009f6c:	b538      	push	{r3, r4, r5, lr}
 8009f6e:	4d07      	ldr	r5, [pc, #28]	@ (8009f8c <_write_r+0x20>)
 8009f70:	4604      	mov	r4, r0
 8009f72:	4608      	mov	r0, r1
 8009f74:	4611      	mov	r1, r2
 8009f76:	2200      	movs	r2, #0
 8009f78:	602a      	str	r2, [r5, #0]
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	f7f7 f83e 	bl	8000ffc <_write>
 8009f80:	1c43      	adds	r3, r0, #1
 8009f82:	d102      	bne.n	8009f8a <_write_r+0x1e>
 8009f84:	682b      	ldr	r3, [r5, #0]
 8009f86:	b103      	cbz	r3, 8009f8a <_write_r+0x1e>
 8009f88:	6023      	str	r3, [r4, #0]
 8009f8a:	bd38      	pop	{r3, r4, r5, pc}
 8009f8c:	2000065c 	.word	0x2000065c

08009f90 <__errno>:
 8009f90:	4b01      	ldr	r3, [pc, #4]	@ (8009f98 <__errno+0x8>)
 8009f92:	6818      	ldr	r0, [r3, #0]
 8009f94:	4770      	bx	lr
 8009f96:	bf00      	nop
 8009f98:	200000c0 	.word	0x200000c0

08009f9c <__libc_init_array>:
 8009f9c:	b570      	push	{r4, r5, r6, lr}
 8009f9e:	4d0d      	ldr	r5, [pc, #52]	@ (8009fd4 <__libc_init_array+0x38>)
 8009fa0:	4c0d      	ldr	r4, [pc, #52]	@ (8009fd8 <__libc_init_array+0x3c>)
 8009fa2:	1b64      	subs	r4, r4, r5
 8009fa4:	10a4      	asrs	r4, r4, #2
 8009fa6:	2600      	movs	r6, #0
 8009fa8:	42a6      	cmp	r6, r4
 8009faa:	d109      	bne.n	8009fc0 <__libc_init_array+0x24>
 8009fac:	4d0b      	ldr	r5, [pc, #44]	@ (8009fdc <__libc_init_array+0x40>)
 8009fae:	4c0c      	ldr	r4, [pc, #48]	@ (8009fe0 <__libc_init_array+0x44>)
 8009fb0:	f000 ff2a 	bl	800ae08 <_init>
 8009fb4:	1b64      	subs	r4, r4, r5
 8009fb6:	10a4      	asrs	r4, r4, #2
 8009fb8:	2600      	movs	r6, #0
 8009fba:	42a6      	cmp	r6, r4
 8009fbc:	d105      	bne.n	8009fca <__libc_init_array+0x2e>
 8009fbe:	bd70      	pop	{r4, r5, r6, pc}
 8009fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fc4:	4798      	blx	r3
 8009fc6:	3601      	adds	r6, #1
 8009fc8:	e7ee      	b.n	8009fa8 <__libc_init_array+0xc>
 8009fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fce:	4798      	blx	r3
 8009fd0:	3601      	adds	r6, #1
 8009fd2:	e7f2      	b.n	8009fba <__libc_init_array+0x1e>
 8009fd4:	0800b2b8 	.word	0x0800b2b8
 8009fd8:	0800b2b8 	.word	0x0800b2b8
 8009fdc:	0800b2b8 	.word	0x0800b2b8
 8009fe0:	0800b2bc 	.word	0x0800b2bc

08009fe4 <__retarget_lock_init_recursive>:
 8009fe4:	4770      	bx	lr

08009fe6 <__retarget_lock_acquire_recursive>:
 8009fe6:	4770      	bx	lr

08009fe8 <__retarget_lock_release_recursive>:
 8009fe8:	4770      	bx	lr

08009fea <memcpy>:
 8009fea:	440a      	add	r2, r1
 8009fec:	4291      	cmp	r1, r2
 8009fee:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ff2:	d100      	bne.n	8009ff6 <memcpy+0xc>
 8009ff4:	4770      	bx	lr
 8009ff6:	b510      	push	{r4, lr}
 8009ff8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ffc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a000:	4291      	cmp	r1, r2
 800a002:	d1f9      	bne.n	8009ff8 <memcpy+0xe>
 800a004:	bd10      	pop	{r4, pc}
	...

0800a008 <__assert_func>:
 800a008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a00a:	4614      	mov	r4, r2
 800a00c:	461a      	mov	r2, r3
 800a00e:	4b09      	ldr	r3, [pc, #36]	@ (800a034 <__assert_func+0x2c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4605      	mov	r5, r0
 800a014:	68d8      	ldr	r0, [r3, #12]
 800a016:	b954      	cbnz	r4, 800a02e <__assert_func+0x26>
 800a018:	4b07      	ldr	r3, [pc, #28]	@ (800a038 <__assert_func+0x30>)
 800a01a:	461c      	mov	r4, r3
 800a01c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a020:	9100      	str	r1, [sp, #0]
 800a022:	462b      	mov	r3, r5
 800a024:	4905      	ldr	r1, [pc, #20]	@ (800a03c <__assert_func+0x34>)
 800a026:	f000 fbe9 	bl	800a7fc <fiprintf>
 800a02a:	f000 fc13 	bl	800a854 <abort>
 800a02e:	4b04      	ldr	r3, [pc, #16]	@ (800a040 <__assert_func+0x38>)
 800a030:	e7f4      	b.n	800a01c <__assert_func+0x14>
 800a032:	bf00      	nop
 800a034:	200000c0 	.word	0x200000c0
 800a038:	0800b279 	.word	0x0800b279
 800a03c:	0800b24b 	.word	0x0800b24b
 800a040:	0800b23e 	.word	0x0800b23e

0800a044 <_free_r>:
 800a044:	b538      	push	{r3, r4, r5, lr}
 800a046:	4605      	mov	r5, r0
 800a048:	2900      	cmp	r1, #0
 800a04a:	d041      	beq.n	800a0d0 <_free_r+0x8c>
 800a04c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a050:	1f0c      	subs	r4, r1, #4
 800a052:	2b00      	cmp	r3, #0
 800a054:	bfb8      	it	lt
 800a056:	18e4      	addlt	r4, r4, r3
 800a058:	f7ff fd16 	bl	8009a88 <__malloc_lock>
 800a05c:	4a1d      	ldr	r2, [pc, #116]	@ (800a0d4 <_free_r+0x90>)
 800a05e:	6813      	ldr	r3, [r2, #0]
 800a060:	b933      	cbnz	r3, 800a070 <_free_r+0x2c>
 800a062:	6063      	str	r3, [r4, #4]
 800a064:	6014      	str	r4, [r2, #0]
 800a066:	4628      	mov	r0, r5
 800a068:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a06c:	f7ff bd12 	b.w	8009a94 <__malloc_unlock>
 800a070:	42a3      	cmp	r3, r4
 800a072:	d908      	bls.n	800a086 <_free_r+0x42>
 800a074:	6820      	ldr	r0, [r4, #0]
 800a076:	1821      	adds	r1, r4, r0
 800a078:	428b      	cmp	r3, r1
 800a07a:	bf01      	itttt	eq
 800a07c:	6819      	ldreq	r1, [r3, #0]
 800a07e:	685b      	ldreq	r3, [r3, #4]
 800a080:	1809      	addeq	r1, r1, r0
 800a082:	6021      	streq	r1, [r4, #0]
 800a084:	e7ed      	b.n	800a062 <_free_r+0x1e>
 800a086:	461a      	mov	r2, r3
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	b10b      	cbz	r3, 800a090 <_free_r+0x4c>
 800a08c:	42a3      	cmp	r3, r4
 800a08e:	d9fa      	bls.n	800a086 <_free_r+0x42>
 800a090:	6811      	ldr	r1, [r2, #0]
 800a092:	1850      	adds	r0, r2, r1
 800a094:	42a0      	cmp	r0, r4
 800a096:	d10b      	bne.n	800a0b0 <_free_r+0x6c>
 800a098:	6820      	ldr	r0, [r4, #0]
 800a09a:	4401      	add	r1, r0
 800a09c:	1850      	adds	r0, r2, r1
 800a09e:	4283      	cmp	r3, r0
 800a0a0:	6011      	str	r1, [r2, #0]
 800a0a2:	d1e0      	bne.n	800a066 <_free_r+0x22>
 800a0a4:	6818      	ldr	r0, [r3, #0]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	6053      	str	r3, [r2, #4]
 800a0aa:	4408      	add	r0, r1
 800a0ac:	6010      	str	r0, [r2, #0]
 800a0ae:	e7da      	b.n	800a066 <_free_r+0x22>
 800a0b0:	d902      	bls.n	800a0b8 <_free_r+0x74>
 800a0b2:	230c      	movs	r3, #12
 800a0b4:	602b      	str	r3, [r5, #0]
 800a0b6:	e7d6      	b.n	800a066 <_free_r+0x22>
 800a0b8:	6820      	ldr	r0, [r4, #0]
 800a0ba:	1821      	adds	r1, r4, r0
 800a0bc:	428b      	cmp	r3, r1
 800a0be:	bf04      	itt	eq
 800a0c0:	6819      	ldreq	r1, [r3, #0]
 800a0c2:	685b      	ldreq	r3, [r3, #4]
 800a0c4:	6063      	str	r3, [r4, #4]
 800a0c6:	bf04      	itt	eq
 800a0c8:	1809      	addeq	r1, r1, r0
 800a0ca:	6021      	streq	r1, [r4, #0]
 800a0cc:	6054      	str	r4, [r2, #4]
 800a0ce:	e7ca      	b.n	800a066 <_free_r+0x22>
 800a0d0:	bd38      	pop	{r3, r4, r5, pc}
 800a0d2:	bf00      	nop
 800a0d4:	2000051c 	.word	0x2000051c

0800a0d8 <__ssputs_r>:
 800a0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0dc:	688e      	ldr	r6, [r1, #8]
 800a0de:	461f      	mov	r7, r3
 800a0e0:	42be      	cmp	r6, r7
 800a0e2:	680b      	ldr	r3, [r1, #0]
 800a0e4:	4682      	mov	sl, r0
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	4690      	mov	r8, r2
 800a0ea:	d82d      	bhi.n	800a148 <__ssputs_r+0x70>
 800a0ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0f4:	d026      	beq.n	800a144 <__ssputs_r+0x6c>
 800a0f6:	6965      	ldr	r5, [r4, #20]
 800a0f8:	6909      	ldr	r1, [r1, #16]
 800a0fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0fe:	eba3 0901 	sub.w	r9, r3, r1
 800a102:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a106:	1c7b      	adds	r3, r7, #1
 800a108:	444b      	add	r3, r9
 800a10a:	106d      	asrs	r5, r5, #1
 800a10c:	429d      	cmp	r5, r3
 800a10e:	bf38      	it	cc
 800a110:	461d      	movcc	r5, r3
 800a112:	0553      	lsls	r3, r2, #21
 800a114:	d527      	bpl.n	800a166 <__ssputs_r+0x8e>
 800a116:	4629      	mov	r1, r5
 800a118:	f7ff fc36 	bl	8009988 <_malloc_r>
 800a11c:	4606      	mov	r6, r0
 800a11e:	b360      	cbz	r0, 800a17a <__ssputs_r+0xa2>
 800a120:	6921      	ldr	r1, [r4, #16]
 800a122:	464a      	mov	r2, r9
 800a124:	f7ff ff61 	bl	8009fea <memcpy>
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a132:	81a3      	strh	r3, [r4, #12]
 800a134:	6126      	str	r6, [r4, #16]
 800a136:	6165      	str	r5, [r4, #20]
 800a138:	444e      	add	r6, r9
 800a13a:	eba5 0509 	sub.w	r5, r5, r9
 800a13e:	6026      	str	r6, [r4, #0]
 800a140:	60a5      	str	r5, [r4, #8]
 800a142:	463e      	mov	r6, r7
 800a144:	42be      	cmp	r6, r7
 800a146:	d900      	bls.n	800a14a <__ssputs_r+0x72>
 800a148:	463e      	mov	r6, r7
 800a14a:	6820      	ldr	r0, [r4, #0]
 800a14c:	4632      	mov	r2, r6
 800a14e:	4641      	mov	r1, r8
 800a150:	f000 fb66 	bl	800a820 <memmove>
 800a154:	68a3      	ldr	r3, [r4, #8]
 800a156:	1b9b      	subs	r3, r3, r6
 800a158:	60a3      	str	r3, [r4, #8]
 800a15a:	6823      	ldr	r3, [r4, #0]
 800a15c:	4433      	add	r3, r6
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	2000      	movs	r0, #0
 800a162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a166:	462a      	mov	r2, r5
 800a168:	f000 fb7b 	bl	800a862 <_realloc_r>
 800a16c:	4606      	mov	r6, r0
 800a16e:	2800      	cmp	r0, #0
 800a170:	d1e0      	bne.n	800a134 <__ssputs_r+0x5c>
 800a172:	6921      	ldr	r1, [r4, #16]
 800a174:	4650      	mov	r0, sl
 800a176:	f7ff ff65 	bl	800a044 <_free_r>
 800a17a:	230c      	movs	r3, #12
 800a17c:	f8ca 3000 	str.w	r3, [sl]
 800a180:	89a3      	ldrh	r3, [r4, #12]
 800a182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a186:	81a3      	strh	r3, [r4, #12]
 800a188:	f04f 30ff 	mov.w	r0, #4294967295
 800a18c:	e7e9      	b.n	800a162 <__ssputs_r+0x8a>
	...

0800a190 <_svfiprintf_r>:
 800a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	4698      	mov	r8, r3
 800a196:	898b      	ldrh	r3, [r1, #12]
 800a198:	061b      	lsls	r3, r3, #24
 800a19a:	b09d      	sub	sp, #116	@ 0x74
 800a19c:	4607      	mov	r7, r0
 800a19e:	460d      	mov	r5, r1
 800a1a0:	4614      	mov	r4, r2
 800a1a2:	d510      	bpl.n	800a1c6 <_svfiprintf_r+0x36>
 800a1a4:	690b      	ldr	r3, [r1, #16]
 800a1a6:	b973      	cbnz	r3, 800a1c6 <_svfiprintf_r+0x36>
 800a1a8:	2140      	movs	r1, #64	@ 0x40
 800a1aa:	f7ff fbed 	bl	8009988 <_malloc_r>
 800a1ae:	6028      	str	r0, [r5, #0]
 800a1b0:	6128      	str	r0, [r5, #16]
 800a1b2:	b930      	cbnz	r0, 800a1c2 <_svfiprintf_r+0x32>
 800a1b4:	230c      	movs	r3, #12
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1bc:	b01d      	add	sp, #116	@ 0x74
 800a1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c2:	2340      	movs	r3, #64	@ 0x40
 800a1c4:	616b      	str	r3, [r5, #20]
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ca:	2320      	movs	r3, #32
 800a1cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1d4:	2330      	movs	r3, #48	@ 0x30
 800a1d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a374 <_svfiprintf_r+0x1e4>
 800a1da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1de:	f04f 0901 	mov.w	r9, #1
 800a1e2:	4623      	mov	r3, r4
 800a1e4:	469a      	mov	sl, r3
 800a1e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1ea:	b10a      	cbz	r2, 800a1f0 <_svfiprintf_r+0x60>
 800a1ec:	2a25      	cmp	r2, #37	@ 0x25
 800a1ee:	d1f9      	bne.n	800a1e4 <_svfiprintf_r+0x54>
 800a1f0:	ebba 0b04 	subs.w	fp, sl, r4
 800a1f4:	d00b      	beq.n	800a20e <_svfiprintf_r+0x7e>
 800a1f6:	465b      	mov	r3, fp
 800a1f8:	4622      	mov	r2, r4
 800a1fa:	4629      	mov	r1, r5
 800a1fc:	4638      	mov	r0, r7
 800a1fe:	f7ff ff6b 	bl	800a0d8 <__ssputs_r>
 800a202:	3001      	adds	r0, #1
 800a204:	f000 80a7 	beq.w	800a356 <_svfiprintf_r+0x1c6>
 800a208:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a20a:	445a      	add	r2, fp
 800a20c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a20e:	f89a 3000 	ldrb.w	r3, [sl]
 800a212:	2b00      	cmp	r3, #0
 800a214:	f000 809f 	beq.w	800a356 <_svfiprintf_r+0x1c6>
 800a218:	2300      	movs	r3, #0
 800a21a:	f04f 32ff 	mov.w	r2, #4294967295
 800a21e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a222:	f10a 0a01 	add.w	sl, sl, #1
 800a226:	9304      	str	r3, [sp, #16]
 800a228:	9307      	str	r3, [sp, #28]
 800a22a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a22e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a230:	4654      	mov	r4, sl
 800a232:	2205      	movs	r2, #5
 800a234:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a238:	484e      	ldr	r0, [pc, #312]	@ (800a374 <_svfiprintf_r+0x1e4>)
 800a23a:	f7f6 f809 	bl	8000250 <memchr>
 800a23e:	9a04      	ldr	r2, [sp, #16]
 800a240:	b9d8      	cbnz	r0, 800a27a <_svfiprintf_r+0xea>
 800a242:	06d0      	lsls	r0, r2, #27
 800a244:	bf44      	itt	mi
 800a246:	2320      	movmi	r3, #32
 800a248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a24c:	0711      	lsls	r1, r2, #28
 800a24e:	bf44      	itt	mi
 800a250:	232b      	movmi	r3, #43	@ 0x2b
 800a252:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a256:	f89a 3000 	ldrb.w	r3, [sl]
 800a25a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a25c:	d015      	beq.n	800a28a <_svfiprintf_r+0xfa>
 800a25e:	9a07      	ldr	r2, [sp, #28]
 800a260:	4654      	mov	r4, sl
 800a262:	2000      	movs	r0, #0
 800a264:	f04f 0c0a 	mov.w	ip, #10
 800a268:	4621      	mov	r1, r4
 800a26a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a26e:	3b30      	subs	r3, #48	@ 0x30
 800a270:	2b09      	cmp	r3, #9
 800a272:	d94b      	bls.n	800a30c <_svfiprintf_r+0x17c>
 800a274:	b1b0      	cbz	r0, 800a2a4 <_svfiprintf_r+0x114>
 800a276:	9207      	str	r2, [sp, #28]
 800a278:	e014      	b.n	800a2a4 <_svfiprintf_r+0x114>
 800a27a:	eba0 0308 	sub.w	r3, r0, r8
 800a27e:	fa09 f303 	lsl.w	r3, r9, r3
 800a282:	4313      	orrs	r3, r2
 800a284:	9304      	str	r3, [sp, #16]
 800a286:	46a2      	mov	sl, r4
 800a288:	e7d2      	b.n	800a230 <_svfiprintf_r+0xa0>
 800a28a:	9b03      	ldr	r3, [sp, #12]
 800a28c:	1d19      	adds	r1, r3, #4
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	9103      	str	r1, [sp, #12]
 800a292:	2b00      	cmp	r3, #0
 800a294:	bfbb      	ittet	lt
 800a296:	425b      	neglt	r3, r3
 800a298:	f042 0202 	orrlt.w	r2, r2, #2
 800a29c:	9307      	strge	r3, [sp, #28]
 800a29e:	9307      	strlt	r3, [sp, #28]
 800a2a0:	bfb8      	it	lt
 800a2a2:	9204      	strlt	r2, [sp, #16]
 800a2a4:	7823      	ldrb	r3, [r4, #0]
 800a2a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2a8:	d10a      	bne.n	800a2c0 <_svfiprintf_r+0x130>
 800a2aa:	7863      	ldrb	r3, [r4, #1]
 800a2ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ae:	d132      	bne.n	800a316 <_svfiprintf_r+0x186>
 800a2b0:	9b03      	ldr	r3, [sp, #12]
 800a2b2:	1d1a      	adds	r2, r3, #4
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	9203      	str	r2, [sp, #12]
 800a2b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2bc:	3402      	adds	r4, #2
 800a2be:	9305      	str	r3, [sp, #20]
 800a2c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a384 <_svfiprintf_r+0x1f4>
 800a2c4:	7821      	ldrb	r1, [r4, #0]
 800a2c6:	2203      	movs	r2, #3
 800a2c8:	4650      	mov	r0, sl
 800a2ca:	f7f5 ffc1 	bl	8000250 <memchr>
 800a2ce:	b138      	cbz	r0, 800a2e0 <_svfiprintf_r+0x150>
 800a2d0:	9b04      	ldr	r3, [sp, #16]
 800a2d2:	eba0 000a 	sub.w	r0, r0, sl
 800a2d6:	2240      	movs	r2, #64	@ 0x40
 800a2d8:	4082      	lsls	r2, r0
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	3401      	adds	r4, #1
 800a2de:	9304      	str	r3, [sp, #16]
 800a2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2e4:	4824      	ldr	r0, [pc, #144]	@ (800a378 <_svfiprintf_r+0x1e8>)
 800a2e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2ea:	2206      	movs	r2, #6
 800a2ec:	f7f5 ffb0 	bl	8000250 <memchr>
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	d036      	beq.n	800a362 <_svfiprintf_r+0x1d2>
 800a2f4:	4b21      	ldr	r3, [pc, #132]	@ (800a37c <_svfiprintf_r+0x1ec>)
 800a2f6:	bb1b      	cbnz	r3, 800a340 <_svfiprintf_r+0x1b0>
 800a2f8:	9b03      	ldr	r3, [sp, #12]
 800a2fa:	3307      	adds	r3, #7
 800a2fc:	f023 0307 	bic.w	r3, r3, #7
 800a300:	3308      	adds	r3, #8
 800a302:	9303      	str	r3, [sp, #12]
 800a304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a306:	4433      	add	r3, r6
 800a308:	9309      	str	r3, [sp, #36]	@ 0x24
 800a30a:	e76a      	b.n	800a1e2 <_svfiprintf_r+0x52>
 800a30c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a310:	460c      	mov	r4, r1
 800a312:	2001      	movs	r0, #1
 800a314:	e7a8      	b.n	800a268 <_svfiprintf_r+0xd8>
 800a316:	2300      	movs	r3, #0
 800a318:	3401      	adds	r4, #1
 800a31a:	9305      	str	r3, [sp, #20]
 800a31c:	4619      	mov	r1, r3
 800a31e:	f04f 0c0a 	mov.w	ip, #10
 800a322:	4620      	mov	r0, r4
 800a324:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a328:	3a30      	subs	r2, #48	@ 0x30
 800a32a:	2a09      	cmp	r2, #9
 800a32c:	d903      	bls.n	800a336 <_svfiprintf_r+0x1a6>
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0c6      	beq.n	800a2c0 <_svfiprintf_r+0x130>
 800a332:	9105      	str	r1, [sp, #20]
 800a334:	e7c4      	b.n	800a2c0 <_svfiprintf_r+0x130>
 800a336:	fb0c 2101 	mla	r1, ip, r1, r2
 800a33a:	4604      	mov	r4, r0
 800a33c:	2301      	movs	r3, #1
 800a33e:	e7f0      	b.n	800a322 <_svfiprintf_r+0x192>
 800a340:	ab03      	add	r3, sp, #12
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	462a      	mov	r2, r5
 800a346:	4b0e      	ldr	r3, [pc, #56]	@ (800a380 <_svfiprintf_r+0x1f0>)
 800a348:	a904      	add	r1, sp, #16
 800a34a:	4638      	mov	r0, r7
 800a34c:	f3af 8000 	nop.w
 800a350:	1c42      	adds	r2, r0, #1
 800a352:	4606      	mov	r6, r0
 800a354:	d1d6      	bne.n	800a304 <_svfiprintf_r+0x174>
 800a356:	89ab      	ldrh	r3, [r5, #12]
 800a358:	065b      	lsls	r3, r3, #25
 800a35a:	f53f af2d 	bmi.w	800a1b8 <_svfiprintf_r+0x28>
 800a35e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a360:	e72c      	b.n	800a1bc <_svfiprintf_r+0x2c>
 800a362:	ab03      	add	r3, sp, #12
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	462a      	mov	r2, r5
 800a368:	4b05      	ldr	r3, [pc, #20]	@ (800a380 <_svfiprintf_r+0x1f0>)
 800a36a:	a904      	add	r1, sp, #16
 800a36c:	4638      	mov	r0, r7
 800a36e:	f000 f879 	bl	800a464 <_printf_i>
 800a372:	e7ed      	b.n	800a350 <_svfiprintf_r+0x1c0>
 800a374:	0800b27a 	.word	0x0800b27a
 800a378:	0800b284 	.word	0x0800b284
 800a37c:	00000000 	.word	0x00000000
 800a380:	0800a0d9 	.word	0x0800a0d9
 800a384:	0800b280 	.word	0x0800b280

0800a388 <_printf_common>:
 800a388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a38c:	4616      	mov	r6, r2
 800a38e:	4698      	mov	r8, r3
 800a390:	688a      	ldr	r2, [r1, #8]
 800a392:	690b      	ldr	r3, [r1, #16]
 800a394:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a398:	4293      	cmp	r3, r2
 800a39a:	bfb8      	it	lt
 800a39c:	4613      	movlt	r3, r2
 800a39e:	6033      	str	r3, [r6, #0]
 800a3a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a3a4:	4607      	mov	r7, r0
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	b10a      	cbz	r2, 800a3ae <_printf_common+0x26>
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	6033      	str	r3, [r6, #0]
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	0699      	lsls	r1, r3, #26
 800a3b2:	bf42      	ittt	mi
 800a3b4:	6833      	ldrmi	r3, [r6, #0]
 800a3b6:	3302      	addmi	r3, #2
 800a3b8:	6033      	strmi	r3, [r6, #0]
 800a3ba:	6825      	ldr	r5, [r4, #0]
 800a3bc:	f015 0506 	ands.w	r5, r5, #6
 800a3c0:	d106      	bne.n	800a3d0 <_printf_common+0x48>
 800a3c2:	f104 0a19 	add.w	sl, r4, #25
 800a3c6:	68e3      	ldr	r3, [r4, #12]
 800a3c8:	6832      	ldr	r2, [r6, #0]
 800a3ca:	1a9b      	subs	r3, r3, r2
 800a3cc:	42ab      	cmp	r3, r5
 800a3ce:	dc26      	bgt.n	800a41e <_printf_common+0x96>
 800a3d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a3d4:	6822      	ldr	r2, [r4, #0]
 800a3d6:	3b00      	subs	r3, #0
 800a3d8:	bf18      	it	ne
 800a3da:	2301      	movne	r3, #1
 800a3dc:	0692      	lsls	r2, r2, #26
 800a3de:	d42b      	bmi.n	800a438 <_printf_common+0xb0>
 800a3e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a3e4:	4641      	mov	r1, r8
 800a3e6:	4638      	mov	r0, r7
 800a3e8:	47c8      	blx	r9
 800a3ea:	3001      	adds	r0, #1
 800a3ec:	d01e      	beq.n	800a42c <_printf_common+0xa4>
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	6922      	ldr	r2, [r4, #16]
 800a3f2:	f003 0306 	and.w	r3, r3, #6
 800a3f6:	2b04      	cmp	r3, #4
 800a3f8:	bf02      	ittt	eq
 800a3fa:	68e5      	ldreq	r5, [r4, #12]
 800a3fc:	6833      	ldreq	r3, [r6, #0]
 800a3fe:	1aed      	subeq	r5, r5, r3
 800a400:	68a3      	ldr	r3, [r4, #8]
 800a402:	bf0c      	ite	eq
 800a404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a408:	2500      	movne	r5, #0
 800a40a:	4293      	cmp	r3, r2
 800a40c:	bfc4      	itt	gt
 800a40e:	1a9b      	subgt	r3, r3, r2
 800a410:	18ed      	addgt	r5, r5, r3
 800a412:	2600      	movs	r6, #0
 800a414:	341a      	adds	r4, #26
 800a416:	42b5      	cmp	r5, r6
 800a418:	d11a      	bne.n	800a450 <_printf_common+0xc8>
 800a41a:	2000      	movs	r0, #0
 800a41c:	e008      	b.n	800a430 <_printf_common+0xa8>
 800a41e:	2301      	movs	r3, #1
 800a420:	4652      	mov	r2, sl
 800a422:	4641      	mov	r1, r8
 800a424:	4638      	mov	r0, r7
 800a426:	47c8      	blx	r9
 800a428:	3001      	adds	r0, #1
 800a42a:	d103      	bne.n	800a434 <_printf_common+0xac>
 800a42c:	f04f 30ff 	mov.w	r0, #4294967295
 800a430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a434:	3501      	adds	r5, #1
 800a436:	e7c6      	b.n	800a3c6 <_printf_common+0x3e>
 800a438:	18e1      	adds	r1, r4, r3
 800a43a:	1c5a      	adds	r2, r3, #1
 800a43c:	2030      	movs	r0, #48	@ 0x30
 800a43e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a442:	4422      	add	r2, r4
 800a444:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a448:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a44c:	3302      	adds	r3, #2
 800a44e:	e7c7      	b.n	800a3e0 <_printf_common+0x58>
 800a450:	2301      	movs	r3, #1
 800a452:	4622      	mov	r2, r4
 800a454:	4641      	mov	r1, r8
 800a456:	4638      	mov	r0, r7
 800a458:	47c8      	blx	r9
 800a45a:	3001      	adds	r0, #1
 800a45c:	d0e6      	beq.n	800a42c <_printf_common+0xa4>
 800a45e:	3601      	adds	r6, #1
 800a460:	e7d9      	b.n	800a416 <_printf_common+0x8e>
	...

0800a464 <_printf_i>:
 800a464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a468:	7e0f      	ldrb	r7, [r1, #24]
 800a46a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a46c:	2f78      	cmp	r7, #120	@ 0x78
 800a46e:	4691      	mov	r9, r2
 800a470:	4680      	mov	r8, r0
 800a472:	460c      	mov	r4, r1
 800a474:	469a      	mov	sl, r3
 800a476:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a47a:	d807      	bhi.n	800a48c <_printf_i+0x28>
 800a47c:	2f62      	cmp	r7, #98	@ 0x62
 800a47e:	d80a      	bhi.n	800a496 <_printf_i+0x32>
 800a480:	2f00      	cmp	r7, #0
 800a482:	f000 80d2 	beq.w	800a62a <_printf_i+0x1c6>
 800a486:	2f58      	cmp	r7, #88	@ 0x58
 800a488:	f000 80b9 	beq.w	800a5fe <_printf_i+0x19a>
 800a48c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a490:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a494:	e03a      	b.n	800a50c <_printf_i+0xa8>
 800a496:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a49a:	2b15      	cmp	r3, #21
 800a49c:	d8f6      	bhi.n	800a48c <_printf_i+0x28>
 800a49e:	a101      	add	r1, pc, #4	@ (adr r1, 800a4a4 <_printf_i+0x40>)
 800a4a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4a4:	0800a4fd 	.word	0x0800a4fd
 800a4a8:	0800a511 	.word	0x0800a511
 800a4ac:	0800a48d 	.word	0x0800a48d
 800a4b0:	0800a48d 	.word	0x0800a48d
 800a4b4:	0800a48d 	.word	0x0800a48d
 800a4b8:	0800a48d 	.word	0x0800a48d
 800a4bc:	0800a511 	.word	0x0800a511
 800a4c0:	0800a48d 	.word	0x0800a48d
 800a4c4:	0800a48d 	.word	0x0800a48d
 800a4c8:	0800a48d 	.word	0x0800a48d
 800a4cc:	0800a48d 	.word	0x0800a48d
 800a4d0:	0800a611 	.word	0x0800a611
 800a4d4:	0800a53b 	.word	0x0800a53b
 800a4d8:	0800a5cb 	.word	0x0800a5cb
 800a4dc:	0800a48d 	.word	0x0800a48d
 800a4e0:	0800a48d 	.word	0x0800a48d
 800a4e4:	0800a633 	.word	0x0800a633
 800a4e8:	0800a48d 	.word	0x0800a48d
 800a4ec:	0800a53b 	.word	0x0800a53b
 800a4f0:	0800a48d 	.word	0x0800a48d
 800a4f4:	0800a48d 	.word	0x0800a48d
 800a4f8:	0800a5d3 	.word	0x0800a5d3
 800a4fc:	6833      	ldr	r3, [r6, #0]
 800a4fe:	1d1a      	adds	r2, r3, #4
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	6032      	str	r2, [r6, #0]
 800a504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a508:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a50c:	2301      	movs	r3, #1
 800a50e:	e09d      	b.n	800a64c <_printf_i+0x1e8>
 800a510:	6833      	ldr	r3, [r6, #0]
 800a512:	6820      	ldr	r0, [r4, #0]
 800a514:	1d19      	adds	r1, r3, #4
 800a516:	6031      	str	r1, [r6, #0]
 800a518:	0606      	lsls	r6, r0, #24
 800a51a:	d501      	bpl.n	800a520 <_printf_i+0xbc>
 800a51c:	681d      	ldr	r5, [r3, #0]
 800a51e:	e003      	b.n	800a528 <_printf_i+0xc4>
 800a520:	0645      	lsls	r5, r0, #25
 800a522:	d5fb      	bpl.n	800a51c <_printf_i+0xb8>
 800a524:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a528:	2d00      	cmp	r5, #0
 800a52a:	da03      	bge.n	800a534 <_printf_i+0xd0>
 800a52c:	232d      	movs	r3, #45	@ 0x2d
 800a52e:	426d      	negs	r5, r5
 800a530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a534:	4859      	ldr	r0, [pc, #356]	@ (800a69c <_printf_i+0x238>)
 800a536:	230a      	movs	r3, #10
 800a538:	e011      	b.n	800a55e <_printf_i+0xfa>
 800a53a:	6821      	ldr	r1, [r4, #0]
 800a53c:	6833      	ldr	r3, [r6, #0]
 800a53e:	0608      	lsls	r0, r1, #24
 800a540:	f853 5b04 	ldr.w	r5, [r3], #4
 800a544:	d402      	bmi.n	800a54c <_printf_i+0xe8>
 800a546:	0649      	lsls	r1, r1, #25
 800a548:	bf48      	it	mi
 800a54a:	b2ad      	uxthmi	r5, r5
 800a54c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a54e:	4853      	ldr	r0, [pc, #332]	@ (800a69c <_printf_i+0x238>)
 800a550:	6033      	str	r3, [r6, #0]
 800a552:	bf14      	ite	ne
 800a554:	230a      	movne	r3, #10
 800a556:	2308      	moveq	r3, #8
 800a558:	2100      	movs	r1, #0
 800a55a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a55e:	6866      	ldr	r6, [r4, #4]
 800a560:	60a6      	str	r6, [r4, #8]
 800a562:	2e00      	cmp	r6, #0
 800a564:	bfa2      	ittt	ge
 800a566:	6821      	ldrge	r1, [r4, #0]
 800a568:	f021 0104 	bicge.w	r1, r1, #4
 800a56c:	6021      	strge	r1, [r4, #0]
 800a56e:	b90d      	cbnz	r5, 800a574 <_printf_i+0x110>
 800a570:	2e00      	cmp	r6, #0
 800a572:	d04b      	beq.n	800a60c <_printf_i+0x1a8>
 800a574:	4616      	mov	r6, r2
 800a576:	fbb5 f1f3 	udiv	r1, r5, r3
 800a57a:	fb03 5711 	mls	r7, r3, r1, r5
 800a57e:	5dc7      	ldrb	r7, [r0, r7]
 800a580:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a584:	462f      	mov	r7, r5
 800a586:	42bb      	cmp	r3, r7
 800a588:	460d      	mov	r5, r1
 800a58a:	d9f4      	bls.n	800a576 <_printf_i+0x112>
 800a58c:	2b08      	cmp	r3, #8
 800a58e:	d10b      	bne.n	800a5a8 <_printf_i+0x144>
 800a590:	6823      	ldr	r3, [r4, #0]
 800a592:	07df      	lsls	r7, r3, #31
 800a594:	d508      	bpl.n	800a5a8 <_printf_i+0x144>
 800a596:	6923      	ldr	r3, [r4, #16]
 800a598:	6861      	ldr	r1, [r4, #4]
 800a59a:	4299      	cmp	r1, r3
 800a59c:	bfde      	ittt	le
 800a59e:	2330      	movle	r3, #48	@ 0x30
 800a5a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a5a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a5a8:	1b92      	subs	r2, r2, r6
 800a5aa:	6122      	str	r2, [r4, #16]
 800a5ac:	f8cd a000 	str.w	sl, [sp]
 800a5b0:	464b      	mov	r3, r9
 800a5b2:	aa03      	add	r2, sp, #12
 800a5b4:	4621      	mov	r1, r4
 800a5b6:	4640      	mov	r0, r8
 800a5b8:	f7ff fee6 	bl	800a388 <_printf_common>
 800a5bc:	3001      	adds	r0, #1
 800a5be:	d14a      	bne.n	800a656 <_printf_i+0x1f2>
 800a5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c4:	b004      	add	sp, #16
 800a5c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ca:	6823      	ldr	r3, [r4, #0]
 800a5cc:	f043 0320 	orr.w	r3, r3, #32
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	4833      	ldr	r0, [pc, #204]	@ (800a6a0 <_printf_i+0x23c>)
 800a5d4:	2778      	movs	r7, #120	@ 0x78
 800a5d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a5da:	6823      	ldr	r3, [r4, #0]
 800a5dc:	6831      	ldr	r1, [r6, #0]
 800a5de:	061f      	lsls	r7, r3, #24
 800a5e0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a5e4:	d402      	bmi.n	800a5ec <_printf_i+0x188>
 800a5e6:	065f      	lsls	r7, r3, #25
 800a5e8:	bf48      	it	mi
 800a5ea:	b2ad      	uxthmi	r5, r5
 800a5ec:	6031      	str	r1, [r6, #0]
 800a5ee:	07d9      	lsls	r1, r3, #31
 800a5f0:	bf44      	itt	mi
 800a5f2:	f043 0320 	orrmi.w	r3, r3, #32
 800a5f6:	6023      	strmi	r3, [r4, #0]
 800a5f8:	b11d      	cbz	r5, 800a602 <_printf_i+0x19e>
 800a5fa:	2310      	movs	r3, #16
 800a5fc:	e7ac      	b.n	800a558 <_printf_i+0xf4>
 800a5fe:	4827      	ldr	r0, [pc, #156]	@ (800a69c <_printf_i+0x238>)
 800a600:	e7e9      	b.n	800a5d6 <_printf_i+0x172>
 800a602:	6823      	ldr	r3, [r4, #0]
 800a604:	f023 0320 	bic.w	r3, r3, #32
 800a608:	6023      	str	r3, [r4, #0]
 800a60a:	e7f6      	b.n	800a5fa <_printf_i+0x196>
 800a60c:	4616      	mov	r6, r2
 800a60e:	e7bd      	b.n	800a58c <_printf_i+0x128>
 800a610:	6833      	ldr	r3, [r6, #0]
 800a612:	6825      	ldr	r5, [r4, #0]
 800a614:	6961      	ldr	r1, [r4, #20]
 800a616:	1d18      	adds	r0, r3, #4
 800a618:	6030      	str	r0, [r6, #0]
 800a61a:	062e      	lsls	r6, r5, #24
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	d501      	bpl.n	800a624 <_printf_i+0x1c0>
 800a620:	6019      	str	r1, [r3, #0]
 800a622:	e002      	b.n	800a62a <_printf_i+0x1c6>
 800a624:	0668      	lsls	r0, r5, #25
 800a626:	d5fb      	bpl.n	800a620 <_printf_i+0x1bc>
 800a628:	8019      	strh	r1, [r3, #0]
 800a62a:	2300      	movs	r3, #0
 800a62c:	6123      	str	r3, [r4, #16]
 800a62e:	4616      	mov	r6, r2
 800a630:	e7bc      	b.n	800a5ac <_printf_i+0x148>
 800a632:	6833      	ldr	r3, [r6, #0]
 800a634:	1d1a      	adds	r2, r3, #4
 800a636:	6032      	str	r2, [r6, #0]
 800a638:	681e      	ldr	r6, [r3, #0]
 800a63a:	6862      	ldr	r2, [r4, #4]
 800a63c:	2100      	movs	r1, #0
 800a63e:	4630      	mov	r0, r6
 800a640:	f7f5 fe06 	bl	8000250 <memchr>
 800a644:	b108      	cbz	r0, 800a64a <_printf_i+0x1e6>
 800a646:	1b80      	subs	r0, r0, r6
 800a648:	6060      	str	r0, [r4, #4]
 800a64a:	6863      	ldr	r3, [r4, #4]
 800a64c:	6123      	str	r3, [r4, #16]
 800a64e:	2300      	movs	r3, #0
 800a650:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a654:	e7aa      	b.n	800a5ac <_printf_i+0x148>
 800a656:	6923      	ldr	r3, [r4, #16]
 800a658:	4632      	mov	r2, r6
 800a65a:	4649      	mov	r1, r9
 800a65c:	4640      	mov	r0, r8
 800a65e:	47d0      	blx	sl
 800a660:	3001      	adds	r0, #1
 800a662:	d0ad      	beq.n	800a5c0 <_printf_i+0x15c>
 800a664:	6823      	ldr	r3, [r4, #0]
 800a666:	079b      	lsls	r3, r3, #30
 800a668:	d413      	bmi.n	800a692 <_printf_i+0x22e>
 800a66a:	68e0      	ldr	r0, [r4, #12]
 800a66c:	9b03      	ldr	r3, [sp, #12]
 800a66e:	4298      	cmp	r0, r3
 800a670:	bfb8      	it	lt
 800a672:	4618      	movlt	r0, r3
 800a674:	e7a6      	b.n	800a5c4 <_printf_i+0x160>
 800a676:	2301      	movs	r3, #1
 800a678:	4632      	mov	r2, r6
 800a67a:	4649      	mov	r1, r9
 800a67c:	4640      	mov	r0, r8
 800a67e:	47d0      	blx	sl
 800a680:	3001      	adds	r0, #1
 800a682:	d09d      	beq.n	800a5c0 <_printf_i+0x15c>
 800a684:	3501      	adds	r5, #1
 800a686:	68e3      	ldr	r3, [r4, #12]
 800a688:	9903      	ldr	r1, [sp, #12]
 800a68a:	1a5b      	subs	r3, r3, r1
 800a68c:	42ab      	cmp	r3, r5
 800a68e:	dcf2      	bgt.n	800a676 <_printf_i+0x212>
 800a690:	e7eb      	b.n	800a66a <_printf_i+0x206>
 800a692:	2500      	movs	r5, #0
 800a694:	f104 0619 	add.w	r6, r4, #25
 800a698:	e7f5      	b.n	800a686 <_printf_i+0x222>
 800a69a:	bf00      	nop
 800a69c:	0800b28b 	.word	0x0800b28b
 800a6a0:	0800b29c 	.word	0x0800b29c

0800a6a4 <__sflush_r>:
 800a6a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ac:	0716      	lsls	r6, r2, #28
 800a6ae:	4605      	mov	r5, r0
 800a6b0:	460c      	mov	r4, r1
 800a6b2:	d454      	bmi.n	800a75e <__sflush_r+0xba>
 800a6b4:	684b      	ldr	r3, [r1, #4]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	dc02      	bgt.n	800a6c0 <__sflush_r+0x1c>
 800a6ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	dd48      	ble.n	800a752 <__sflush_r+0xae>
 800a6c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6c2:	2e00      	cmp	r6, #0
 800a6c4:	d045      	beq.n	800a752 <__sflush_r+0xae>
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a6cc:	682f      	ldr	r7, [r5, #0]
 800a6ce:	6a21      	ldr	r1, [r4, #32]
 800a6d0:	602b      	str	r3, [r5, #0]
 800a6d2:	d030      	beq.n	800a736 <__sflush_r+0x92>
 800a6d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6d6:	89a3      	ldrh	r3, [r4, #12]
 800a6d8:	0759      	lsls	r1, r3, #29
 800a6da:	d505      	bpl.n	800a6e8 <__sflush_r+0x44>
 800a6dc:	6863      	ldr	r3, [r4, #4]
 800a6de:	1ad2      	subs	r2, r2, r3
 800a6e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6e2:	b10b      	cbz	r3, 800a6e8 <__sflush_r+0x44>
 800a6e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6e6:	1ad2      	subs	r2, r2, r3
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6ec:	6a21      	ldr	r1, [r4, #32]
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	47b0      	blx	r6
 800a6f2:	1c43      	adds	r3, r0, #1
 800a6f4:	89a3      	ldrh	r3, [r4, #12]
 800a6f6:	d106      	bne.n	800a706 <__sflush_r+0x62>
 800a6f8:	6829      	ldr	r1, [r5, #0]
 800a6fa:	291d      	cmp	r1, #29
 800a6fc:	d82b      	bhi.n	800a756 <__sflush_r+0xb2>
 800a6fe:	4a2a      	ldr	r2, [pc, #168]	@ (800a7a8 <__sflush_r+0x104>)
 800a700:	410a      	asrs	r2, r1
 800a702:	07d6      	lsls	r6, r2, #31
 800a704:	d427      	bmi.n	800a756 <__sflush_r+0xb2>
 800a706:	2200      	movs	r2, #0
 800a708:	6062      	str	r2, [r4, #4]
 800a70a:	04d9      	lsls	r1, r3, #19
 800a70c:	6922      	ldr	r2, [r4, #16]
 800a70e:	6022      	str	r2, [r4, #0]
 800a710:	d504      	bpl.n	800a71c <__sflush_r+0x78>
 800a712:	1c42      	adds	r2, r0, #1
 800a714:	d101      	bne.n	800a71a <__sflush_r+0x76>
 800a716:	682b      	ldr	r3, [r5, #0]
 800a718:	b903      	cbnz	r3, 800a71c <__sflush_r+0x78>
 800a71a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a71c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a71e:	602f      	str	r7, [r5, #0]
 800a720:	b1b9      	cbz	r1, 800a752 <__sflush_r+0xae>
 800a722:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a726:	4299      	cmp	r1, r3
 800a728:	d002      	beq.n	800a730 <__sflush_r+0x8c>
 800a72a:	4628      	mov	r0, r5
 800a72c:	f7ff fc8a 	bl	800a044 <_free_r>
 800a730:	2300      	movs	r3, #0
 800a732:	6363      	str	r3, [r4, #52]	@ 0x34
 800a734:	e00d      	b.n	800a752 <__sflush_r+0xae>
 800a736:	2301      	movs	r3, #1
 800a738:	4628      	mov	r0, r5
 800a73a:	47b0      	blx	r6
 800a73c:	4602      	mov	r2, r0
 800a73e:	1c50      	adds	r0, r2, #1
 800a740:	d1c9      	bne.n	800a6d6 <__sflush_r+0x32>
 800a742:	682b      	ldr	r3, [r5, #0]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d0c6      	beq.n	800a6d6 <__sflush_r+0x32>
 800a748:	2b1d      	cmp	r3, #29
 800a74a:	d001      	beq.n	800a750 <__sflush_r+0xac>
 800a74c:	2b16      	cmp	r3, #22
 800a74e:	d11e      	bne.n	800a78e <__sflush_r+0xea>
 800a750:	602f      	str	r7, [r5, #0]
 800a752:	2000      	movs	r0, #0
 800a754:	e022      	b.n	800a79c <__sflush_r+0xf8>
 800a756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a75a:	b21b      	sxth	r3, r3
 800a75c:	e01b      	b.n	800a796 <__sflush_r+0xf2>
 800a75e:	690f      	ldr	r7, [r1, #16]
 800a760:	2f00      	cmp	r7, #0
 800a762:	d0f6      	beq.n	800a752 <__sflush_r+0xae>
 800a764:	0793      	lsls	r3, r2, #30
 800a766:	680e      	ldr	r6, [r1, #0]
 800a768:	bf08      	it	eq
 800a76a:	694b      	ldreq	r3, [r1, #20]
 800a76c:	600f      	str	r7, [r1, #0]
 800a76e:	bf18      	it	ne
 800a770:	2300      	movne	r3, #0
 800a772:	eba6 0807 	sub.w	r8, r6, r7
 800a776:	608b      	str	r3, [r1, #8]
 800a778:	f1b8 0f00 	cmp.w	r8, #0
 800a77c:	dde9      	ble.n	800a752 <__sflush_r+0xae>
 800a77e:	6a21      	ldr	r1, [r4, #32]
 800a780:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a782:	4643      	mov	r3, r8
 800a784:	463a      	mov	r2, r7
 800a786:	4628      	mov	r0, r5
 800a788:	47b0      	blx	r6
 800a78a:	2800      	cmp	r0, #0
 800a78c:	dc08      	bgt.n	800a7a0 <__sflush_r+0xfc>
 800a78e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a796:	81a3      	strh	r3, [r4, #12]
 800a798:	f04f 30ff 	mov.w	r0, #4294967295
 800a79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7a0:	4407      	add	r7, r0
 800a7a2:	eba8 0800 	sub.w	r8, r8, r0
 800a7a6:	e7e7      	b.n	800a778 <__sflush_r+0xd4>
 800a7a8:	dfbffffe 	.word	0xdfbffffe

0800a7ac <_fflush_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	690b      	ldr	r3, [r1, #16]
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	460c      	mov	r4, r1
 800a7b4:	b913      	cbnz	r3, 800a7bc <_fflush_r+0x10>
 800a7b6:	2500      	movs	r5, #0
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	bd38      	pop	{r3, r4, r5, pc}
 800a7bc:	b118      	cbz	r0, 800a7c6 <_fflush_r+0x1a>
 800a7be:	6a03      	ldr	r3, [r0, #32]
 800a7c0:	b90b      	cbnz	r3, 800a7c6 <_fflush_r+0x1a>
 800a7c2:	f7ff fa7d 	bl	8009cc0 <__sinit>
 800a7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d0f3      	beq.n	800a7b6 <_fflush_r+0xa>
 800a7ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a7d0:	07d0      	lsls	r0, r2, #31
 800a7d2:	d404      	bmi.n	800a7de <_fflush_r+0x32>
 800a7d4:	0599      	lsls	r1, r3, #22
 800a7d6:	d402      	bmi.n	800a7de <_fflush_r+0x32>
 800a7d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7da:	f7ff fc04 	bl	8009fe6 <__retarget_lock_acquire_recursive>
 800a7de:	4628      	mov	r0, r5
 800a7e0:	4621      	mov	r1, r4
 800a7e2:	f7ff ff5f 	bl	800a6a4 <__sflush_r>
 800a7e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7e8:	07da      	lsls	r2, r3, #31
 800a7ea:	4605      	mov	r5, r0
 800a7ec:	d4e4      	bmi.n	800a7b8 <_fflush_r+0xc>
 800a7ee:	89a3      	ldrh	r3, [r4, #12]
 800a7f0:	059b      	lsls	r3, r3, #22
 800a7f2:	d4e1      	bmi.n	800a7b8 <_fflush_r+0xc>
 800a7f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7f6:	f7ff fbf7 	bl	8009fe8 <__retarget_lock_release_recursive>
 800a7fa:	e7dd      	b.n	800a7b8 <_fflush_r+0xc>

0800a7fc <fiprintf>:
 800a7fc:	b40e      	push	{r1, r2, r3}
 800a7fe:	b503      	push	{r0, r1, lr}
 800a800:	4601      	mov	r1, r0
 800a802:	ab03      	add	r3, sp, #12
 800a804:	4805      	ldr	r0, [pc, #20]	@ (800a81c <fiprintf+0x20>)
 800a806:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80a:	6800      	ldr	r0, [r0, #0]
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	f000 f87f 	bl	800a910 <_vfiprintf_r>
 800a812:	b002      	add	sp, #8
 800a814:	f85d eb04 	ldr.w	lr, [sp], #4
 800a818:	b003      	add	sp, #12
 800a81a:	4770      	bx	lr
 800a81c:	200000c0 	.word	0x200000c0

0800a820 <memmove>:
 800a820:	4288      	cmp	r0, r1
 800a822:	b510      	push	{r4, lr}
 800a824:	eb01 0402 	add.w	r4, r1, r2
 800a828:	d902      	bls.n	800a830 <memmove+0x10>
 800a82a:	4284      	cmp	r4, r0
 800a82c:	4623      	mov	r3, r4
 800a82e:	d807      	bhi.n	800a840 <memmove+0x20>
 800a830:	1e43      	subs	r3, r0, #1
 800a832:	42a1      	cmp	r1, r4
 800a834:	d008      	beq.n	800a848 <memmove+0x28>
 800a836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a83a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a83e:	e7f8      	b.n	800a832 <memmove+0x12>
 800a840:	4402      	add	r2, r0
 800a842:	4601      	mov	r1, r0
 800a844:	428a      	cmp	r2, r1
 800a846:	d100      	bne.n	800a84a <memmove+0x2a>
 800a848:	bd10      	pop	{r4, pc}
 800a84a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a84e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a852:	e7f7      	b.n	800a844 <memmove+0x24>

0800a854 <abort>:
 800a854:	b508      	push	{r3, lr}
 800a856:	2006      	movs	r0, #6
 800a858:	f000 fa2e 	bl	800acb8 <raise>
 800a85c:	2001      	movs	r0, #1
 800a85e:	f7f6 fba5 	bl	8000fac <_exit>

0800a862 <_realloc_r>:
 800a862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a866:	4680      	mov	r8, r0
 800a868:	4615      	mov	r5, r2
 800a86a:	460c      	mov	r4, r1
 800a86c:	b921      	cbnz	r1, 800a878 <_realloc_r+0x16>
 800a86e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a872:	4611      	mov	r1, r2
 800a874:	f7ff b888 	b.w	8009988 <_malloc_r>
 800a878:	b92a      	cbnz	r2, 800a886 <_realloc_r+0x24>
 800a87a:	f7ff fbe3 	bl	800a044 <_free_r>
 800a87e:	2400      	movs	r4, #0
 800a880:	4620      	mov	r0, r4
 800a882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a886:	f000 fa33 	bl	800acf0 <_malloc_usable_size_r>
 800a88a:	4285      	cmp	r5, r0
 800a88c:	4606      	mov	r6, r0
 800a88e:	d802      	bhi.n	800a896 <_realloc_r+0x34>
 800a890:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a894:	d8f4      	bhi.n	800a880 <_realloc_r+0x1e>
 800a896:	4629      	mov	r1, r5
 800a898:	4640      	mov	r0, r8
 800a89a:	f7ff f875 	bl	8009988 <_malloc_r>
 800a89e:	4607      	mov	r7, r0
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d0ec      	beq.n	800a87e <_realloc_r+0x1c>
 800a8a4:	42b5      	cmp	r5, r6
 800a8a6:	462a      	mov	r2, r5
 800a8a8:	4621      	mov	r1, r4
 800a8aa:	bf28      	it	cs
 800a8ac:	4632      	movcs	r2, r6
 800a8ae:	f7ff fb9c 	bl	8009fea <memcpy>
 800a8b2:	4621      	mov	r1, r4
 800a8b4:	4640      	mov	r0, r8
 800a8b6:	f7ff fbc5 	bl	800a044 <_free_r>
 800a8ba:	463c      	mov	r4, r7
 800a8bc:	e7e0      	b.n	800a880 <_realloc_r+0x1e>

0800a8be <__sfputc_r>:
 800a8be:	6893      	ldr	r3, [r2, #8]
 800a8c0:	3b01      	subs	r3, #1
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	b410      	push	{r4}
 800a8c6:	6093      	str	r3, [r2, #8]
 800a8c8:	da08      	bge.n	800a8dc <__sfputc_r+0x1e>
 800a8ca:	6994      	ldr	r4, [r2, #24]
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	db01      	blt.n	800a8d4 <__sfputc_r+0x16>
 800a8d0:	290a      	cmp	r1, #10
 800a8d2:	d103      	bne.n	800a8dc <__sfputc_r+0x1e>
 800a8d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8d8:	f000 b932 	b.w	800ab40 <__swbuf_r>
 800a8dc:	6813      	ldr	r3, [r2, #0]
 800a8de:	1c58      	adds	r0, r3, #1
 800a8e0:	6010      	str	r0, [r2, #0]
 800a8e2:	7019      	strb	r1, [r3, #0]
 800a8e4:	4608      	mov	r0, r1
 800a8e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <__sfputs_r>:
 800a8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	460f      	mov	r7, r1
 800a8f2:	4614      	mov	r4, r2
 800a8f4:	18d5      	adds	r5, r2, r3
 800a8f6:	42ac      	cmp	r4, r5
 800a8f8:	d101      	bne.n	800a8fe <__sfputs_r+0x12>
 800a8fa:	2000      	movs	r0, #0
 800a8fc:	e007      	b.n	800a90e <__sfputs_r+0x22>
 800a8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a902:	463a      	mov	r2, r7
 800a904:	4630      	mov	r0, r6
 800a906:	f7ff ffda 	bl	800a8be <__sfputc_r>
 800a90a:	1c43      	adds	r3, r0, #1
 800a90c:	d1f3      	bne.n	800a8f6 <__sfputs_r+0xa>
 800a90e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a910 <_vfiprintf_r>:
 800a910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a914:	460d      	mov	r5, r1
 800a916:	b09d      	sub	sp, #116	@ 0x74
 800a918:	4614      	mov	r4, r2
 800a91a:	4698      	mov	r8, r3
 800a91c:	4606      	mov	r6, r0
 800a91e:	b118      	cbz	r0, 800a928 <_vfiprintf_r+0x18>
 800a920:	6a03      	ldr	r3, [r0, #32]
 800a922:	b90b      	cbnz	r3, 800a928 <_vfiprintf_r+0x18>
 800a924:	f7ff f9cc 	bl	8009cc0 <__sinit>
 800a928:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a92a:	07d9      	lsls	r1, r3, #31
 800a92c:	d405      	bmi.n	800a93a <_vfiprintf_r+0x2a>
 800a92e:	89ab      	ldrh	r3, [r5, #12]
 800a930:	059a      	lsls	r2, r3, #22
 800a932:	d402      	bmi.n	800a93a <_vfiprintf_r+0x2a>
 800a934:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a936:	f7ff fb56 	bl	8009fe6 <__retarget_lock_acquire_recursive>
 800a93a:	89ab      	ldrh	r3, [r5, #12]
 800a93c:	071b      	lsls	r3, r3, #28
 800a93e:	d501      	bpl.n	800a944 <_vfiprintf_r+0x34>
 800a940:	692b      	ldr	r3, [r5, #16]
 800a942:	b99b      	cbnz	r3, 800a96c <_vfiprintf_r+0x5c>
 800a944:	4629      	mov	r1, r5
 800a946:	4630      	mov	r0, r6
 800a948:	f000 f938 	bl	800abbc <__swsetup_r>
 800a94c:	b170      	cbz	r0, 800a96c <_vfiprintf_r+0x5c>
 800a94e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a950:	07dc      	lsls	r4, r3, #31
 800a952:	d504      	bpl.n	800a95e <_vfiprintf_r+0x4e>
 800a954:	f04f 30ff 	mov.w	r0, #4294967295
 800a958:	b01d      	add	sp, #116	@ 0x74
 800a95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a95e:	89ab      	ldrh	r3, [r5, #12]
 800a960:	0598      	lsls	r0, r3, #22
 800a962:	d4f7      	bmi.n	800a954 <_vfiprintf_r+0x44>
 800a964:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a966:	f7ff fb3f 	bl	8009fe8 <__retarget_lock_release_recursive>
 800a96a:	e7f3      	b.n	800a954 <_vfiprintf_r+0x44>
 800a96c:	2300      	movs	r3, #0
 800a96e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a970:	2320      	movs	r3, #32
 800a972:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a976:	f8cd 800c 	str.w	r8, [sp, #12]
 800a97a:	2330      	movs	r3, #48	@ 0x30
 800a97c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab2c <_vfiprintf_r+0x21c>
 800a980:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a984:	f04f 0901 	mov.w	r9, #1
 800a988:	4623      	mov	r3, r4
 800a98a:	469a      	mov	sl, r3
 800a98c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a990:	b10a      	cbz	r2, 800a996 <_vfiprintf_r+0x86>
 800a992:	2a25      	cmp	r2, #37	@ 0x25
 800a994:	d1f9      	bne.n	800a98a <_vfiprintf_r+0x7a>
 800a996:	ebba 0b04 	subs.w	fp, sl, r4
 800a99a:	d00b      	beq.n	800a9b4 <_vfiprintf_r+0xa4>
 800a99c:	465b      	mov	r3, fp
 800a99e:	4622      	mov	r2, r4
 800a9a0:	4629      	mov	r1, r5
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	f7ff ffa2 	bl	800a8ec <__sfputs_r>
 800a9a8:	3001      	adds	r0, #1
 800a9aa:	f000 80a7 	beq.w	800aafc <_vfiprintf_r+0x1ec>
 800a9ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9b0:	445a      	add	r2, fp
 800a9b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a9b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	f000 809f 	beq.w	800aafc <_vfiprintf_r+0x1ec>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9c8:	f10a 0a01 	add.w	sl, sl, #1
 800a9cc:	9304      	str	r3, [sp, #16]
 800a9ce:	9307      	str	r3, [sp, #28]
 800a9d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9d6:	4654      	mov	r4, sl
 800a9d8:	2205      	movs	r2, #5
 800a9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9de:	4853      	ldr	r0, [pc, #332]	@ (800ab2c <_vfiprintf_r+0x21c>)
 800a9e0:	f7f5 fc36 	bl	8000250 <memchr>
 800a9e4:	9a04      	ldr	r2, [sp, #16]
 800a9e6:	b9d8      	cbnz	r0, 800aa20 <_vfiprintf_r+0x110>
 800a9e8:	06d1      	lsls	r1, r2, #27
 800a9ea:	bf44      	itt	mi
 800a9ec:	2320      	movmi	r3, #32
 800a9ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9f2:	0713      	lsls	r3, r2, #28
 800a9f4:	bf44      	itt	mi
 800a9f6:	232b      	movmi	r3, #43	@ 0x2b
 800a9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9fc:	f89a 3000 	ldrb.w	r3, [sl]
 800aa00:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa02:	d015      	beq.n	800aa30 <_vfiprintf_r+0x120>
 800aa04:	9a07      	ldr	r2, [sp, #28]
 800aa06:	4654      	mov	r4, sl
 800aa08:	2000      	movs	r0, #0
 800aa0a:	f04f 0c0a 	mov.w	ip, #10
 800aa0e:	4621      	mov	r1, r4
 800aa10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa14:	3b30      	subs	r3, #48	@ 0x30
 800aa16:	2b09      	cmp	r3, #9
 800aa18:	d94b      	bls.n	800aab2 <_vfiprintf_r+0x1a2>
 800aa1a:	b1b0      	cbz	r0, 800aa4a <_vfiprintf_r+0x13a>
 800aa1c:	9207      	str	r2, [sp, #28]
 800aa1e:	e014      	b.n	800aa4a <_vfiprintf_r+0x13a>
 800aa20:	eba0 0308 	sub.w	r3, r0, r8
 800aa24:	fa09 f303 	lsl.w	r3, r9, r3
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	9304      	str	r3, [sp, #16]
 800aa2c:	46a2      	mov	sl, r4
 800aa2e:	e7d2      	b.n	800a9d6 <_vfiprintf_r+0xc6>
 800aa30:	9b03      	ldr	r3, [sp, #12]
 800aa32:	1d19      	adds	r1, r3, #4
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	9103      	str	r1, [sp, #12]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	bfbb      	ittet	lt
 800aa3c:	425b      	neglt	r3, r3
 800aa3e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa42:	9307      	strge	r3, [sp, #28]
 800aa44:	9307      	strlt	r3, [sp, #28]
 800aa46:	bfb8      	it	lt
 800aa48:	9204      	strlt	r2, [sp, #16]
 800aa4a:	7823      	ldrb	r3, [r4, #0]
 800aa4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa4e:	d10a      	bne.n	800aa66 <_vfiprintf_r+0x156>
 800aa50:	7863      	ldrb	r3, [r4, #1]
 800aa52:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa54:	d132      	bne.n	800aabc <_vfiprintf_r+0x1ac>
 800aa56:	9b03      	ldr	r3, [sp, #12]
 800aa58:	1d1a      	adds	r2, r3, #4
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	9203      	str	r2, [sp, #12]
 800aa5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa62:	3402      	adds	r4, #2
 800aa64:	9305      	str	r3, [sp, #20]
 800aa66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab3c <_vfiprintf_r+0x22c>
 800aa6a:	7821      	ldrb	r1, [r4, #0]
 800aa6c:	2203      	movs	r2, #3
 800aa6e:	4650      	mov	r0, sl
 800aa70:	f7f5 fbee 	bl	8000250 <memchr>
 800aa74:	b138      	cbz	r0, 800aa86 <_vfiprintf_r+0x176>
 800aa76:	9b04      	ldr	r3, [sp, #16]
 800aa78:	eba0 000a 	sub.w	r0, r0, sl
 800aa7c:	2240      	movs	r2, #64	@ 0x40
 800aa7e:	4082      	lsls	r2, r0
 800aa80:	4313      	orrs	r3, r2
 800aa82:	3401      	adds	r4, #1
 800aa84:	9304      	str	r3, [sp, #16]
 800aa86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa8a:	4829      	ldr	r0, [pc, #164]	@ (800ab30 <_vfiprintf_r+0x220>)
 800aa8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa90:	2206      	movs	r2, #6
 800aa92:	f7f5 fbdd 	bl	8000250 <memchr>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	d03f      	beq.n	800ab1a <_vfiprintf_r+0x20a>
 800aa9a:	4b26      	ldr	r3, [pc, #152]	@ (800ab34 <_vfiprintf_r+0x224>)
 800aa9c:	bb1b      	cbnz	r3, 800aae6 <_vfiprintf_r+0x1d6>
 800aa9e:	9b03      	ldr	r3, [sp, #12]
 800aaa0:	3307      	adds	r3, #7
 800aaa2:	f023 0307 	bic.w	r3, r3, #7
 800aaa6:	3308      	adds	r3, #8
 800aaa8:	9303      	str	r3, [sp, #12]
 800aaaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaac:	443b      	add	r3, r7
 800aaae:	9309      	str	r3, [sp, #36]	@ 0x24
 800aab0:	e76a      	b.n	800a988 <_vfiprintf_r+0x78>
 800aab2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aab6:	460c      	mov	r4, r1
 800aab8:	2001      	movs	r0, #1
 800aaba:	e7a8      	b.n	800aa0e <_vfiprintf_r+0xfe>
 800aabc:	2300      	movs	r3, #0
 800aabe:	3401      	adds	r4, #1
 800aac0:	9305      	str	r3, [sp, #20]
 800aac2:	4619      	mov	r1, r3
 800aac4:	f04f 0c0a 	mov.w	ip, #10
 800aac8:	4620      	mov	r0, r4
 800aaca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aace:	3a30      	subs	r2, #48	@ 0x30
 800aad0:	2a09      	cmp	r2, #9
 800aad2:	d903      	bls.n	800aadc <_vfiprintf_r+0x1cc>
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d0c6      	beq.n	800aa66 <_vfiprintf_r+0x156>
 800aad8:	9105      	str	r1, [sp, #20]
 800aada:	e7c4      	b.n	800aa66 <_vfiprintf_r+0x156>
 800aadc:	fb0c 2101 	mla	r1, ip, r1, r2
 800aae0:	4604      	mov	r4, r0
 800aae2:	2301      	movs	r3, #1
 800aae4:	e7f0      	b.n	800aac8 <_vfiprintf_r+0x1b8>
 800aae6:	ab03      	add	r3, sp, #12
 800aae8:	9300      	str	r3, [sp, #0]
 800aaea:	462a      	mov	r2, r5
 800aaec:	4b12      	ldr	r3, [pc, #72]	@ (800ab38 <_vfiprintf_r+0x228>)
 800aaee:	a904      	add	r1, sp, #16
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	f3af 8000 	nop.w
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	1c78      	adds	r0, r7, #1
 800aafa:	d1d6      	bne.n	800aaaa <_vfiprintf_r+0x19a>
 800aafc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aafe:	07d9      	lsls	r1, r3, #31
 800ab00:	d405      	bmi.n	800ab0e <_vfiprintf_r+0x1fe>
 800ab02:	89ab      	ldrh	r3, [r5, #12]
 800ab04:	059a      	lsls	r2, r3, #22
 800ab06:	d402      	bmi.n	800ab0e <_vfiprintf_r+0x1fe>
 800ab08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab0a:	f7ff fa6d 	bl	8009fe8 <__retarget_lock_release_recursive>
 800ab0e:	89ab      	ldrh	r3, [r5, #12]
 800ab10:	065b      	lsls	r3, r3, #25
 800ab12:	f53f af1f 	bmi.w	800a954 <_vfiprintf_r+0x44>
 800ab16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab18:	e71e      	b.n	800a958 <_vfiprintf_r+0x48>
 800ab1a:	ab03      	add	r3, sp, #12
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	462a      	mov	r2, r5
 800ab20:	4b05      	ldr	r3, [pc, #20]	@ (800ab38 <_vfiprintf_r+0x228>)
 800ab22:	a904      	add	r1, sp, #16
 800ab24:	4630      	mov	r0, r6
 800ab26:	f7ff fc9d 	bl	800a464 <_printf_i>
 800ab2a:	e7e4      	b.n	800aaf6 <_vfiprintf_r+0x1e6>
 800ab2c:	0800b27a 	.word	0x0800b27a
 800ab30:	0800b284 	.word	0x0800b284
 800ab34:	00000000 	.word	0x00000000
 800ab38:	0800a8ed 	.word	0x0800a8ed
 800ab3c:	0800b280 	.word	0x0800b280

0800ab40 <__swbuf_r>:
 800ab40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab42:	460e      	mov	r6, r1
 800ab44:	4614      	mov	r4, r2
 800ab46:	4605      	mov	r5, r0
 800ab48:	b118      	cbz	r0, 800ab52 <__swbuf_r+0x12>
 800ab4a:	6a03      	ldr	r3, [r0, #32]
 800ab4c:	b90b      	cbnz	r3, 800ab52 <__swbuf_r+0x12>
 800ab4e:	f7ff f8b7 	bl	8009cc0 <__sinit>
 800ab52:	69a3      	ldr	r3, [r4, #24]
 800ab54:	60a3      	str	r3, [r4, #8]
 800ab56:	89a3      	ldrh	r3, [r4, #12]
 800ab58:	071a      	lsls	r2, r3, #28
 800ab5a:	d501      	bpl.n	800ab60 <__swbuf_r+0x20>
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	b943      	cbnz	r3, 800ab72 <__swbuf_r+0x32>
 800ab60:	4621      	mov	r1, r4
 800ab62:	4628      	mov	r0, r5
 800ab64:	f000 f82a 	bl	800abbc <__swsetup_r>
 800ab68:	b118      	cbz	r0, 800ab72 <__swbuf_r+0x32>
 800ab6a:	f04f 37ff 	mov.w	r7, #4294967295
 800ab6e:	4638      	mov	r0, r7
 800ab70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	6922      	ldr	r2, [r4, #16]
 800ab76:	1a98      	subs	r0, r3, r2
 800ab78:	6963      	ldr	r3, [r4, #20]
 800ab7a:	b2f6      	uxtb	r6, r6
 800ab7c:	4283      	cmp	r3, r0
 800ab7e:	4637      	mov	r7, r6
 800ab80:	dc05      	bgt.n	800ab8e <__swbuf_r+0x4e>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f7ff fe11 	bl	800a7ac <_fflush_r>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d1ed      	bne.n	800ab6a <__swbuf_r+0x2a>
 800ab8e:	68a3      	ldr	r3, [r4, #8]
 800ab90:	3b01      	subs	r3, #1
 800ab92:	60a3      	str	r3, [r4, #8]
 800ab94:	6823      	ldr	r3, [r4, #0]
 800ab96:	1c5a      	adds	r2, r3, #1
 800ab98:	6022      	str	r2, [r4, #0]
 800ab9a:	701e      	strb	r6, [r3, #0]
 800ab9c:	6962      	ldr	r2, [r4, #20]
 800ab9e:	1c43      	adds	r3, r0, #1
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d004      	beq.n	800abae <__swbuf_r+0x6e>
 800aba4:	89a3      	ldrh	r3, [r4, #12]
 800aba6:	07db      	lsls	r3, r3, #31
 800aba8:	d5e1      	bpl.n	800ab6e <__swbuf_r+0x2e>
 800abaa:	2e0a      	cmp	r6, #10
 800abac:	d1df      	bne.n	800ab6e <__swbuf_r+0x2e>
 800abae:	4621      	mov	r1, r4
 800abb0:	4628      	mov	r0, r5
 800abb2:	f7ff fdfb 	bl	800a7ac <_fflush_r>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d0d9      	beq.n	800ab6e <__swbuf_r+0x2e>
 800abba:	e7d6      	b.n	800ab6a <__swbuf_r+0x2a>

0800abbc <__swsetup_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4b29      	ldr	r3, [pc, #164]	@ (800ac64 <__swsetup_r+0xa8>)
 800abc0:	4605      	mov	r5, r0
 800abc2:	6818      	ldr	r0, [r3, #0]
 800abc4:	460c      	mov	r4, r1
 800abc6:	b118      	cbz	r0, 800abd0 <__swsetup_r+0x14>
 800abc8:	6a03      	ldr	r3, [r0, #32]
 800abca:	b90b      	cbnz	r3, 800abd0 <__swsetup_r+0x14>
 800abcc:	f7ff f878 	bl	8009cc0 <__sinit>
 800abd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abd4:	0719      	lsls	r1, r3, #28
 800abd6:	d422      	bmi.n	800ac1e <__swsetup_r+0x62>
 800abd8:	06da      	lsls	r2, r3, #27
 800abda:	d407      	bmi.n	800abec <__swsetup_r+0x30>
 800abdc:	2209      	movs	r2, #9
 800abde:	602a      	str	r2, [r5, #0]
 800abe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abe4:	81a3      	strh	r3, [r4, #12]
 800abe6:	f04f 30ff 	mov.w	r0, #4294967295
 800abea:	e033      	b.n	800ac54 <__swsetup_r+0x98>
 800abec:	0758      	lsls	r0, r3, #29
 800abee:	d512      	bpl.n	800ac16 <__swsetup_r+0x5a>
 800abf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abf2:	b141      	cbz	r1, 800ac06 <__swsetup_r+0x4a>
 800abf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abf8:	4299      	cmp	r1, r3
 800abfa:	d002      	beq.n	800ac02 <__swsetup_r+0x46>
 800abfc:	4628      	mov	r0, r5
 800abfe:	f7ff fa21 	bl	800a044 <_free_r>
 800ac02:	2300      	movs	r3, #0
 800ac04:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac06:	89a3      	ldrh	r3, [r4, #12]
 800ac08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac0c:	81a3      	strh	r3, [r4, #12]
 800ac0e:	2300      	movs	r3, #0
 800ac10:	6063      	str	r3, [r4, #4]
 800ac12:	6923      	ldr	r3, [r4, #16]
 800ac14:	6023      	str	r3, [r4, #0]
 800ac16:	89a3      	ldrh	r3, [r4, #12]
 800ac18:	f043 0308 	orr.w	r3, r3, #8
 800ac1c:	81a3      	strh	r3, [r4, #12]
 800ac1e:	6923      	ldr	r3, [r4, #16]
 800ac20:	b94b      	cbnz	r3, 800ac36 <__swsetup_r+0x7a>
 800ac22:	89a3      	ldrh	r3, [r4, #12]
 800ac24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac2c:	d003      	beq.n	800ac36 <__swsetup_r+0x7a>
 800ac2e:	4621      	mov	r1, r4
 800ac30:	4628      	mov	r0, r5
 800ac32:	f000 f88b 	bl	800ad4c <__smakebuf_r>
 800ac36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac3a:	f013 0201 	ands.w	r2, r3, #1
 800ac3e:	d00a      	beq.n	800ac56 <__swsetup_r+0x9a>
 800ac40:	2200      	movs	r2, #0
 800ac42:	60a2      	str	r2, [r4, #8]
 800ac44:	6962      	ldr	r2, [r4, #20]
 800ac46:	4252      	negs	r2, r2
 800ac48:	61a2      	str	r2, [r4, #24]
 800ac4a:	6922      	ldr	r2, [r4, #16]
 800ac4c:	b942      	cbnz	r2, 800ac60 <__swsetup_r+0xa4>
 800ac4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac52:	d1c5      	bne.n	800abe0 <__swsetup_r+0x24>
 800ac54:	bd38      	pop	{r3, r4, r5, pc}
 800ac56:	0799      	lsls	r1, r3, #30
 800ac58:	bf58      	it	pl
 800ac5a:	6962      	ldrpl	r2, [r4, #20]
 800ac5c:	60a2      	str	r2, [r4, #8]
 800ac5e:	e7f4      	b.n	800ac4a <__swsetup_r+0x8e>
 800ac60:	2000      	movs	r0, #0
 800ac62:	e7f7      	b.n	800ac54 <__swsetup_r+0x98>
 800ac64:	200000c0 	.word	0x200000c0

0800ac68 <_raise_r>:
 800ac68:	291f      	cmp	r1, #31
 800ac6a:	b538      	push	{r3, r4, r5, lr}
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	460c      	mov	r4, r1
 800ac70:	d904      	bls.n	800ac7c <_raise_r+0x14>
 800ac72:	2316      	movs	r3, #22
 800ac74:	6003      	str	r3, [r0, #0]
 800ac76:	f04f 30ff 	mov.w	r0, #4294967295
 800ac7a:	bd38      	pop	{r3, r4, r5, pc}
 800ac7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac7e:	b112      	cbz	r2, 800ac86 <_raise_r+0x1e>
 800ac80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac84:	b94b      	cbnz	r3, 800ac9a <_raise_r+0x32>
 800ac86:	4628      	mov	r0, r5
 800ac88:	f000 f830 	bl	800acec <_getpid_r>
 800ac8c:	4622      	mov	r2, r4
 800ac8e:	4601      	mov	r1, r0
 800ac90:	4628      	mov	r0, r5
 800ac92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac96:	f000 b817 	b.w	800acc8 <_kill_r>
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d00a      	beq.n	800acb4 <_raise_r+0x4c>
 800ac9e:	1c59      	adds	r1, r3, #1
 800aca0:	d103      	bne.n	800acaa <_raise_r+0x42>
 800aca2:	2316      	movs	r3, #22
 800aca4:	6003      	str	r3, [r0, #0]
 800aca6:	2001      	movs	r0, #1
 800aca8:	e7e7      	b.n	800ac7a <_raise_r+0x12>
 800acaa:	2100      	movs	r1, #0
 800acac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800acb0:	4620      	mov	r0, r4
 800acb2:	4798      	blx	r3
 800acb4:	2000      	movs	r0, #0
 800acb6:	e7e0      	b.n	800ac7a <_raise_r+0x12>

0800acb8 <raise>:
 800acb8:	4b02      	ldr	r3, [pc, #8]	@ (800acc4 <raise+0xc>)
 800acba:	4601      	mov	r1, r0
 800acbc:	6818      	ldr	r0, [r3, #0]
 800acbe:	f7ff bfd3 	b.w	800ac68 <_raise_r>
 800acc2:	bf00      	nop
 800acc4:	200000c0 	.word	0x200000c0

0800acc8 <_kill_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d07      	ldr	r5, [pc, #28]	@ (800ace8 <_kill_r+0x20>)
 800accc:	2300      	movs	r3, #0
 800acce:	4604      	mov	r4, r0
 800acd0:	4608      	mov	r0, r1
 800acd2:	4611      	mov	r1, r2
 800acd4:	602b      	str	r3, [r5, #0]
 800acd6:	f7f6 f959 	bl	8000f8c <_kill>
 800acda:	1c43      	adds	r3, r0, #1
 800acdc:	d102      	bne.n	800ace4 <_kill_r+0x1c>
 800acde:	682b      	ldr	r3, [r5, #0]
 800ace0:	b103      	cbz	r3, 800ace4 <_kill_r+0x1c>
 800ace2:	6023      	str	r3, [r4, #0]
 800ace4:	bd38      	pop	{r3, r4, r5, pc}
 800ace6:	bf00      	nop
 800ace8:	2000065c 	.word	0x2000065c

0800acec <_getpid_r>:
 800acec:	f7f6 b946 	b.w	8000f7c <_getpid>

0800acf0 <_malloc_usable_size_r>:
 800acf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acf4:	1f18      	subs	r0, r3, #4
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	bfbc      	itt	lt
 800acfa:	580b      	ldrlt	r3, [r1, r0]
 800acfc:	18c0      	addlt	r0, r0, r3
 800acfe:	4770      	bx	lr

0800ad00 <__swhatbuf_r>:
 800ad00:	b570      	push	{r4, r5, r6, lr}
 800ad02:	460c      	mov	r4, r1
 800ad04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	b096      	sub	sp, #88	@ 0x58
 800ad0c:	4615      	mov	r5, r2
 800ad0e:	461e      	mov	r6, r3
 800ad10:	da0d      	bge.n	800ad2e <__swhatbuf_r+0x2e>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ad18:	f04f 0100 	mov.w	r1, #0
 800ad1c:	bf14      	ite	ne
 800ad1e:	2340      	movne	r3, #64	@ 0x40
 800ad20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ad24:	2000      	movs	r0, #0
 800ad26:	6031      	str	r1, [r6, #0]
 800ad28:	602b      	str	r3, [r5, #0]
 800ad2a:	b016      	add	sp, #88	@ 0x58
 800ad2c:	bd70      	pop	{r4, r5, r6, pc}
 800ad2e:	466a      	mov	r2, sp
 800ad30:	f000 f848 	bl	800adc4 <_fstat_r>
 800ad34:	2800      	cmp	r0, #0
 800ad36:	dbec      	blt.n	800ad12 <__swhatbuf_r+0x12>
 800ad38:	9901      	ldr	r1, [sp, #4]
 800ad3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad42:	4259      	negs	r1, r3
 800ad44:	4159      	adcs	r1, r3
 800ad46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad4a:	e7eb      	b.n	800ad24 <__swhatbuf_r+0x24>

0800ad4c <__smakebuf_r>:
 800ad4c:	898b      	ldrh	r3, [r1, #12]
 800ad4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad50:	079d      	lsls	r5, r3, #30
 800ad52:	4606      	mov	r6, r0
 800ad54:	460c      	mov	r4, r1
 800ad56:	d507      	bpl.n	800ad68 <__smakebuf_r+0x1c>
 800ad58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad5c:	6023      	str	r3, [r4, #0]
 800ad5e:	6123      	str	r3, [r4, #16]
 800ad60:	2301      	movs	r3, #1
 800ad62:	6163      	str	r3, [r4, #20]
 800ad64:	b003      	add	sp, #12
 800ad66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad68:	ab01      	add	r3, sp, #4
 800ad6a:	466a      	mov	r2, sp
 800ad6c:	f7ff ffc8 	bl	800ad00 <__swhatbuf_r>
 800ad70:	9f00      	ldr	r7, [sp, #0]
 800ad72:	4605      	mov	r5, r0
 800ad74:	4639      	mov	r1, r7
 800ad76:	4630      	mov	r0, r6
 800ad78:	f7fe fe06 	bl	8009988 <_malloc_r>
 800ad7c:	b948      	cbnz	r0, 800ad92 <__smakebuf_r+0x46>
 800ad7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad82:	059a      	lsls	r2, r3, #22
 800ad84:	d4ee      	bmi.n	800ad64 <__smakebuf_r+0x18>
 800ad86:	f023 0303 	bic.w	r3, r3, #3
 800ad8a:	f043 0302 	orr.w	r3, r3, #2
 800ad8e:	81a3      	strh	r3, [r4, #12]
 800ad90:	e7e2      	b.n	800ad58 <__smakebuf_r+0xc>
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	6020      	str	r0, [r4, #0]
 800ad96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad9a:	81a3      	strh	r3, [r4, #12]
 800ad9c:	9b01      	ldr	r3, [sp, #4]
 800ad9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ada2:	b15b      	cbz	r3, 800adbc <__smakebuf_r+0x70>
 800ada4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ada8:	4630      	mov	r0, r6
 800adaa:	f000 f81d 	bl	800ade8 <_isatty_r>
 800adae:	b128      	cbz	r0, 800adbc <__smakebuf_r+0x70>
 800adb0:	89a3      	ldrh	r3, [r4, #12]
 800adb2:	f023 0303 	bic.w	r3, r3, #3
 800adb6:	f043 0301 	orr.w	r3, r3, #1
 800adba:	81a3      	strh	r3, [r4, #12]
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	431d      	orrs	r5, r3
 800adc0:	81a5      	strh	r5, [r4, #12]
 800adc2:	e7cf      	b.n	800ad64 <__smakebuf_r+0x18>

0800adc4 <_fstat_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4d07      	ldr	r5, [pc, #28]	@ (800ade4 <_fstat_r+0x20>)
 800adc8:	2300      	movs	r3, #0
 800adca:	4604      	mov	r4, r0
 800adcc:	4608      	mov	r0, r1
 800adce:	4611      	mov	r1, r2
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	f7f6 f93b 	bl	800104c <_fstat>
 800add6:	1c43      	adds	r3, r0, #1
 800add8:	d102      	bne.n	800ade0 <_fstat_r+0x1c>
 800adda:	682b      	ldr	r3, [r5, #0]
 800addc:	b103      	cbz	r3, 800ade0 <_fstat_r+0x1c>
 800adde:	6023      	str	r3, [r4, #0]
 800ade0:	bd38      	pop	{r3, r4, r5, pc}
 800ade2:	bf00      	nop
 800ade4:	2000065c 	.word	0x2000065c

0800ade8 <_isatty_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4d06      	ldr	r5, [pc, #24]	@ (800ae04 <_isatty_r+0x1c>)
 800adec:	2300      	movs	r3, #0
 800adee:	4604      	mov	r4, r0
 800adf0:	4608      	mov	r0, r1
 800adf2:	602b      	str	r3, [r5, #0]
 800adf4:	f7f6 f93a 	bl	800106c <_isatty>
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d102      	bne.n	800ae02 <_isatty_r+0x1a>
 800adfc:	682b      	ldr	r3, [r5, #0]
 800adfe:	b103      	cbz	r3, 800ae02 <_isatty_r+0x1a>
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	bd38      	pop	{r3, r4, r5, pc}
 800ae04:	2000065c 	.word	0x2000065c

0800ae08 <_init>:
 800ae08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0a:	bf00      	nop
 800ae0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae0e:	bc08      	pop	{r3}
 800ae10:	469e      	mov	lr, r3
 800ae12:	4770      	bx	lr

0800ae14 <_fini>:
 800ae14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae16:	bf00      	nop
 800ae18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae1a:	bc08      	pop	{r3}
 800ae1c:	469e      	mov	lr, r3
 800ae1e:	4770      	bx	lr
