{
  "Top": "ApplyGain",
  "RtlTop": "ApplyGain",
  "RtlPrefix": "",
  "RtlSubPrefix": "ApplyGain_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "gain_step": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<6>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "gain_step",
          "name": "gain_step",
          "usage": "data",
          "direction": "in"
        }]
    },
    "signal_in": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "signal_in",
          "name": "signal_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "signal_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<12>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "signal_out",
          "name": "signal_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "signal_out_ap_vld",
          "name": "signal_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=GainApplier",
      "config_export -format=ip_catalog",
      "config_export -library=PL-Mag-Sensor",
      "config_export -output=\/home\/ffn\/Nextcloud\/Workspace\/Projects\/PL-Mag-Sensor\/ip\/ApplyGain.zip",
      "config_export -rtl=vhdl",
      "config_export -vendor=DIII"
    ],
    "DirectiveTcl": ["set_directive_top ApplyGain -name ApplyGain"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ApplyGain"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "30"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "DIII",
    "Library": "PL-Mag-Sensor",
    "Name": "ApplyGain",
    "Version": "1.0",
    "DisplayName": "GainApplier",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "DIII_PL-Mag-Sensor_ApplyGain_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gainer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ApplyGain_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/ApplyGain_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/ApplyGain_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/ApplyGain_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/ApplyGain_sitofp_32s_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/ApplyGain.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ApplyGain_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/ApplyGain_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/ApplyGain_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/ApplyGain_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/ApplyGain_sitofp_32s_32_4_no_dsp_1.v",
      "impl\/verilog\/ApplyGain.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/ApplyGain_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/ApplyGain_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/ApplyGain_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/ApplyGain_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/ApplyGain_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/ApplyGain.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/ffn\/Nextcloud\/Workspace\/Projects\/PL-Mag-Sensor\/hls\/Gainer\/Gainer\/solution1\/.debug\/ApplyGain.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "ApplyGain_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ApplyGain_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ApplyGain_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ApplyGain_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ApplyGain_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ApplyGain_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ApplyGain_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ApplyGain_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ApplyGain_ap_sitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ApplyGain_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "gain_step": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"gain_step": "DATA"},
      "ports": ["gain_step"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "gain_step"
        }]
    },
    "signal_in": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"signal_in": "DATA"},
      "ports": ["signal_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "signal_in"
        }]
    },
    "signal_out": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"signal_out": "DATA"},
      "ports": ["signal_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "signal_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "gain_step": {
      "dir": "in",
      "width": "6"
    },
    "signal_in": {
      "dir": "in",
      "width": "32"
    },
    "signal_out": {
      "dir": "out",
      "width": "12"
    },
    "signal_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ApplyGain"},
    "Info": {"ApplyGain": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ApplyGain": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.822"
        },
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "1157",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1364",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-18 09:00:09 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
