Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 17 18:23:44 2023
| Host         : PTO1001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: divball/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.346        0.000                      0                   89        0.198        0.000                      0                   89        3.750        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.346        0.000                      0                   89        0.198        0.000                      0                   89        3.750        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.794ns (49.396%)  route 2.862ns (50.604%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    hcnt_reg[4]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.816 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.816    hcnt_reg[8]_i_1_n_6
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 2.773ns (49.207%)  route 2.862ns (50.793%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    hcnt_reg[4]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.795 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.795    hcnt_reg[8]_i_1_n_4
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.699ns (48.531%)  route 2.862ns (51.469%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    hcnt_reg[4]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.721 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.721    hcnt_reg[8]_i_1_n_5
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.683ns (48.383%)  route 2.862ns (51.617%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    hcnt_reg[4]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.705 r  hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.705    hcnt_reg[8]_i_1_n_7
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 2.680ns (48.355%)  route 2.862ns (51.645%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.702    hcnt_reg[4]_i_1_n_6
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 2.659ns (48.159%)  route 2.862ns (51.841%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.681 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.681    hcnt_reg[4]_i_1_n_4
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 2.585ns (47.454%)  route 2.862ns (52.546%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.607 r  hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.607    hcnt_reg[4]_i_1_n_5
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.569ns (47.300%)  route 2.862ns (52.700%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    hcnt_reg[0]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.591 r  hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.591    hcnt_reg[4]_i_1_n_7
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.520    14.861    clkFPGA_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  hcnt_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.062    15.162    hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.436ns (45.977%)  route 2.862ns (54.023%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.458 r  hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.458    hcnt_reg[0]_i_1_n_4
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[3]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.062    15.186    hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.376ns (45.358%)  route 2.862ns (54.642%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  hcnt_reg[1]/Q
                         net (fo=14, routed)          1.320     6.936    hcnt_reg[1]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  hsyncb_i_16/O
                         net (fo=2, routed)           0.717     7.776    hsyncb_i_16_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.371 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.371    hcnt_reg[0]_i_7_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.625 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.825     9.451    ltOp
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.818 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.818    hcnt[0]_i_5_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.398 r  hcnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.398    hcnt_reg[0]_i_1_n_5
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  hcnt_reg[2]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.062    15.186    hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=25, routed)          0.145     1.728    estado_bar[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  bar_v_fin[11]_i_1/O
                         net (fo=1, routed)           0.000     1.773    bar_v_fin[11]
    SLICE_X10Y31         FDCE                                         r  bar_v_fin_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.954    clkFPGA_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  bar_v_fin_reg[11]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.120     1.575    bar_v_fin_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=25, routed)          0.149     1.732    estado_bar[0]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  bar_v_fin[9]_i_1/O
                         net (fo=1, routed)           0.000     1.777    bar_v_fin[9]
    SLICE_X10Y31         FDPE                                         r  bar_v_fin_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.954    clkFPGA_IBUF_BUFG
    SLICE_X10Y31         FDPE                                         r  bar_v_fin_reg[9]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDPE (Hold_fdpe_C_D)         0.121     1.576    bar_v_fin_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/enciende_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/enciende_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.445    divball/clkFPGA_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divball/enciende_reg/Q
                         net (fo=2, routed)           0.175     1.784    divball/ballclk
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  divball/enciende_i_1/O
                         net (fo=1, routed)           0.000     1.829    divball/enciende_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.831     1.958    divball/clkFPGA_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.565    divball/enciende_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bar_v_fin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.557     1.440    clkFPGA_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  bar_v_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  bar_v_fin_reg[1]/Q
                         net (fo=8, routed)           0.187     1.792    in7[1]
    SLICE_X10Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  bar_v_fin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    bar_v_fin[1]
    SLICE_X10Y29         FDCE                                         r  bar_v_fin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     1.952    clkFPGA_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  bar_v_fin_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.120     1.560    bar_v_fin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.227ns (54.028%)  route 0.193ns (45.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     1.570 f  FSM_sequential_estado_bar_reg[1]/Q
                         net (fo=25, routed)          0.193     1.763    estado_bar[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.099     1.862 r  bar_v_fin[6]_i_1/O
                         net (fo=1, routed)           0.000     1.862    bar_v_fin[6]
    SLICE_X10Y30         FDPE                                         r  bar_v_fin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.826     1.953    clkFPGA_IBUF_BUFG
    SLICE_X10Y30         FDPE                                         r  bar_v_fin_reg[6]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y30         FDPE (Hold_fdpe_C_D)         0.121     1.576    bar_v_fin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.772%)  route 0.195ns (46.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     1.570 f  FSM_sequential_estado_bar_reg[1]/Q
                         net (fo=25, routed)          0.195     1.765    estado_bar[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.099     1.864 r  bar_v_fin[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    bar_v_fin[5]
    SLICE_X10Y30         FDCE                                         r  bar_v_fin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.826     1.953    clkFPGA_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  bar_v_fin_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.120     1.575    bar_v_fin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.125%)  route 0.214ns (53.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=25, routed)          0.214     1.797    tec/estado_bar[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.042     1.839 r  tec/FSM_sequential_estado_bar[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tec_n_1
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.954    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.107     1.549    FSM_sequential_estado_bar_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 bar_v_ini_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_ini_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.469    clkFPGA_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  bar_v_ini_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  bar_v_ini_reg[1]/Q
                         net (fo=7, routed)           0.197     1.807    bar_v_ini_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.852 r  bar_v_ini[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    bar_v_ini[1]
    SLICE_X4Y31          FDCE                                         r  bar_v_ini_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     1.982    clkFPGA_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  bar_v_ini_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.091     1.560    bar_v_ini_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=25, routed)          0.214     1.797    tec/estado_bar[0]
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  tec/FSM_sequential_estado_bar[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    tec_n_0
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     1.954    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.091     1.533    FSM_sequential_estado_bar_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar_v_fin_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.925%)  route 0.258ns (58.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.442    clkFPGA_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=25, routed)          0.258     1.841    estado_bar[0]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.886 r  bar_v_fin[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    bar_v_fin[4]
    SLICE_X10Y29         FDPE                                         r  bar_v_fin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     1.952    clkFPGA_IBUF_BUFG
    SLICE_X10Y29         FDPE                                         r  bar_v_fin_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X10Y29         FDPE (Hold_fdpe_C_D)         0.121     1.575    bar_v_fin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y31   FSM_sequential_estado_bar_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y31   FSM_sequential_estado_bar_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   bar_v_fin_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   bar_v_fin_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   bar_v_fin_reg[3]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   bar_v_fin_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y30   bar_v_fin_reg[5]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X10Y30   bar_v_fin_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y30   bar_v_fin_reg[7]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    m_ram/RAM_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    m_ram/RAM_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    m_ram/RAM_reg_0_7_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    m_ram/RAM_reg_0_7_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    m_ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y38    m_ram/RAM_reg_0_7_4_4/SP/CLK



