INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Third_Experiment/Third_Experiment.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/decoder_5_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/decoder_6_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/encoder_16_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/id.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Third_Experiment/Third_Experiment.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/singleCycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleCycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sources_1/new/sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/CPU/CPU.srcs/sim_1/new/sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc_tb
