INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PilelinedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipsPilelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg_withStall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_F
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
