--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml proj5.twx proj5.ncd -o proj5.twr proj5.pcf -ucf proj5.ucf

Design file:              proj5.ncd
Physical constraint file: proj5.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
aaa         |    1.716(R)|    0.733(R)|clk_BUFGP         |   0.000|
bbb         |    2.821(R)|    0.079(R)|clk_BUFGP         |   0.000|
ccc         |    2.302(R)|    0.274(R)|clk_BUFGP         |   0.000|
ddd         |    2.041(R)|    0.516(R)|clk_BUFGP         |   0.000|
x<0>        |    3.392(R)|    0.735(R)|clk_BUFGP         |   0.000|
x<1>        |    3.770(R)|    0.150(R)|clk_BUFGP         |   0.000|
x<2>        |  167.903(R)|   -5.906(R)|clk_BUFGP         |   0.000|
x<3>        |  167.054(R)|   -6.188(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
din         |   14.110(R)|clk_BUFGP         |   0.000|
sclk        |    7.773(R)|clk_BUFGP         |   0.000|
y<0>        |    6.053(R)|clk_BUFGP         |   0.000|
y<1>        |    6.034(R)|clk_BUFGP         |   0.000|
y<2>        |    6.051(R)|clk_BUFGP         |   0.000|
y<3>        |    6.051(R)|clk_BUFGP         |   0.000|
y<4>        |    6.053(R)|clk_BUFGP         |   0.000|
y<5>        |    6.038(R)|clk_BUFGP         |   0.000|
y<6>        |    6.051(R)|clk_BUFGP         |   0.000|
y<7>        |    6.023(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  165.744|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 09 13:42:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4537 MB



