{
  "module_name": "alphascale,asm9260.h",
  "hash_id": "610370c31946f47171cb54fd854a2ef6cc28ae587f23ae3f21845d898a4c3d19",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/alphascale,asm9260.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ASM9260_H\n#define _DT_BINDINGS_CLK_ASM9260_H\n\n \n#define CLKID_AHB_ROM\t\t0\n#define CLKID_AHB_RAM\t\t1\n#define CLKID_AHB_GPIO\t\t2\n#define CLKID_AHB_MAC\t\t3\n#define CLKID_AHB_EMI\t\t4\n#define CLKID_AHB_USB0\t\t5\n#define CLKID_AHB_USB1\t\t6\n#define CLKID_AHB_DMA0\t\t7\n#define CLKID_AHB_DMA1\t\t8\n#define CLKID_AHB_UART0\t\t9\n#define CLKID_AHB_UART1\t\t10\n#define CLKID_AHB_UART2\t\t11\n#define CLKID_AHB_UART3\t\t12\n#define CLKID_AHB_UART4\t\t13\n#define CLKID_AHB_UART5\t\t14\n#define CLKID_AHB_UART6\t\t15\n#define CLKID_AHB_UART7\t\t16\n#define CLKID_AHB_UART8\t\t17\n#define CLKID_AHB_UART9\t\t18\n#define CLKID_AHB_I2S0\t\t19\n#define CLKID_AHB_I2C0\t\t20\n#define CLKID_AHB_I2C1\t\t21\n#define CLKID_AHB_SSP0\t\t22\n#define CLKID_AHB_IOCONFIG\t23\n#define CLKID_AHB_WDT\t\t24\n#define CLKID_AHB_CAN0\t\t25\n#define CLKID_AHB_CAN1\t\t26\n#define CLKID_AHB_MPWM\t\t27\n#define CLKID_AHB_SPI0\t\t28\n#define CLKID_AHB_SPI1\t\t29\n#define CLKID_AHB_QEI\t\t30\n#define CLKID_AHB_QUADSPI0\t31\n#define CLKID_AHB_CAMIF\t\t32\n#define CLKID_AHB_LCDIF\t\t33\n#define CLKID_AHB_TIMER0\t34\n#define CLKID_AHB_TIMER1\t35\n#define CLKID_AHB_TIMER2\t36\n#define CLKID_AHB_TIMER3\t37\n#define CLKID_AHB_IRQ\t\t38\n#define CLKID_AHB_RTC\t\t39\n#define CLKID_AHB_NAND\t\t40\n#define CLKID_AHB_ADC0\t\t41\n#define CLKID_AHB_LED\t\t42\n#define CLKID_AHB_DAC0\t\t43\n#define CLKID_AHB_LCD\t\t44\n#define CLKID_AHB_I2S1\t\t45\n#define CLKID_AHB_MAC1\t\t46\n\n \n#define CLKID_SYS_CPU\t\t47\n#define CLKID_SYS_AHB\t\t48\n#define CLKID_SYS_I2S0M\t\t49\n#define CLKID_SYS_I2S0S\t\t50\n#define CLKID_SYS_I2S1M\t\t51\n#define CLKID_SYS_I2S1S\t\t52\n#define CLKID_SYS_UART0\t\t53\n#define CLKID_SYS_UART1\t\t54\n#define CLKID_SYS_UART2\t\t55\n#define CLKID_SYS_UART3\t\t56\n#define CLKID_SYS_UART4\t\t56\n#define CLKID_SYS_UART5\t\t57\n#define CLKID_SYS_UART6\t\t58\n#define CLKID_SYS_UART7\t\t59\n#define CLKID_SYS_UART8\t\t60\n#define CLKID_SYS_UART9\t\t61\n#define CLKID_SYS_SPI0\t\t62\n#define CLKID_SYS_SPI1\t\t63\n#define CLKID_SYS_QUADSPI\t64\n#define CLKID_SYS_SSP0\t\t65\n#define CLKID_SYS_NAND\t\t66\n#define CLKID_SYS_TRACE\t\t67\n#define CLKID_SYS_CAMM\t\t68\n#define CLKID_SYS_WDT\t\t69\n#define CLKID_SYS_CLKOUT\t70\n#define CLKID_SYS_MAC\t\t71\n#define CLKID_SYS_LCD\t\t72\n#define CLKID_SYS_ADCANA\t73\n\n#define MAX_CLKS\t\t74\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}