// Seed: 1339865658
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`default_nettype id_7 `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  type_10(
      id_4, id_3[1 : 1], id_6
  );
  reg id_7 = id_5 ? id_6 : 1'b0 == id_5;
  always @(posedge id_5 & 1'd0 & 1'b0 & id_7) begin
    id_4 <= 1;
  end
  logic id_8;
  logic id_9;
endmodule
