  Setting attribute of root '/': 'stdout_log' = genus.log.20-04-04_22-04
  Setting attribute of root '/': 'command_log' = genus.cmd.20-04-04_22-04
WARNING: This version of the tool is 717 days old.
@genus:root: 1> source ../scripts/genus-phys.tcl
Sourcing '../scripts/genus-phys.tcl' (Sat Apr 04 22:14:31 PDT 2020)...
#@ Begin verbose source scripts/genus-phys.tcl
@file(genus-phys.tcl) 1: history keep 100
@file(genus-phys.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus-phys.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
#@ End verbose source scripts/genus-phys.tcl
can't read "top_design": no such variable
@genus:root: 2> fs
fifo1_sram
@genus:root: 3> source ../scripts/genus-phys.tcl
Sourcing '../scripts/genus-phys.tcl' (Sat Apr 04 22:14:38 PDT 2020)...
#@ Begin verbose source scripts/genus-phys.tcl
@file(genus-phys.tcl) 1: history keep 100
@file(genus-phys.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus-phys.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sram.design_config.tcl' (Sat Apr 04 22:14:38 PDT 2020)...
#@ Begin verbose source fifo1_sram.design_config.tcl
@file(fifo1_sram.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(fifo1_sram.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sram.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sram.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sram.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sram.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sram.design_config.tcl) 29: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sram.design_config.tcl) 30: set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
@file(fifo1_sram.design_config.tcl) 31: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sram.design_config.tcl) 32: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sram.design_config.tcl) 33: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sram.design_config.tcl) 34: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sram.design_config.tcl) 35: set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
@file(fifo1_sram.design_config.tcl) 37: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
@file(fifo1_sram.design_config.tcl) 40: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
#@ End verbose source fifo1_sram.design_config.tcl
@file(genus-phys.tcl) 6: set designs [get_db designs * ]
@file(genus-phys.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus-phys.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Sat Apr 04 22:14:38 PDT 2020)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: set lef_path ""
@file(genus-get-timlibslefs.tcl) 33: foreach i $lib_types { 
   foreach m $sub_lib_type {
      # Trim the "_" that is needed for synopsys timing library searching.  We don't want it for lefs.
      set n [ string trimright $m "_" ] 
      # Change a ? to a * since there are some extra characters in the lef path in the same spot.
      set n [ regsub {\?} $n {*} ]
      # further munging the sub_lib_type so that it matches the lef file name.  Synopsys was not fully consistent in their naming.
      set n [ regsub {_} $n {*} ]
      set n [ regsub {saed32} $n {saed32*} ]
      foreach j [ glob -nocomplain $lib_dir/lib/$i/lef/${n}*.lef ] {
         lappend lef_path $j
      }
   }
}
@file(genus-get-timlibslefs.tcl) 50: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-phys.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
@file(genus-phys.tcl) 15: set_db library $link_library
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 75712)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 76053)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226455 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226456 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226457 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)

  Message Summary for Library saed32hvt_ss0p75v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 75616)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 75953)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)

  Message Summary for Library saed32hvt_ss0p95v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32hvt_ss0p95v125c'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)

  Message Summary for Library saed32rvt_ss0p75v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library saed32rvt_ss0p95v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32rvt_ss0p95v125c'.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)

  Message Summary for Library saed32lvt_ss0p75v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)

  Message Summary for Library saed32lvt_ss0p95v125c.lib:
  ******************************************************
  Could not find an attribute in the library. [LBR-436]: 430
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 11
  ******************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32lvt_ss0p95v125c'.
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)

  Message Summary for Library saed32io_wb_ss0p95v125c_2p25v.lib:
  **************************************************************
  Could not find an attribute in the library. [LBR-436]: 62
  Missing a function attribute in the output pin definition. [LBR-518]: 9
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 37
  **************************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32io_wb_ss0p95v125c_2p25v'.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1441)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1881)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2321)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2761)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3201)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4081)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4521)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4961)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5401)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5841)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6281)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6721)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7161)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7601)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8041)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8481)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8921)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 9781)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 10641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)

  Message Summary for Library saed32sram_ss0p95v125c.lib:
  *******************************************************
  Could not find an attribute in the library. [LBR-436]: 1394
  Missing sequential block in the sequential cell. [LBR-526]: 35
  Missing clock pin in the sequential cell. [LBR-525]: 35
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 3
  *******************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32sram_ss0p95v125c'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32hvt_ss0p75v125c.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32hvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32rvt_ss0p75v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32lvt_ss0p75v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32lvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32sram_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X1_HVT and saed32hvt_ss0p95v125c/AND2X1_HVT).  Deleting the latter.
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X2_HVT and saed32hvt_ss0p95v125c/AND2X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X4_HVT and saed32hvt_ss0p95v125c/AND2X4_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X1_HVT and saed32hvt_ss0p95v125c/AND3X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X2_HVT and saed32hvt_ss0p95v125c/AND3X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X4_HVT and saed32hvt_ss0p95v125c/AND3X4_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X1_HVT and saed32hvt_ss0p95v125c/AND4X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X2_HVT and saed32hvt_ss0p95v125c/AND4X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X4_HVT and saed32hvt_ss0p95v125c/AND4X4_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/ANTENNA_HVT and saed32hvt_ss0p95v125c/ANTENNA_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO21X1_HVT and saed32hvt_ss0p95v125c/AO21X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO21X2_HVT and saed32hvt_ss0p95v125c/AO21X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO221X1_HVT and saed32hvt_ss0p95v125c/AO221X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO221X2_HVT and saed32hvt_ss0p95v125c/AO221X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO222X1_HVT and saed32hvt_ss0p95v125c/AO222X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO222X2_HVT and saed32hvt_ss0p95v125c/AO222X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO22X1_HVT and saed32hvt_ss0p95v125c/AO22X1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO22X2_HVT and saed32hvt_ss0p95v125c/AO22X2_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AOBUFX1_HVT and saed32hvt_ss0p95v125c/AOBUFX1_HVT).  Deleting the latter.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AOBUFX2_HVT and saed32hvt_ss0p95v125c/AOBUFX2_HVT).  Deleting the latter.
  Setting attribute of root '/': 'library' = saed32hvt_ss0p75v125c.lib saed32hvt_ss0p95v125c.lib saed32rvt_ss0p75v125c.lib saed32rvt_ss0p95v125c.lib saed32lvt_ss0p75v125c.lib saed32lvt_ss0p95v125c.lib saed32io_wb_ss0p95v125c_2p25v.lib saed32sram_ss0p95v125c.lib
@file(genus-phys.tcl) 18: foreach i [glob -nocomplain saed*.lef ] { file delete $i }
@file(genus-phys.tcl) 19: foreach i $lef_path {
   exec grep -v BUSBITCHARS $i > [file tail $i ]
}
@file(genus-phys.tcl) 27: set_db lef_library "../../cadence_cap_tech/tech.lef [glob saed*.lef]"
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR3X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFX1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFARX1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFARX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA221X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA222X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA222X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA22X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA22X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI221X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA21X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA21X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA221X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX16_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX32_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX8_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX21X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX21X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX41X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX41X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX32_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX8_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX16_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX32_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX8_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX0_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX16_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'HADDX1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'HADDX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FADDX1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FADDX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CGLPPRX2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CGLPPRX8_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI221X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO221X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO222X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO222X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO22X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO22X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X4_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO21X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO21X2_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO221X1_LVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW64x4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW64x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW64x16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW64x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW128x4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW128x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW128x16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW128x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x22' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW32x50' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW64x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW64x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW64x34' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW64x128' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW128x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW128x46' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW128x48' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW256x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW256x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW256x46' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW256x48' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW256x128' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW512x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW512x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW512x128' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM1RW1024x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW16x4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW16x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW16x16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW16x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SRAM2RW32x39' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR3X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFARX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFARX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA221X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA222X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA222X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA22X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA22X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI221X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA21X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA21X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OA221X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX16_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX32_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NBUFFX8_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX21X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX21X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX41X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3X0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX32_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX8_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX16_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX32_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'IBUFFX8_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX0_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX16_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INVX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'HADDX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'HADDX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FADDX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FADDX2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFARX1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI221X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO221X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO222X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO222X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO22X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO22X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4X4_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO21X1_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO21X2_RVT' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AO221X1_RVT' defined before, the previous macro will be overridden.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 253 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 289 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 325 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 361 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 397 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 433 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 469 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 505 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 535 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MRDL' [line 553 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 253 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 289 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 325 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 361 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 397 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 433 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 469 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 505 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 535 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MRDL' [line 553 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 253 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 289 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 325 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 361 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M5' [line 397 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M6' [line 433 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M7' [line 469 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M8' [line 505 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M9' [line 535 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MRDL' [line 553 in file /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.05, 2) of 'WIDTH' for layers 'M1' and 'MRDL' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'WIDTH: 2' of layer 'MRDL' is much bigger than others.
        : Check the consistency of this wire parameter.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.152, 4.864) of 'PITCH' for layers 'M2' and 'MRDL' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.076, 2.432) of 'OFFSET' for layers 'M1' and 'MRDL' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.05, 2) of 'MINSPACING' for layers 'M1' and 'MRDL' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'MINSPACING: 2' of layer 'MRDL' is much bigger than others.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 390 usable logic and 324 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/../../cadence_cap_tech/tech.lef /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/saed32nm_lvt_1p9m.lef /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/saed32sram.lef /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/saed32nm_rvt_1p9m.lef /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/saed32nm_hvt_1p9m.lef /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla/syn/work/saed32_io_wb_all.lef
@file(genus-phys.tcl) 34: set_db cap_table_file $topdir/cadence_cap_tech/saed32nm_1p9m_Cmax.cap

  According to cap_table_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.05, 2) of 'WIDTH' for layers 'M1' and 'M10' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'WIDTH: 2' of layer 'M10' is much bigger than others.
  Setting attribute of root '/': 'cap_table_file' = /u/divyaj2/ECE510-2020-SPRING/lab1-divyarolla//cadence_cap_tech/saed32nm_1p9m_Cmax.cap
@file(genus-phys.tcl) 38: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-phys.tcl) 52: elaborate $top_design
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sram' from file '../rtl/fifo1_sram.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sram' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sram.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sram.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sram.sv' on line 56, column 30.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sram'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            24             82                                      elaborate
@file(genus-phys.tcl) 55: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Sat Apr 04 22:14:50 PDT 2020)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sram.add_ios.tcl' (Sat Apr 04 22:14:50 PDT 2020)...
#@ Begin verbose source fifo1_sram.add_ios.tcl
@file(fifo1_sram.add_ios.tcl) 2: proc get_port_names { port_collection } {
global synopsys_program_name
    if [ info exists synopsys_program_name ] {
       return [join [ get_attribute $port_collection full_name ] ]
    } else {
        return [ get_db $port_collection .name ]
    }
}
@file(fifo1_sram.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sram.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sram.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sram.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sram.add_ios.tcl
@file(genus-phys.tcl) 62: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 63: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 64: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 65: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 66: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 67: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-phys.tcl) 70: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sram.sdc' (Sat Apr 04 22:14:50 PDT 2020)...
#@ Begin verbose source constraints/fifo1_sram.sdc
@file(fifo1_sram.sdc) 2: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sram.sdc) 21: create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
@file(fifo1_sram.sdc) 23: create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
@file(fifo1_sram.sdc) 27: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sram.sdc) 28: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sram.sdc) 31: set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
#@ End verbose source constraints/fifo1_sram.sdc
@file(genus-phys.tcl) 72: read_def ../../apr/outputs/${top_design}.floorplan.def

Reading and processing DEF file '../../apr/outputs/fifo1_sram.floorplan.def'...
Parsing DEF file...

Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'VDD' specified in Pin 'VDD' is undefined in netlist.
Info    : Creating physical pin. [PHYS-154]
        : Creating physical pin 'VDD'.
Warning : Net specified in pin is undefined in the netlist. [PHYS-2257]
        : Net 'VSS' specified in Pin 'VSS' is undefined in netlist.
Info    : Creating physical pin. [PHYS-154]
        : Creating physical pin 'VSS'.
  'read_def' read 10000 lines...
  'read_def' read 20000 lines...

Done parsing DEF file (time: 1s).
Processing DEF file...

Warning : No GCELLGRID statements defined. [PHYS-217]
        : No GCELLGRID statements were found.
        : Automatically creating default gcells.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'A1825' has site 'ioSiteEW'.
        : Libcells with no defined row site cannot be placed.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'AR1825' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B12I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B12I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B12ISH1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B12ISH1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B16I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B16I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B16ISH1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B16ISH1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B4I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B4I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B4ISH1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B4ISH1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B8I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B8I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B8ISH1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'B8ISH1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D12I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D12I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D16I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D16I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D4I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D4I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D8I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'D8I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'I1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'I1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'ISH1025_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'ISH1025_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER01' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER10' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER15' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER1' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER20' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER35' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER40' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER50' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER5' has site 'fillSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'FILLER' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'BONDPAD' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'BREAKCORE' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'BREAKIO' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CAPCORNER' has site 'cornerSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CIOVDDIOVSS_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CORNER' has site 'cornerSite'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CVDDVSS_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CVDDVSS_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'DIOVSSVSS' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'VDD_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'VSS_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'VDD_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'VSS_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'AVDD_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'AVDD_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'AVSS_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'AVSS_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'CIOVDDIOVSS_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'IOVDD_NS' has site 'ioSiteNS'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'IOVSS_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'IOVDD_EW' has site 'ioSiteEW'.
Warning : Unplaceable libcell found. [PHYS-232]
        : Libcell 'IOVSS_NS' has site 'ioSiteNS'.
  Summary report for DEF file '../../apr/outputs/fifo1_sram.floorplan.def'

    Components
    ----------
        Cover:  0
        Fixed: 33
     Physical:  0
         Bump:  0
       Placed:  0
     Unplaced:  0
        TOTAL: 33 (8 are class macro)
   
          Pins
          ----
        Cover:  0
        Fixed:  0
     Physical:  2
       Placed:  0
     Unplaced: 25
        TOTAL: 27
   
          Nets
          ----
         Read:   0
      Skipped: 463
        TOTAL: 463
   
   SpecialNets
   -----------
         Read: 2 (connections: 632)
      Skipped: 0
        TOTAL: 2
   
       Fences: 0
       Guides: 0
      Regions: 0

Done processing DEF file (time: 0s).
   
  ========================
  Physical Message Summary
  ========================
   
   2 /  2  I   PHYS-154  Creating physical pin.
  33 /  0  I   PHYS-181  Full preserve set on instance.
   1 /  1  W   PHYS-217  No GCELLGRID statements defined.
  62 / 62  W   PHYS-232  Unplaceable libcell found.
   2 /  2  W  PHYS-2257  Net specified in pin is undefined in the netlist.
   
Installing 2-D Early Global router.

Done reading and processing DEF file '../../apr/outputs/fifo1_sram.floorplan.def' (time: 2s).

@file(genus-phys.tcl) 74: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus-phys.tcl) 76: syn_generic -physical

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on: Apr  4 2020 22:14:52
  Module:       fifo1_sram
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        346  |           |                                                             
Primary Port Placement    |   PASS   |          0  |         25  |           |                                                             
Pad Placement             |   PASS   |          0  |         25  |           |                                                             
Hard Macro Placement      |   PASS   |          0  |         33  |           |                                                             
--------------------------------------------------------------------------------------------------------------

There is no error or warning detected for the floorplan.

Done checking floorplan - Elapsed time 0s, CPU time: 0.00s
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000264  
M2              V         1.00        0.000240  
M3              H         1.00        0.000240  
M4              V         1.00        0.000240  
M5              H         1.00        0.000240  
M6              V         1.00        0.000240  
M7              H         1.00        0.000240  
M8              V         1.00        0.000240  
M9              H         1.00        0.000194  
M10             V         1.00        0.000105  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         2.000000  
M2              V         1.00         1.785714  
M3              H         1.00         1.785714  
M4              V         1.00         1.785714  
M5              H         1.00         1.785714  
M6              V         1.00         1.785714  
M7              H         1.00         1.785714  
M8              V         1.00         1.785714  
M9              H         1.00         1.750000  
M10             V         1.00         0.175000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.056000  
M3              H         1.00         0.056000  
M4              V         1.00         0.056000  
M5              H         1.00         0.056000  
M6              V         1.00         0.056000  
M7              H         1.00         0.056000  
M8              V         1.00         0.056000  
M9              H         1.00         0.160000  
MRDL            V         1.00         2.000000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sram' to generic gates using 'medium' effort.
  Setting attribute of design 'fifo1_sram': 'is_excp_dupcln' = false
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000264  
M2              V         1.00        0.000240  
M3              H         1.00        0.000240  
M4              V         1.00        0.000240  
M5              H         1.00        0.000240  
M6              V         1.00        0.000240  
M7              H         1.00        0.000240  
M8              V         1.00        0.000240  
M9              H         1.00        0.000194  
M10             V         1.00        0.000105  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         2.000000  
M2              V         1.00         1.785714  
M3              H         1.00         1.785714  
M4              V         1.00         1.785714  
M5              H         1.00         1.785714  
M6              V         1.00         1.785714  
M7              H         1.00         1.785714  
M8              V         1.00         1.785714  
M9              H         1.00         1.750000  
M10             V         1.00         0.175000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.056000  
M3              H         1.00         0.056000  
M4              V         1.00         0.056000  
M5              H         1.00         0.056000  
M6              V         1.00         0.056000  
M7              H         1.00         0.056000  
M8              V         1.00         0.056000  
M9              H         1.00         0.160000  
MRDL            V         1.00         2.000000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'fifo1_sram'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sram'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_20'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_20'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sram'.

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on: Apr  4 2020 22:14:55
  Module:       fifo1_sram
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        346  |           |                                                             
Primary Port Placement    |   PASS   |          0  |         25  |           |                                                             
Pad Placement             |   PASS   |          0  |         25  |           |                                                             
Hard Macro Placement      |   PASS   |          0  |         33  |           |                                                             
Abnormal Utilization      |   WARN   |          1  |          1  | FPLN-9    | cells out of bound, top/region over or under utilized       
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s): fatal: 0 error: 0 warn: 1
Fatal errors must be fixed before proceeding with physical synthesis commands.  Please check your floorplan, and make necessary corrections before proceeding.

Done checking floorplan - Elapsed time 1s, CPU time: 1.13s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is fifo1_sram.
        : Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000264  
M2              V         1.00        0.000240  
M3              H         1.00        0.000240  
M4              V         1.00        0.000240  
M5              H         1.00        0.000240  
M6              V         1.00        0.000240  
M7              H         1.00        0.000240  
M8              V         1.00        0.000240  
M9              H         1.00        0.000194  
M10             V         1.00        0.000105  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         2.000000  
M2              V         1.00         1.785714  
M3              H         1.00         1.785714  
M4              V         1.00         1.785714  
M5              H         1.00         1.785714  
M6              V         1.00         1.785714  
M7              H         1.00         1.785714  
M8              V         1.00         1.785714  
M9              H         1.00         1.750000  
M10             V         1.00         0.175000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.056000  
M3              H         1.00         0.056000  
M4              V         1.00         0.056000  
M5              H         1.00         0.056000  
M6              V         1.00         0.056000  
M7              H         1.00         0.056000  
M8              V         1.00         0.056000  
M9              H         1.00         0.160000  
MRDL            V         1.00         2.000000  

Mapper: Libraries have:
	domain _default_: 390 combo usable cells and 324 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
Installing 2-D Early Global router.

 
Global mapping target info
==========================
Cost Group 'wclk' target slack:    88 ps
Target path end-point (Pin: sync_r2w/wq1_rptr_reg_10_/d)

Cost Group 'rclk' target slack:    88 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Checking out license: Genus_Physical_Opt
  Eliminate succeeded.
NP info: starts cluster placement for def 'fifo1_sram' in netlist 'fifo1_sram'
NP info: ple wire load mode: cluster
NP info:  configuring NP to use 7 threads
Installing 2-D Early Global router.

NP info: #insts: 0  

NP info: instances: 252  util: 0.4%
NP info: #iterations: 10
NP info: iteration #1 overlap: 0.002  net_length: 3.3308e+04
NP info: iteration #2 overlap: 0.002  net_length: 3.2750e+04
NP info: iteration #3 overlap: 0.002  net_length: 3.1764e+04
NP info: iteration #4 overlap: 0.002  net_length: 3.2201e+04
NP info: iteration #5 overlap: 0.000  net_length: 3.3012e+04
 np_cong_keep_min_padding ON
Installing 2-D Early Global router (eGR).

NP info: iteration #6 overlap: 0.003  net_length: 3.0848e+04
Installing 2-D Early Global router (eGR).

NP info: iteration #7 overlap: 0.000  net_length: 3.3664e+04
NP info: iteration #8 overlap: 0.000  net_length: 3.3728e+04
NP info: iteration #9 overlap: 0.000  net_length: 3.3679e+04
NP info: iteration #10 overlap: 0.000  net_length: 3.3669e+04
NP info: record placement result to RC db.
Installing 2-D Early Global router.

NP info: plc_global runtime  elapsed: 4 seconds (0.1 minutes), CPU: 3 seconds (0.1 minutes)
NP info: ends cluster placement for def 'fifo1_sram' in netlist 'fifo1_sram'

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on:           Apr 04 2020  10:15:03 pm
  Module:                 fifo1_sram
  Technology libraries:   saed32hvt_ss0p75v125c 1.0000000
                          saed32hvt_ss0p95v125c 1.0000000
                          saed32rvt_ss0p75v125c 1.0000000
                          saed32rvt_ss0p95v125c 1.0000000
                          saed32lvt_ss0p75v125c 1.0000000
                          saed32lvt_ss0p95v125c 1.0000000
                          saed32io_wb_ss0p95v125c_2p25v 
                          saed32sram_ss0p95v125c 1.0000000
                          physical_cells 
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000264  
M2              V         1.00        0.000240  
M3              H         1.00        0.000240  
M4              V         1.00        0.000240  
M5              H         1.00        0.000240  
M6              V         1.00        0.000240  
M7              H         1.00        0.000240  
M8              V         1.00        0.000240  
M9              H         1.00        0.000194  
M10             V         1.00        0.000105  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         2.000000  
M2              V         1.00         1.785714  
M3              H         1.00         1.785714  
M4              V         1.00         1.785714  
M5              H         1.00         1.785714  
M6              V         1.00         1.785714  
M7              H         1.00         1.785714  
M8              V         1.00         1.785714  
M9              H         1.00         1.750000  
M10             V         1.00         0.175000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.056000  
M3              H         1.00         0.056000  
M4              V         1.00         0.056000  
M5              H         1.00         0.056000  
M6              V         1.00         0.056000  
M7              H         1.00         0.056000  
M8              V         1.00         0.056000  
M9              H         1.00         0.160000  
MRDL            V         1.00         2.000000  

Design already placed...
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
Installing 2-D Early Global router.

  Calculating overflow...
Installing 2-D Early Global router (eGR).

  Calculating congestion data...
Done updating congestion map (time: 1s).
Updating congestion map...
  Resetting congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
  Calculating congestion data...
  Calculating gcell capacitance using probabilistic extraction...
Done updating congestion map (time: 0s).


Resistance and Capacitance data generated.

Generating data to compare PLE estimates with placement based R and C..
Total sampled nets = 169
Data generated.

Generating correlation factors for PLE..
Done.

Completed PLE correlation.

Annotate long wire drivers...
PAM info: CoreH = 1198512 dbu, CoreW = 1199880 dbu
PAM info: The standard gate delay value is 363 ps.
PAM info: The standard mapped gate delay value is 363 ps.
PAM info: The cluster delay threshold is 726 ps.
PAM info: The delay annotation threshold for fixed or preserved pin is 363 ps.
PAM info: The delay annotation threshold for lower fanout pin is 726 ps.
PAM info: The delay annotation threshold for other pins is 545 ps.
PAM info: Maximum fanouts to consider long-wire annotation = 100.
PAM info: Maximum fanouts to consider branch annotation = 100
PAM info: Minimum net span is 479678
PAM info: The maximum allowed value for delay annotation is 5448 ps.
PAM info: The minimum allowed value for delay annotation is 1 ps.
PAM info: Cross buffer is off
PAM info: Use pin to pin delay is off
PAM info: Layer aware buffer is on
Elapsed time 2s, CPU time: 1.30s - Done pre identify long wire drivers.
 Using 8 threads for long wire annotation 
Elapsed time 0s, CPU time: 0.00s - Done identifying long wire drivers.
Number of total drivers examined = 0
Number of drivers skipped due to clock generation logic = 2
Number of drivers skipped due to no-timing constrained = 169
Number of drivers skipped due to small net span = 186
Number of drivers skipped due to high fanouts = 0
Number of drivers skipped due to not placed = 0
Number of high-fanout drivers with non-branched delay annotated at driver side = 0
Number of drivers will be considered with driver delay = 0
Number of drivers will be considered without driver delay = 0
Number of annotated branches = 0
Elapsed time 0s, CPU time: 0.00s - Done analyzing pam buffers locations.
Perform necessary uniquification .....
Elapsed time 0s, CPU time: 0.00s - Done branching and annotating long wire drivers.
Elapsed time 0s, CPU time: 0.00s - Done adding buffers to annotate long wire branches.


There is no pin annotated for long-wire branches.
Elapsed time 0s, CPU time: 0.00s - Done reporting statistics for long wire drivers.
Elapsed time 2s, CPU time: 1s - Done long wire branch annotation.


Constraining critical logic cones...
.......
Finished constraining critical logic cones (command execution time mm:ss (real) = 00:03).

  Setting attribute of root '/': 'phys_derenv_mode' = physical_pbs
##>======== Cadence Confidential (Generic-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>G:Initial                1       462    371484       445
##>G:Setup                  0         -         -         -
##>G:Launch ST              0         -         -         -
##>G:Partition              0         -         -         -
##>G:CPN                    0         -         -         -
##>G:Init Power             0         -         -         -
##>G:Budgeting              0         -         -         -
##>G:Derenv-DB              0         -         -         -
##>G:ST loading             0         -         -         -
##>G:Distributed            0         -         -         -
##>G:Assembly               0         -         -         -
##>G:Const Prop             0       252    370700       433
##>G:Cleanup                0         -         -         -
##>G:Misc                  20
##>--------------------------------------------------------
##>Total Elapsed           21
##>========================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sram' to generic gates.
Installing 2-D Early Global router.

UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            22             23                                      syn_gen_phys
@file(genus-phys.tcl) 82: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sram.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus-phys.tcl) 85: syn_map -physical

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on: Apr  4 2020 22:15:14
  Module:       fifo1_sram
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        346  |           |                                                             
Primary Port Placement    |   PASS   |          0  |         25  |           |                                                             
Pad Placement             |   PASS   |          0  |         25  |           |                                                             
Hard Macro Placement      |   PASS   |          0  |         33  |           |                                                             
Abnormal Utilization      |   WARN   |          1  |          1  | FPLN-9    | cells out of bound, top/region over or under utilized       
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s): fatal: 0 error: 0 warn: 1
Fatal errors must be fixed before proceeding with physical synthesis commands.  Please check your floorplan, and make necessary corrections before proceeding.

Done checking floorplan - Elapsed time 1s, CPU time: 1.16s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is fifo1_sram.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000089  
<extracted>     V         n/a         0.000088  
<extracted>     H         n/a         0.000090  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a          1.785714  
<extracted>     V         n/a          1.785714  
<extracted>     H         n/a          1.785714  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      H         0.00         0.050000  
M2     (0)      V         1.00         0.056000  
M3     (0)      H         1.00         0.056000  
M4     (0)      V         1.00         0.056000  
M5     (1)      H         1.00         0.056000  
M6     (1)      V         1.00         0.056000  
M7     (1)      H         1.00         0.056000  
M8     (1)      V         1.00         0.056000  
M9     (1)      H         1.00         0.160000  
MRDL   (1)      V         1.00         2.000000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sram' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 390 combo usable cells and 324 sequential usable cells
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Performing Physical Aware Structuring ....
Physical aware structuring tree rebalance identified 2 trees for rebalancing
Done rebalancing trees for delay and wire length
Physical Aware Structuring ... Completed.
  Succeeded.

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on: Apr  4 2020 22:15:18
  Module:       fifo1_sram
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        346  |           |                                                             
Primary Port Placement    |   PASS   |          0  |         25  |           |                                                             
Pad Placement             |   PASS   |          0  |         25  |           |                                                             
Hard Macro Placement      |   PASS   |          0  |         33  |           |                                                             
Abnormal Utilization      |   WARN   |          1  |          1  | FPLN-9    | cells out of bound, top/region over or under utilized       
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s): fatal: 0 error: 0 warn: 1
Fatal errors must be fixed before proceeding with physical synthesis commands.  Please check your floorplan, and make necessary corrections before proceeding.

Done checking floorplan - Elapsed time 1s, CPU time: 1.17s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is fifo1_sram.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000089  
<extracted>     V         n/a         0.000088  
<extracted>     H         n/a         0.000090  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a          1.785714  
<extracted>     V         n/a          1.785714  
<extracted>     H         n/a          1.785714  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      H         0.00         0.050000  
M2     (0)      V         1.00         0.056000  
M3     (0)      H         1.00         0.056000  
M4     (0)      V         1.00         0.056000  
M5     (1)      H         1.00         0.056000  
M6     (1)      V         1.00         0.056000  
M7     (1)      H         1.00         0.056000  
M8     (1)      V         1.00         0.056000  
M9     (1)      H         1.00         0.160000  
MRDL   (1)      V         1.00         2.000000  

Mapper: Libraries have:
	domain _default_: 390 combo usable cells and 324 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'wclk' target slack:    88 ps
Target path end-point (Pin: sync_r2w/wq1_rptr_reg_10_/d)

Cost Group 'rclk' target slack:    88 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               370772        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk                88     1129              3000 
          wclk                88     2723              3000 

 
Global incremental target info
==============================
Cost Group 'rclk' target slack:    58 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASRX2_LVT/D))

Cost Group 'wclk' target slack:    59 ps
Target path end-point (Pin: sync_r2w/wq1_rptr_reg_10_/D (DFFARX1_LVT/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              370744        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk                58     1156              3000 
          wclk                59     2723              3000 

Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sram/fv_map.fv.json' for netlist 'fv/fifo1_sram/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sram/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sram/rtl_to_fv_map.do'.
  Setting attribute of root '/': 'phys_derenv_mode' = physical_pbs
 Doing ConstProp on design:fifo1_sram ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                 370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                2       252    370700       466
##>M:PREC                   0       252    370700       466
##>M:Setup                  0         -         -         -
##>M:Launch ST              0         -         -         -
##>M:Partition              0         -         -         -
##>M:CPN                    0         -         -         -
##>M:Init Power             0         -         -         -
##>M:Budgeting              0         -         -         -
##>M:Derenv-DB              0         -         -         -
##>M:ST loading             0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Assembly               0         -         -         -
##>M:DP ops                 1       246    370446       448
##>M:Const Prop             0       246    370446       448
##>M:Cleanup                0       246    370446       448
##>M:MBCI                   0       246    370446       448
##>M:Misc                   7
##>--------------------------------------------------------
##>Total Elapsed           10
##>========================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sram'.
Installing 2-D Early Global router.

UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11             10                                      syn_map_phys
@file(genus-phys.tcl) 86: syn_opt
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.67 ohm (from cap_table_file)
Site size           : 1.82 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000089  
<extracted>     V         n/a         0.000088  
<extracted>     H         n/a         0.000090  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a          1.785714  
<extracted>     V         n/a          1.785714  
<extracted>     H         n/a          1.785714  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      H         0.00         0.050000  
M2     (0)      V         1.00         0.056000  
M3     (0)      H         1.00         0.056000  
M4     (0)      V         1.00         0.056000  
M5     (1)      H         1.00         0.056000  
M6     (1)      V         1.00         0.056000  
M7     (1)      H         1.00         0.056000  
M8     (1)      V         1.00         0.056000  
M9     (1)      H         1.00         0.160000  
MRDL   (1)      V         1.00         2.000000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sram' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                370744        0         0         0       32
 const_prop               370744        0         0         0       32
 hi_fo_buf                370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_tns                 370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                 370744        0         0         0       32

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             370771        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         8  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
      drc_buf_sp        24  (        0 /       16 )  0.03
        drc_bufs        16  (        8 /        8 )  0.03
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                370771        0         0         0        0
 seq_res_area             370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        8 )  0.03
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         9  (        1 /        1 )  0.93
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        16  (        0 /       16 )  0.01
       area_down         6  (        0 /        0 )  0.01
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        8 )  0.04
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_tns                 370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                 370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        8 )  0.04
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        16  (        0 /       16 )  0.01
       area_down         6  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 370770        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sram'.
Installing 2-D Early Global router.

UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              1                                      syn_opt
@file(genus-phys.tcl) 89: set stage genus_phys
@file(genus-phys.tcl) 90: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus-phys.tcl) 92: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sram'.
        : Use 'report timing -lint' for more information.
@file(genus-phys.tcl) 93: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus-phys.tcl) 94: check_design  > ../reports/${top_design}.$stage.check_design.rpt
  Checking the design.

  Done Checking the design.
@file(genus-phys.tcl) 98: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
#@ End verbose source scripts/genus-phys.tcl
@genus:root: 4> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on:           Apr 04 2020  10:15:34 pm
  Module:                 fifo1_sram
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      hybrid
  Area mode:              physical library
============================================================

  Instance              Module             Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------------------------
fifo1_sram                                   254     370467       304       370770 
  fifomem    fifomem_DATASIZE8_ADDRSIZE10     50      69511        52        69563 
  rptr_empty rptr_empty_ADDRSIZE10            64        294        51          345 
  wptr_full  wptr_full_ADDRSIZE10             63        292        50          342 
  sync_w2r   sync_w2r                         22        157        10          166 
  sync_r2w   sync_r2w                         22        157        10          166 
@genus:root: 5> 
@genus:root: 5> report_power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on:           Apr 04 2020  10:16:29 pm
  Module:                 fifo1_sram
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      hybrid
  Area mode:              physical library
============================================================

                     Leakage      Dynamic       Total    
  Instance   Cells  Power(nW)    Power(nW)    Power(nW)  
---------------------------------------------------------
fifo1_sram     254 1211514.321 10887369.013 12098883.334 
  wptr_full     63   49810.562    20622.461    70433.023 
  rptr_empty    64   49739.882    37559.919    87299.800 
  sync_r2w      22   27191.910    13007.834    40199.745 
  sync_w2r      22   27141.791    25307.208    52448.999 
  fifomem       50    8106.058  -711357.142  -703251.084 

@genus:root: 6> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on:           Apr 04 2020  10:18:04 pm
  Module:                 fifo1_sram
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      hybrid
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
rclk  3000.0 
wclk  6000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
default    No paths   0.0            
INPUTS     No paths   0.0            
OUTPUTS    No paths   0.0            
rclk         1196.2   0.0          0 
wclk         2723.4   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             254 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    150 
Hierarchical Instance Count       5 

Area
----
Cell Area                          370466.728
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    370466.728
Net Area                           303.728
Total Area (Cell+Physical+Net)     370770.456

Floorplan Utilization              0.39%
Max Fanout                         72 (fifomem/n_19)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.9
Terms to net ratio                 4.8850
Terms to instance ratio            5.5197
Runtime                            76.417979 seconds
Elapsed Runtime                    276 seconds
Genus peak memory usage            998.12 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 7> report_power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.14-s037_1
  Generated on:           Apr 04 2020  10:20:08 pm
  Module:                 fifo1_sram
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      hybrid
  Area mode:              physical library
============================================================

                     Leakage      Dynamic       Total    
  Instance   Cells  Power(nW)    Power(nW)    Power(nW)  
---------------------------------------------------------
fifo1_sram     254 1211514.321 10887369.013 12098883.334 
  wptr_full     63   49810.562    20622.461    70433.023 
  rptr_empty    64   49739.882    37559.919    87299.800 
  sync_r2w      22   27191.910    13007.834    40199.745 
  sync_w2r      22   27141.791    25307.208    52448.999 
  fifomem       50    8106.058  -711357.142  -703251.084 

@genus:root: 8> exit
Normal exit.