Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/System_System_sch_tb_isim_beh.exe -prj C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/System_System_sch_tb_beh.prj work.System_System_sch_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/ipcore_dir/Memory.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/DelayModule.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/mem_trans_writer.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/mem_trans_reader.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/Latch8Bit.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/Latch16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/Latch.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/MS1553_Reset_Pulse_Gen.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/MS1553_master.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/holt_mem_trans.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/holt_initializer.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/convers_c.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/tri_buf_8.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/SFR_TRIG.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/SFR_STATUS.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/SFR_CONFIG.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/SFR_Address_Decoder.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/MS1553_Controller.vhf" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/Mem8085_Controller.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/ipcore_dir/Clock/example_design/Clock_exdes.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/ipcore_dir/Clock.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/i8085_c.vhd" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/System.vhf" into library work
Parsing VHDL file "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/System_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package conversion
Compiling architecture behavior of entity I8085_c [i8085_c_default]
Compiling architecture behavioral of entity holt_initializer [holt_initializer_default]
Compiling architecture behavioral of entity DelayModule [delaymodule_default]
Compiling architecture behavioral of entity mem_trans_reader [mem_trans_reader_default]
Compiling architecture behavioral of entity mem_trans_writer [mem_trans_writer_default]
Compiling architecture behavioral of entity Latch8Bit [latch8bit_default]
Compiling architecture behavioral of entity Latch16Bit [latch16bit_default]
Compiling architecture behavioral of entity Latch [latch_default]
Compiling architecture behavioral of entity holt_mem_trans [holt_mem_trans_default]
Compiling architecture behavioral of entity MS1553_master [ms1553_master_default]
Compiling architecture behavioral of entity MS1553_Reset_Pulse_Gen [ms1553_reset_pulse_gen_default]
Compiling architecture behavioral of entity MS1553_Controller_MUSER_System [ms1553_controller_muser_system_d...]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_1_output_stage [\BLK_MEM_GEN_V7_1_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_1_output_stage [\BLK_MEM_GEN_V7_1_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_1_softecc_output_reg_stage [\BLK_MEM_GEN_V7_1_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_1_mem_module [\BLK_MEM_GEN_V7_1_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_1 [\BLK_MEM_GEN_V7_1("blk_mem_gen_v...]
Compiling architecture memory_a of entity Memory [memory_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity Mem8085_Controller [mem8085_controller_default]
Compiling architecture behavioral of entity tri_buf_8 [tri_buf_8_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity SFR_Address_Decoder [sfr_address_decoder_default]
Compiling architecture behavioral of entity sfr_8_output [sfr_8_output_default]
Compiling architecture behavioral of entity sfr_8_input [sfr_8_input_default]
Compiling architecture behavioral of entity sfr_8_output_pulse [sfr_8_output_pulse_default]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling package std_logic_signed
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",2,0.0,5.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity Clock [clock_default]
Compiling architecture behavioral of entity System [system_default]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DEFAULT","S...]
Compiling architecture behavioral of entity system_system_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 41 sub-compilation(s) to finish...
Compiled 84 VHDL Units
Built simulation executable C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/System_System_sch_tb_isim_beh.exe
Fuse Memory Usage: 100816 KB
Fuse CPU Usage: 11543 ms
