{
  "questions": [
    {
      "question": "What is the primary goal of the 'Placement' stage in the physical design flow of a digital Integrated Circuit (IC)?",
      "options": [
        "To assign all logical gates and macros from the netlist to specific physical locations on the chip area.",
        "To generate the optimal clock distribution network across the chip to minimize skew.",
        "To perform detailed routing of all signal interconnections between placed components.",
        "To convert the Register Transfer Level (RTL) design into a gate-level netlist.",
        "To verify the functional correctness of the design against specifications."
      ],
      "correct": 0
    },
    {
      "question": "In synchronous digital circuit design, 'setup time' refers to the minimum time period required for:",
      "options": [
        "The data input to a flip-flop to be stable *before* the active (e.g., rising) edge of the clock signal arrives.",
        "The data input to a flip-flop to remain stable *after* the active (e.g., rising) edge of the clock signal has passed.",
        "The clock signal to propagate from its source to all sequential elements within the circuit.",
        "The output of a combinational logic block to become stable after its inputs have changed.",
        "The reset signal to be asserted and de-asserted before the circuit can begin normal operation."
      ],
      "correct": 0
    },
    {
      "question": "What is the primary benefit of incorporating 'scan chains' into a digital IC design?",
      "options": [
        "To reduce the dynamic power consumption of the chip during normal operation.",
        "To enable high-speed functional verification of complex arithmetic units.",
        "To facilitate automatic test pattern generation (ATPG) and improve the detection of manufacturing defects.",
        "To improve signal integrity on critical paths by reducing crosstalk and noise.",
        "To synchronize data transfer between different clock domains efficiently."
      ],
      "correct": 2
    },
    {
      "question": "To safely transfer multi-bit data between two asynchronous clock domains, which of the following mechanisms is typically employed to prevent metastability and ensure data integrity?",
      "options": [
        "A single flip-flop synchronizer followed by a combinatorial logic block.",
        "A pulse synchronizer using a sequence of logic gates to stretch the data pulse.",
        "A FIFO (First-In, First-Out) buffer with appropriate handshake signals (e.g., full/empty flags) and dual-port memory.",
        "A simple inverter chain to delay the data signal and align it with the destination clock.",
        "An XOR gate array to detect data corruption and retransmit."
      ],
      "correct": 2
    },
    {
      "question": "In digital CMOS circuits, which of the following is the primary contributor to *dynamic* power dissipation?",
      "options": [
        "Leakage current through OFF-state transistors (subthreshold leakage).",
        "Short-circuit current that flows momentarily from power to ground during transistor switching transitions.",
        "Power consumed by retaining data in static memory cells (e.g., SRAM).",
        "Capacitive switching power, caused by charging and discharging load capacitances.",
        "Static current drawn by pull-up resistors in open-drain configurations."
      ],
      "correct": 3
    }
  ]
}