INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/Lab/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sim_1/imports/Lab/controller_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
