// Seed: 765228354
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  assign id_3 = id_3 - -1;
  assign id_2 = id_1 - 1;
  assign id_3 = id_4;
  assign id_3 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    id_9,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    output logic id_5,
    input supply0 id_6,
    input supply1 id_7
);
  wire id_10;
  always_latch id_5 <= id_9 + id_7;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
  wire id_11;
  tri0 id_12 = 1, id_13, id_14 = 1;
endmodule
