BDW_DSP_BAR,VAR_0
BDW_PCI_BAR,VAR_1
ENODEV,VAR_2
PCI_PMCS,VAR_3
PCI_PMCS_PS_MASK,VAR_4
PCI_VDRTCL0_D3PGD,VAR_5
PCI_VDRTCL2_APLLSE_MASK,VAR_6
PCI_VDRTCL2_DCLCGE,VAR_7
PCI_VDRTCL2_DTCGE,VAR_8
PCI_VDRTCTL0,VAR_9
PCI_VDRTCTL2,VAR_10
SHIM_CLKCTL,VAR_11
SHIM_CLKCTL_DCPLCG,VAR_12
SHIM_CLKCTL_MASK,VAR_13
SHIM_CLKCTL_SCOE0,VAR_14
SHIM_CSR,VAR_15
SHIM_CSR2,VAR_16
SHIM_CSR2_SDFD_SSP1,VAR_17
SHIM_CSR_DCS,FUNC_0
SHIM_CSR_DCS_MASK,VAR_18
SHIM_CSR_LPCS,VAR_19
SHIM_CSR_S1IOCS,VAR_20
SHIM_CSR_SBCS1,VAR_21
SHIM_CSR_STALL,VAR_22
SHIM_HMDC,VAR_23
SHIM_HMDC_HDDA_E0_ALLCH,VAR_24
SHIM_HMDC_HDDA_E1_ALLCH,VAR_25
SHIM_IMRD,VAR_26
SHIM_IMRD_BUSY,VAR_27
SHIM_IMRD_DMAC,VAR_28
SHIM_IMRD_DONE,VAR_29
SHIM_IMRD_SSP0,VAR_30
SHIM_IMRX,VAR_31
SHIM_IMRX_BUSY,VAR_32
SHIM_IMRX_DONE,VAR_33
SHIM_IPCD,VAR_34
SHIM_IPCX,VAR_35
bdw_reset,FUNC_1
msleep,FUNC_2
readl,FUNC_3
snd_sof_dsp_update_bits,FUNC_4
snd_sof_dsp_update_bits_unlocked,FUNC_5
snd_sof_dsp_write,FUNC_6
usleep_range,FUNC_7
bdw_set_dsp_D0,FUNC_8
sdev,VAR_36
tries,VAR_37
reg,VAR_38
