0.6
2017.4
Dec 15 2017
21:07:18
D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.srcs/sim_1/new/exe_tb.v,1716222479,verilog,,,,exe_tb,,,,,,,,
D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.srcs/sources_1/new/define.v,1716394120,verilog,,,,,,,,,,,,
D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.srcs/sources_1/new/exe.v,1716396123,verilog,,D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.srcs/sim_1/new/exe_tb.v,D:/SUSTech/02Sophomore/DigitalDesign/CS214-Project-CPU/CS214-Project-CPU.srcs/sources_1/new/define.v,exe,,,,,,,,
