// Seed: 2374594733
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  tri  id_2,
    input  wire id_3,
    output wor  id_4
);
  assign id_4 = 1 - 1;
  wire id_6;
  module_2(
      id_6, id_6, id_6, id_6
  );
endmodule
module module_1 (
    input  wand id_0
    , id_5,
    input  wire id_1,
    output wand id_2,
    output tri  id_3
);
  wire id_6;
  module_0(
      id_1, id_0, id_0, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
