# CNN Hardware Accelerator
This project implements a hardware accelerator for Convolutional Neural Networks (CNNs) using Verilog HDL.
The design includes pipelined hardware modules for Convolution, ReLU activation, Max Pooling, and Quantization, suitable for FPGA deployment.

***Features***

3×3 Convolution hardware architecture

ReLU activation hardware implementation

2×2 Max Pooling block

Output quantization to reduce bit-width

Pipelined and modular structure for high throughput


***Applications***

Real-time video analytics

Embedded AI vision

Edge & IoT inference acceleration

Robotics and surveillance systems
