Cache size                    : 4096
Block size                    : 16
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.028
Temperature                   : 360
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 0
Model as 3D memory       	 : 0
Access mode                   : 0
Data array cell type          : 0
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 100000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signaling               : 1
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : WRITE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = -14.1667
IO Votlage Margin (V) = 0.155
IO Dynamic Power (mW) = 1506.36 PHY Power (mW) = 232.752 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 4096
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 16
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 28

    Access time (ns): 0.194899
    Cycle time (ns):  0.157051
    Total dynamic read energy per access (nJ): 0.00231296
    Total dynamic write energy per access (nJ): 0.00592642
    Total leakage power of a bank (mW): 3.06381
    Total gate leakage power of a bank (mW): 0.1415
    Cache height x width (mm): 0.179863 x 0.0739686

    Best Ndwl : 2
    Best Ndbl : 2
    Best Nspd : 1
    Best Ndcm : 2
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Global wires with 30% delay penalty

Time Components:

  Data side (with Output driver) (ns): 0.194899
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.108318
	Bitline delay (ns): 0.0658573
	Sense Amplifier delay (ns): 0.00227928
	H-tree output delay (ns): 0.0184437


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.00231296
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree inside bank Energy (nJ): 0
	Decoder (nJ): 4.57209e-05
	Wordline (nJ): 5.86402e-05
	Bitline mux & associated drivers (nJ): 5.90909e-05
	Sense amp mux & associated drivers (nJ): 0
	Bitlines precharge and equalization circuit (nJ): 0.000244025
	Bitlines (nJ): 0.000876319
	Sense amplifier energy (nJ): 9.72274e-05
	Sub-array output driver (nJ): 0.000931933
	Total leakage power of a bank (mW): 3.06381
	Total leakage power in H-tree (that includes both address and data network) ((mW)): 0
	Total leakage power in cells (mW): 0
	Total leakage power in row logic(mW): 0
	Total leakage power in column logic(mW): 0
	Total gate leakage power in H-tree (that includes both address and data network) ((mW)): 0


Area Components:

  Data array: Area (mm2): 0.0133042
	Height (mm): 0.179863
	Width (mm): 0.0739686
	Area efficiency (Memory cell area/Total area) - 63.867 %
		MAT Height (mm): 0.179863
		MAT Length (mm): 0.0739686
		Subarray Height (mm): 0.0702464
		Subarray Length (mm): 0.03108

Wire Properties:

  Delay Optimal
	Repeater size - 41.2049 
	Repeater spacing - 0.0499597 (mm) 
	Delay - 0.199767 (ns/mm) 
	PowerD - 0.000320305 (nJ/mm) 
	PowerL - 0.0236644 (mW/mm) 
	PowerLgate - 0.00193516 (mW/mm)
	Wire width - 0.028 microns
	Wire spacing - 0.028 microns

  5% Overhead
	Repeater size - 19.2049 
	Repeater spacing - 0.0499597 (mm) 
	Delay - 0.208268 (ns/mm) 
	PowerD - 0.000221149 (nJ/mm) 
	PowerL - 0.0110296 (mW/mm) 
	PowerLgate - 0.000901945 (mW/mm)
	Wire width - 0.028 microns
	Wire spacing - 0.028 microns

  10% Overhead
	Repeater size - 16.2049 
	Repeater spacing - 0.0499597 (mm) 
	Delay - 0.218901 (ns/mm) 
	PowerD - 0.000208091 (nJ/mm) 
	PowerL - 0.00930666 (mW/mm) 
	PowerLgate - 0.000761053 (mW/mm)
	Wire width - 0.028 microns
	Wire spacing - 0.028 microns

  20% Overhead
	Repeater size - 13.2049 
	Repeater spacing - 0.0499597 (mm) 
	Delay - 0.236628 (ns/mm) 
	PowerD - 0.000195145 (nJ/mm) 
	PowerL - 0.00758373 (mW/mm) 
	PowerLgate - 0.00062016 (mW/mm)
	Wire width - 0.028 microns
	Wire spacing - 0.028 microns

  30% Overhead
	Repeater size - 25.2049 
	Repeater spacing - 0.14996 (mm) 
	Delay - 0.259575 (ns/mm) 
	PowerD - 0.000189638 (nJ/mm) 
	PowerL - 0.00482255 (mW/mm) 
	PowerLgate - 0.000394365 (mW/mm)
	Wire width - 0.028 microns
	Wire spacing - 0.028 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.105824 (ns) 
	powerD - 3.31983e-06 (nJ) 
	PowerL - 2.87701e-07 (mW) 
	PowerLgate - 4.25893e-08 (mW)
	Wire width - 5.6e-08 microns
	Wire spacing - 5.6e-08 microns


top 3 best memory configurations are:
Memory    cap: 80 GB num_bobs: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
 {
 (0)  BoB       cap: 80 GB num_channels: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
    ==============
    (0) cap: 80 GB bw: 533 (MHz) cost: $731.2 dpc: 3 energy: 32.6101 (nJ)  DIMM:  RDIMM  low power: F [ 0(4GB) 0(8GB) 1(16GB) 2(32GB) 0(64GB) ]
    ==============

 }

=============================================

