#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Dec 12 17:17:50 2017
# Process ID: 1404
# Current directory: D:/BakkArbeit/git/VivadoProject/BakkArbeit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11460 D:\BakkArbeit\git\VivadoProject\BakkArbeit\BakkArbeit.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/BakkArbeit/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/BakkArbeit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.xpr
update_compile_order -fileset sources_1
file mkdir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v w ]
add_files -fileset sim_1 D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v D:/BakkArbeit/git/picorv32-master/picorv32.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v}]
set_property is_enabled false [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled true [get_files  {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v D:/BakkArbeit/git/picorv32-master/picorv32.v}]
set_property is_enabled true [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top picorv32_wb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
update_module_reference BakkArbeit_Blockdesign_picorv32_0_0
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
open_bd_design {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd}
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells picorv32_0]
save_bd_design
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
reset_run synth_1
launch_runs synth_1 -jobs 4
open_bd_design {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets UART_datagenerator_0_out_single] [get_bd_cells UART_datagenerator_0]
save_bd_design
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd] -directory D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
import_files
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v]
move_files [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
launch_simulation
source Memory_tb.tcl
close_sim
launch_simulation
source Memory_tb.tcl
relaunch_sim
restart
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run all
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
launch_simulation
source Memory_tb.tcl
restart
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} 62
remove_bps -file {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} -line 62
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} 62
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
step
step
step
step
step
step
close_sim
launch_simulation
source Memory_tb.tcl
step
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
run 1 ns
restart
close_sim
launch_simulation
source Memory_tb.tcl
run 1 ns
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v} 27
close_sim
launch_simulation
source Memory_tb.tcl
step
step
step
step
step
step
step
step
run 1 ns
run 1 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
move_files [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
close_sim
