{
 "Files" : [
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/freq_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/mux_4x4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/seg_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/seg_decode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/seg_scan_demo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/project/gaowinwork/seg_scan_demo/src/shift_reg.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/project/gaowinwork/seg_scan_demo/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}