
*** Running vivado
    with args -log Laborato3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Laborato3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Laborato3.tcl -notrace
Command: synth_design -top Laborato3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.734 ; gain = 100.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Laborato3' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:13]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:5' bound to instance 'C1' of component 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:97]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-3491] module 'Poarta_Si_N' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:54' bound to instance 'c1' of component 'Poarta_Si_N' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Poarta_Si_N' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:59]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Poarta_Si_N' (1#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:59]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:38]
WARNING: [Synth 8-614] signal 'Q3' is read in the process but is not in the sensitivity list [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MPG' (2#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:5' bound to instance 'C1_1' of component 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:98]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:35' bound to instance 'C3_1' of component 'ROM' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:43]
INFO: [Synth 8-3491] module 'SEGMENTE' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:5' bound to instance 'C2' of component 'SEGMENTE' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SEGMENTE' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:36]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:50]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'SEGMENTE' (4#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
WARNING: [Synth 8-3848] Net led in module/entity Laborato3 does not have driver. [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Laborato3' (5#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/Laborato3.vhd:13]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.477 ; gain = 157.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.477 ; gain = 157.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.477 ; gain = 157.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Proiecte_Vivado/NexysA7_test_env.xdc]
Finished Parsing XDC File [D:/Proiecte_Vivado/NexysA7_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Proiecte_Vivado/NexysA7_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Laborato3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Laborato3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.871 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 741.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 741.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 741.887 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 741.887 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 741.887 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 741.887 ; gain = 480.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Laborato3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module SEGMENTE 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Laborato3 has unconnected port sw[0]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_1/DO_reg' and it is trimmed from '32' to '30' bits. [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:53]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 741.887 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM:        | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/C3_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/C3_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 755.668 ; gain = 494.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 755.891 ; gain = 494.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM:        | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance C3_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance C3_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     9|
|3     |LUT1     |     3|
|4     |LUT2     |     3|
|5     |LUT3     |     9|
|6     |LUT4     |    10|
|7     |LUT5     |     4|
|8     |LUT6     |     8|
|9     |MUXF7    |     4|
|10    |RAMB18E1 |     1|
|11    |FDCE     |     6|
|12    |FDRE     |    39|
|13    |IBUF     |     4|
|14    |OBUF     |    15|
|15    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   132|
|2     |  C1     |MPG      |    29|
|3     |  C1_1   |MPG_0    |     4|
|4     |  C2     |SEGMENTE |    31|
|5     |  C3_1   |ROM      |    20|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 765.973 ; gain = 181.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.973 ; gain = 504.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 775.547 ; gain = 527.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.runs/synth_1/Laborato3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Laborato3_utilization_synth.rpt -pb Laborato3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 11:41:54 2024...
