INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/assignment_operators/assignment_operators.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
