Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 23 15:33:37 2021
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0               105700        0.053        0.000                      0               105647        0.264        0.000                       0                 44716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
fmc_clk                                                                                                                                                          {0.000 25.000}       50.000          20.000          
fpga_clk                                                                                                                                                         {0.000 25.000}       50.000          20.000          
  clk_out1_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 5.000}        10.000          100.000         
    freq_refclk                                                                                                                                                  {0.000 0.769}        1.538           650.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.154}        12.308          81.250          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
    mem_refclk                                                                                                                                                   {0.000 1.538}        3.077           325.000         
      oserdes_clk                                                                                                                                                {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv                                                                                                                                           {0.000 6.154}        12.308          81.250          
      oserdes_clk_1                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
      oserdes_clk_2                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.077}        6.154           162.500         
      oserdes_clk_3                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.077}        6.154           162.500         
    pll_clk3_out                                                                                                                                                 {0.000 6.154}        12.308          81.250          
      clk_pll_i                                                                                                                                                  {0.000 6.154}        12.308          81.250          
    pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    sync_pulse                                                                                                                                                   {1.346 4.423}        49.231          20.312          
  clk_out1_idelay_discr_clk_wiz                                                                                                                                  {0.000 4.167}        8.333           120.000         
  clk_out1_lclk_adcclk_wiz                                                                                                                                       {0.000 4.167}        8.333           120.000         
  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out2_idelay_discr_clk_wiz                                                                                                                                  {0.000 1.042}        2.083           480.000         
  clk_out2_lclk_adcclk_wiz                                                                                                                                       {0.000 1.389}        2.778           360.000         
  clkfbout_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 25.000}       50.000          20.000          
  clkfbout_idelay_discr_clk_wiz                                                                                                                                  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz                                                                                                                                       {0.000 25.000}       50.000          20.000          
icm_clk                                                                                                                                                          {0.000 8.334}        16.667          59.999          
qosc_clk                                                                                                                                                         {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fmc_clk                                                                                                                                                               31.703        0.000                      0                   16        0.346        0.000                      0                   16                                                                          
fpga_clk                                                                                                                                                                                                                                                                                                          15.000        0.000                       0                     4  
  clk_out1_ddr3_idelay_clk_wiz                                                                                                                                                                                                                                                                                     3.000        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.287        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.606        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                10.385        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.606        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              10.538        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.992        0.000                      0                    1        0.336        0.000                      0                    1        1.003        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.603        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                10.716        0.000                      0                   44        0.088        0.000                      0                   44        4.004        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.606        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              11.168        0.000                      0                   48        0.092        0.000                      0                   48        4.004        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.769        0.000                      0                    4        0.411        0.000                      0                    4        1.603        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               5.000        0.000                      0                   36        0.090        0.000                      0                   36        0.927        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.783        0.000                      0                    4        0.406        0.000                      0                    4        1.603        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               5.034        0.000                      0                   36        0.084        0.000                      0                   36        0.927        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.154        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        3.851        0.000                      0                13529        0.053        0.000                      0                13529        4.004        0.000                       0                  5058  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     2.005        0.000                       0                     8  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                        3.019        0.000                      0                  262        0.121        0.000                      0                  262        3.667        0.000                       0                   276  
  clk_out1_lclk_adcclk_wiz                                                                                                                                             0.252        0.000                      0                91144        0.055        0.000                      0                91144        3.037        0.000                       0                 38973  
  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                         2.507        0.000                      0                  126        0.159        0.000                      0                  126        0.264        0.000                       0                    69  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                                                                                                                                                    0.491        0.000                       0                    52  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                                                                                                                                                         1.185        0.000                       0                    98  
  clkfbout_ddr3_idelay_clk_wiz                                                                                                                                                                                                                                                                                    48.408        0.000                       0                     3  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       12.594        0.000                      0                    8       46.359        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk       11.333        0.000                      0                    8       46.610        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.321        0.000                      0                    1        0.944        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.280        0.000                      0                   12        0.081        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.280        0.000                      0                   13        0.080        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.280        0.000                      0                   15        0.089        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.280        0.000                      0                   15        0.094        0.000                      0                   15  
clk_out1_lclk_adcclk_wiz                                                                                                                                   clk_pll_i                                                                                                                                                        9.041        0.000                      0                   31                                                                        
clk_out2_ddr3_idelay_clk_wiz                                                                                                                               clk_pll_i                                                                                                                                                       17.454        0.000                      0                   12        0.070        0.000                      0                   12  
clk_out1_lclk_adcclk_wiz                                                                                                                                   clk_out1_idelay_discr_clk_wiz                                                                                                                                    2.140        0.000                      0                   92        0.067        0.000                      0                   92  
fmc_clk                                                                                                                                                    clk_out1_lclk_adcclk_wiz                                                                                                                                         2.116        0.000                      0                   48                                                                        
clk_pll_i                                                                                                                                                  clk_out1_lclk_adcclk_wiz                                                                                                                                         9.227        0.000                      0                   18                                                                        
clk_out1_idelay_discr_clk_wiz                                                                                                                              clk_out1_lclk_adcclk_wiz                                                                                                                                         1.760        0.000                      0                  192        0.156        0.000                      0                  192  
icm_clk                                                                                                                                                    clk_out1_lclk_adcclk_wiz                                                                                                                                         3.636        0.000                      0                    1        1.769        0.000                      0                    1  
clk_pll_i                                                                                                                                                  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                    15.793        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                9.396        0.000                      0                    2        0.528        0.000                      0                    2  
**default**        clk_pll_i                                   0.733        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  fmc_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.703ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D13
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.272ns  (logic 4.763ns (29.271%)  route 11.509ns (70.729%))
  Logic Levels:           12  (IBUF=1 LUT5=3 LUT6=5 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.833     4.723    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.828 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.056     5.885    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.105     5.990 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     6.549    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.679     7.334    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.439 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_22/O
                         net (fo=109, routed)         1.210     8.649    XDOM_0/CRSM_0/i_y_adr_reg[1]_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I4_O)        0.105     8.754 f  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_32/O
                         net (fo=1, routed)           0.921     9.675    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_32_n_0
    SLICE_X47Y110        LUT5 (Prop_lut5_I4_O)        0.105     9.780 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_14/O
                         net (fo=1, routed)           0.000     9.780    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_14_n_0
    SLICE_X47Y110        MUXF7 (Prop_muxf7_I1_O)      0.182     9.962 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]_i_6/O
                         net (fo=1, routed)           0.913    10.875    XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]_i_6_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.252    11.127 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2/O
                         net (fo=2, routed)           0.000    11.127    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2_n_0
    SLICE_X55Y109        MUXF7 (Prop_muxf7_I1_O)      0.182    11.309 r  XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.454    11.763    XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_2_n_0
    SLICE_X55Y110        LUT5 (Prop_lut5_I2_O)        0.252    12.015 r  XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.883    14.897    FMC_D13_IOBUF_inst/I
    H6                   OBUFT (Prop_obuft_I_O)       2.375    17.272 r  FMC_D13_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.272    FMC_D13
    H6                                                                r  FMC_D13 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.272    
  -------------------------------------------------------------------
                         slack                                 31.703    

Slack (MET) :             31.777ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.198ns  (logic 4.752ns (29.338%)  route 11.446ns (70.662%))
  Logic Levels:           12  (IBUF=1 LUT5=4 LUT6=4 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.833     4.723    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.828 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.056     5.885    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.105     5.990 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     6.549    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.679     7.334    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.439 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_22/O
                         net (fo=109, routed)         1.034     8.472    XDOM_0/CRSM_0/i_y_adr_reg[1]_0
    SLICE_X35Y114        LUT5 (Prop_lut5_I3_O)        0.105     8.577 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_33/O
                         net (fo=1, routed)           0.929     9.507    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_33_n_0
    SLICE_X50Y112        LUT5 (Prop_lut5_I1_O)        0.105     9.612 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_14/O
                         net (fo=1, routed)           0.000     9.612    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_14_n_0
    SLICE_X50Y112        MUXF7 (Prop_muxf7_I1_O)      0.178     9.790 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]_i_6/O
                         net (fo=1, routed)           0.767    10.557    XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]_i_6_n_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.241    10.798 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_2/O
                         net (fo=2, routed)           0.000    10.798    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_2_n_0
    SLICE_X56Y106        MUXF7 (Prop_muxf7_I1_O)      0.182    10.980 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.573    11.553    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_2_n_0
    SLICE_X59Y108        LUT5 (Prop_lut5_I2_O)        0.252    11.805 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.014    14.819    FMC_D14_IOBUF_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       2.379    17.198 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.198    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.198    
  -------------------------------------------------------------------
                         slack                                 31.777    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D4
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.168ns  (logic 4.777ns (29.545%)  route 11.392ns (70.455%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          3.007     4.897    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.002 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          0.744     5.746    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.105     5.851 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94/O
                         net (fo=1, routed)           0.554     6.405    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.105     6.510 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=4, routed)           0.700     7.210    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.105     7.315 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_9/O
                         net (fo=131, routed)         1.175     8.490    XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_4
    SLICE_X41Y96         LUT6 (Prop_lut6_I2_O)        0.105     8.595 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_33/O
                         net (fo=1, routed)           0.000     8.595    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_33_n_0
    SLICE_X41Y96         MUXF7 (Prop_muxf7_I0_O)      0.178     8.773 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]_i_16/O
                         net (fo=1, routed)           0.921     9.694    XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]_i_16_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.252     9.946 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_7/O
                         net (fo=2, routed)           0.000     9.946    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_7_n_0
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I1_O)      0.178    10.124 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.902    11.027    XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_3_n_0
    SLICE_X66Y105        LUT5 (Prop_lut5_I2_O)        0.241    11.268 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.664    11.932    XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_2_n_0
    SLICE_X66Y106        LUT5 (Prop_lut5_I2_O)        0.105    12.037 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.724    14.761    FMC_D4_IOBUF_inst/I
    G2                   OBUFT (Prop_obuft_I_O)       2.408    17.168 r  FMC_D4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.168    FMC_D4
    G2                                                                r  FMC_D4 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 4.209ns (26.050%)  route 11.949ns (73.950%))
  Logic Levels:           11  (IBUF=1 LUT5=3 LUT6=6 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.833     4.723    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.828 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.056     5.885    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.105     5.990 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     6.549    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.679     7.334    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.439 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_22/O
                         net (fo=109, routed)         1.170     8.609    XDOM_0/CRSM_0/i_y_adr_reg[1]_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.105     8.714 f  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_29/O
                         net (fo=1, routed)           0.499     9.213    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_29_n_0
    SLICE_X37Y112        LUT5 (Prop_lut5_I3_O)        0.105     9.318 f  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_13/O
                         net (fo=1, routed)           0.588     9.906    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_13_n_0
    SLICE_X38Y109        LUT5 (Prop_lut5_I0_O)        0.105    10.011 f  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_6/O
                         net (fo=1, routed)           0.692    10.702    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_6_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.807 f  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_3/O
                         net (fo=2, routed)           0.715    11.523    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_3_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.628 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.156    14.784    FMC_D12_IOBUF_inst/I
    J5                   OBUFT (Prop_obuft_I_O)       2.374    17.158 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.158    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D2
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.076ns  (logic 4.519ns (28.110%)  route 11.557ns (71.890%))
  Logic Levels:           12  (IBUF=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.833     4.723    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.828 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.056     5.885    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.105     5.990 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     6.549    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.686     7.341    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.105     7.446 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_8/O
                         net (fo=137, routed)         0.923     8.369    XDOM_0/CRSM_0/i_y_adr_reg[1]_3
    SLICE_X51Y115        LUT6 (Prop_lut6_I4_O)        0.105     8.474 r  XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_59/O
                         net (fo=1, routed)           0.000     8.474    XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_59_n_0
    SLICE_X51Y115        MUXF7 (Prop_muxf7_I1_O)      0.182     8.656 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_29/O
                         net (fo=1, routed)           0.000     8.656    XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_29_n_0
    SLICE_X51Y115        MUXF8 (Prop_muxf8_I1_O)      0.079     8.735 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_14/O
                         net (fo=1, routed)           1.375    10.110    XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_14_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I3_O)        0.264    10.374 r  XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_6/O
                         net (fo=2, routed)           0.552    10.926    XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_6_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.105    11.031 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.561    11.592    XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_2_n_0
    SLICE_X57Y104        LUT5 (Prop_lut5_I2_O)        0.105    11.697 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.011    14.707    FMC_D2_IOBUF_inst/I
    J6                   OBUFT (Prop_obuft_I_O)       2.369    17.076 r  FMC_D2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.076    FMC_D2
    J6                                                                r  FMC_D2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D10
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 4.478ns (27.900%)  route 11.572ns (72.100%))
  Logic Levels:           11  (IBUF=1 LUT5=2 LUT6=6 MUXF7=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          3.007     4.897    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.002 f  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          1.025     6.027    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X60Y108        LUT6 (Prop_lut6_I4_O)        0.105     6.132 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_90/O
                         net (fo=1, routed)           0.353     6.486    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_90_n_0
    SLICE_X60Y108        LUT6 (Prop_lut6_I5_O)        0.105     6.591 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_52/O
                         net (fo=1, routed)           0.457     7.048    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_52_n_0
    SLICE_X60Y107        LUT6 (Prop_lut6_I5_O)        0.105     7.153 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_21/O
                         net (fo=254, routed)         1.587     8.741    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_21_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.105     8.846 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_19/O
                         net (fo=1, routed)           0.747     9.592    XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_19_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.105     9.697 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_9/O
                         net (fo=1, routed)           0.000     9.697    XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_9_n_0
    SLICE_X45Y102        MUXF7 (Prop_muxf7_I1_O)      0.206     9.903 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[10]_i_5/O
                         net (fo=2, routed)           0.834    10.737    XDOM_0/CRSM_0/i_y_rd_data_1_reg[10]_i_5_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I2_O)        0.250    10.987 r  XDOM_0/CRSM_0/FMC_D10_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.460    11.447    XDOM_0/CRSM_0/FMC_D10_IOBUF_inst_i_2_n_0
    SLICE_X52Y104        LUT5 (Prop_lut5_I2_O)        0.105    11.552 r  XDOM_0/CRSM_0/FMC_D10_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.101    14.654    FMC_D10_IOBUF_inst/I
    G4                   OBUFT (Prop_obuft_I_O)       2.397    17.050 r  FMC_D10_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.050    FMC_D10
    G4                                                                r  FMC_D10 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D9
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.685ns  (logic 4.740ns (30.224%)  route 10.944ns (69.776%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          3.007     4.897    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.002 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          0.744     5.746    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.105     5.851 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94/O
                         net (fo=1, routed)           0.554     6.405    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.105     6.510 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=4, routed)           0.526     7.036    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I2_O)        0.105     7.141 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_7/O
                         net (fo=148, routed)         1.177     8.318    XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_3
    SLICE_X33Y116        LUT6 (Prop_lut6_I2_O)        0.105     8.423 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_40/O
                         net (fo=1, routed)           0.000     8.423    XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_40_n_0
    SLICE_X33Y116        MUXF7 (Prop_muxf7_I1_O)      0.182     8.605 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_20/O
                         net (fo=1, routed)           1.186     9.792    XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_20_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I1_O)        0.252    10.044 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_9/O
                         net (fo=1, routed)           0.000    10.044    XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_9_n_0
    SLICE_X50Y105        MUXF7 (Prop_muxf7_I0_O)      0.173    10.217 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_6/O
                         net (fo=2, routed)           0.809    11.025    XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_6_n_0
    SLICE_X63Y105        LUT5 (Prop_lut5_I0_O)        0.241    11.266 r  XDOM_0/CRSM_0/FMC_D9_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.657    11.923    XDOM_0/CRSM_0/FMC_D9_IOBUF_inst_i_2_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.105    12.028 r  XDOM_0/CRSM_0/FMC_D9_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.284    14.312    FMC_D9_IOBUF_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       2.372    16.685 r  FMC_D9_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.685    FMC_D9
    M4                                                                r  FMC_D9 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.685    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.533ns  (logic 4.743ns (30.536%)  route 10.790ns (69.464%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.833     4.723    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.828 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.056     5.885    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.105     5.990 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     6.549    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.686     7.341    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.105     7.446 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_8/O
                         net (fo=137, routed)         1.126     8.572    XDOM_0/CRSM_0/i_y_adr_reg[1]_3
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.105     8.677 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_39/O
                         net (fo=1, routed)           0.000     8.677    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_39_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I0_O)      0.178     8.855 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_18/O
                         net (fo=1, routed)           0.920     9.775    XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_18_n_0
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.252    10.027 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_7/O
                         net (fo=2, routed)           0.000    10.027    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_7_n_0
    SLICE_X59Y102        MUXF7 (Prop_muxf7_I0_O)      0.178    10.205 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_3/O
                         net (fo=1, routed)           1.097    11.302    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_3_n_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I2_O)        0.252    11.554 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.569    12.123    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_2_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I2_O)        0.105    12.228 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.942    14.170    FMC_D3_IOBUF_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       2.363    16.533 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.533    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.533    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D8
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.475ns  (logic 4.707ns (30.416%)  route 10.768ns (69.584%))
  Logic Levels:           11  (IBUF=1 LUT5=2 LUT6=5 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          3.007     4.897    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.002 f  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          1.025     6.027    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X60Y108        LUT6 (Prop_lut6_I4_O)        0.105     6.132 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_90/O
                         net (fo=1, routed)           0.353     6.486    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_90_n_0
    SLICE_X60Y108        LUT6 (Prop_lut6_I5_O)        0.105     6.591 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_52/O
                         net (fo=1, routed)           0.457     7.048    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_52_n_0
    SLICE_X60Y107        LUT6 (Prop_lut6_I5_O)        0.105     7.153 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_21/O
                         net (fo=254, routed)         1.448     8.601    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_21_n_0
    SLICE_X32Y118        MUXF7 (Prop_muxf7_S_O)       0.227     8.828 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]_i_20/O
                         net (fo=1, routed)           1.055     9.883    XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]_i_20_n_0
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.252    10.135 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_9/O
                         net (fo=1, routed)           0.000    10.135    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_9_n_0
    SLICE_X57Y106        MUXF7 (Prop_muxf7_I0_O)      0.178    10.313 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]_i_6/O
                         net (fo=2, routed)           0.761    11.075    XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]_i_6_n_0
    SLICE_X64Y106        LUT5 (Prop_lut5_I0_O)        0.252    11.327 r  XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.533    11.859    XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_2_n_0
    SLICE_X66Y106        LUT5 (Prop_lut5_I2_O)        0.105    11.964 r  XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.128    14.093    FMC_D8_IOBUF_inst/I
    N4                   OBUFT (Prop_obuft_I_O)       2.383    16.475 r  FMC_D8_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.475    FMC_D8
    N4                                                                r  FMC_D8 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.475    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.592ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 4.586ns (29.810%)  route 10.798ns (70.190%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          3.007     4.897    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X65Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.002 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          0.744     5.746    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.105     5.851 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94/O
                         net (fo=1, routed)           0.554     6.405    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.105     6.510 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=4, routed)           0.563     7.073    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I2_O)        0.105     7.178 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_23/O
                         net (fo=130, routed)         1.536     8.715    XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_2
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.115     8.830 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_34/O
                         net (fo=1, routed)           0.959     9.788    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_34_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.264    10.052 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_11/O
                         net (fo=1, routed)           0.462    10.514    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_11_n_0
    SLICE_X55Y108        LUT6 (Prop_lut6_I3_O)        0.105    10.619 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_2/O
                         net (fo=2, routed)           0.000    10.619    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_2_n_0
    SLICE_X55Y108        MUXF7 (Prop_muxf7_I1_O)      0.182    10.801 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.663    11.464    XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_2_n_0
    SLICE_X59Y108        LUT5 (Prop_lut5_I2_O)        0.252    11.716 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.310    14.026    FMC_D15_IOBUF_inst/I
    N7                   OBUFT (Prop_obuft_I_O)       2.358    16.383 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.383    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                 32.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D5
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.013ns (42.728%)  route 1.358ns (57.272%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.358     0.547    FMC_D5_IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.371 r  FMC_D5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.371    FMC_D5
    K3                                                                r  FMC_D5 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.993ns (39.938%)  route 1.494ns (60.062%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.494     0.683    FMC_D3_IOBUF_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.804     1.487 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.487    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D7
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.013ns (40.425%)  route 1.493ns (59.575%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.493     0.683    FMC_D7_IOBUF_inst/T
    J3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.507 r  FMC_D7_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.507    FMC_D7
    J3                                                                r  FMC_D7 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.988ns (39.218%)  route 1.531ns (60.782%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.531     0.721    FMC_D15_IOBUF_inst/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.799     1.519 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.519    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.009ns (38.796%)  route 1.592ns (61.204%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.592     0.781    FMC_D14_IOBUF_inst/T
    G6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.820     1.601 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.601    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D4
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.013ns (38.495%)  route 1.619ns (61.505%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.619     0.808    FMC_D4_IOBUF_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.632 r  FMC_D4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.632    FMC_D4
    G2                                                                r  FMC_D4 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D2
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.999ns (37.673%)  route 1.653ns (62.327%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.653     0.842    FMC_D2_IOBUF_inst/T
    J6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.810     1.652 r  FMC_D2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.652    FMC_D2
    J6                                                                r  FMC_D2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D13
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.005ns (37.782%)  route 1.655ns (62.218%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.655     0.844    FMC_D13_IOBUF_inst/T
    H6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.816     1.660 r  FMC_D13_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.660    FMC_D13
    H6                                                                r  FMC_D13 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.004ns (37.067%)  route 1.705ns (62.933%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.705     0.894    FMC_D12_IOBUF_inst/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.815     1.709 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D10
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.013ns (37.166%)  route 1.713ns (62.834%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         1.713     0.902    FMC_D10_IOBUF_inst/T
    G4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.726 r  FMC_D10_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.726    FMC_D10
    G4                                                                r  FMC_D10 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.701    






---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_idelay_clk_wiz
  To Clock:  clk_out1_ddr3_idelay_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.538       0.289      PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.538       0.468      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.538       0.963      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.538       158.462    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.769       0.287      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.769       0.287      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.385ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.372ns (34.949%)  route 0.692ns (65.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.382     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.692     8.062    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D6[2])
                                                     -0.424    18.447    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                 10.385    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.905    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.464    18.407    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D8[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.998ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     6.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y185        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.370 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.911    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d8[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D8[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D8[2])
                                                     -0.437    18.434    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             10.535ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D7[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.998ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     6.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y184        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.370 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.911    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d7[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D7[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D7[2])
                                                     -0.424    18.447    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 10.535    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.785    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.784    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.783    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     7.783    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.785    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    18.407    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.998ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     6.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.370 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.791    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    18.413    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.413    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 10.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.457    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.386    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.351    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.351    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y184  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y185  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y186  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D5[2])
                                                     -0.413    18.449    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.449    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 10.538    

Slack (MET) :             10.605ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.605    

Slack (MET) :             10.606ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.789    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 10.606    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     7.003    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.375 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.796    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    18.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.608ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.789    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 10.608    

Slack (MET) :             10.608ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     7.003    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.375 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.795    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    18.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 10.608    

Slack (MET) :             10.609ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.451 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.451    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.380    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.552    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.682 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.882    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.552    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.682 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.882    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y196  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y197  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y198  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (mem_refclk rise@3.077ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 7.648 - 3.077 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     4.850    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     5.472 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     5.869    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     7.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.279     7.927    
                         clock uncertainty           -0.056     7.870    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     7.861    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.926    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.385    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.385     1.926    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     2.049    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.077       1.602      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.077       1.828      PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.077       156.923    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.538       1.056      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.538       1.056      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y158  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y151  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y150  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y152  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y153  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y154  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y155  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y156  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y159  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y160  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.716ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.596ns (41.693%)  route 0.833ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           0.833     8.841    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 10.716    

Slack (MET) :             10.717ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.723%)  route 0.832ns (58.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           0.832     8.840    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 10.717    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.750%)  route 0.832ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           0.832     8.839    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.596ns (47.468%)  route 0.660ns (52.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.660     8.667    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                 10.890    

Slack (MET) :             11.169ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.596ns (61.033%)  route 0.381ns (38.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.381     8.388    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 11.169    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.374    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 11.180    

Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.061    
                         clock uncertainty           -0.056    20.005    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.556    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y151   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y150   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y152   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y153   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y154   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y155   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y156   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y159   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y160   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y163  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y169  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y170  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y164  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y165  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y166  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y167  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y168  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y171  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y172  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.169ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 19.693 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    19.693    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.039    
                         clock uncertainty           -0.056    19.983    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.534    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y163   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y169   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y170   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y164   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y165   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y166   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y167   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y168   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y171   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.542 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.723    10.686    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     8.532 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     8.900    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.707    10.702    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     8.532 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     8.900    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.707    10.702    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.542 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.564    10.845    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  1.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.202    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     4.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.203    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     4.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.203    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.058 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.215    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     4.770    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.770    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.058 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.215    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     4.770    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.770    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y182  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y182  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y175  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y184  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y185  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.596ns (60.412%)  route 0.391ns (39.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.391     8.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.903    
                         clock uncertainty           -0.056    13.847    
    OLOGIC_X1Y175        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.596ns (61.033%)  route 0.381ns (38.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.381     8.388    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.374    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[26]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[27]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y175   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y177   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y178   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y179   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y180   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y183   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y184   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y185   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y186   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.531 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.723    10.689    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     8.521 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     8.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.707    10.705    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     8.521 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     8.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.707    10.705    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.531 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.564    10.848    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  1.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.046 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     4.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.046 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     4.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.051 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     4.768    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.051 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     4.768    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y194  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y194  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y188  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y196  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y197  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        5.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y188   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y189   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y190   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y191   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y192   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y195   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y196   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y197   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y198   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         12.308      10.715     BUFHCE_X1Y36     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.308      11.059     MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.308      11.059     PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.308      147.692    PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.220ns (15.318%)  route 6.744ns (84.682%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 17.878 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.344    14.146    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X43Y112        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.244    17.878    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X43Y112        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]/C
                         clock pessimism              0.356    18.234    
                         clock uncertainty           -0.068    18.166    
    SLICE_X43Y112        FDRE (Setup_fdre_C_CE)      -0.168    17.998    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.220ns (15.373%)  route 6.716ns (84.627%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 17.881 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.315    14.118    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.247    17.881    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[12]/C
                         clock pessimism              0.356    18.237    
                         clock uncertainty           -0.068    18.169    
    SLICE_X37Y113        FDRE (Setup_fdre_C_CE)      -0.168    18.001    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.001    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.220ns (15.373%)  route 6.716ns (84.627%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 17.881 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.315    14.118    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.247    17.881    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[13]/C
                         clock pessimism              0.356    18.237    
                         clock uncertainty           -0.068    18.169    
    SLICE_X37Y113        FDRE (Setup_fdre_C_CE)      -0.168    18.001    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         18.001    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.220ns (15.373%)  route 6.716ns (84.627%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 17.881 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.315    14.118    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.247    17.881    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X37Y113        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]/C
                         clock pessimism              0.356    18.237    
                         clock uncertainty           -0.068    18.169    
    SLICE_X37Y113        FDRE (Setup_fdre_C_CE)      -0.168    18.001    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.001    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.220ns (15.402%)  route 6.701ns (84.598%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.301    14.103    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.168    17.996    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.220ns (15.402%)  route 6.701ns (84.598%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.301    14.103    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[21]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.168    17.996    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.220ns (15.402%)  route 6.701ns (84.598%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.301    14.103    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[24]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.168    17.996    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.220ns (15.402%)  route 6.701ns (84.598%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.301    14.103    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.168    17.996    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 1.220ns (15.362%)  route 6.722ns (84.638%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.321    14.124    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X42Y114        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X42Y114        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[17]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X42Y114        FDRE (Setup_fdre_C_CE)      -0.136    18.028    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 1.220ns (15.362%)  route 6.722ns (84.638%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 17.876 - 12.308 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.506     6.182    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X49Y189        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y189        FDRE (Prop_fdre_C_Q)         0.348     6.530 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg[31]/Q
                         net (fo=4, routed)           0.374     6.904    DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes_reg_n_0_[31]
    SLICE_X49Y189        LUT2 (Prop_lut2_I1_O)        0.242     7.146 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9/O
                         net (fo=1, routed)           0.326     7.472    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_9_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8/O
                         net (fo=1, routed)           0.113     7.690    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_8_n_0
    SLICE_X51Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.795 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5/O
                         net (fo=1, routed)           0.456     8.250    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_5_n_0
    SLICE_X47Y187        LUT6 (Prop_lut6_I0_O)        0.105     8.355 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4/O
                         net (fo=2, routed)           0.504     8.860    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_dpram_fsm[1]_i_4_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I5_O)        0.105     8.965 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5/O
                         net (fo=2, routed)           0.646     9.611    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_5_n_0
    SLICE_X48Y181        LUT4 (Prop_lut4_I3_O)        0.105     9.716 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2/O
                         net (fo=5, routed)           0.982    10.697    DDR3_TRANSFER_0/PG_TRANS_CTRL/app_en_i_2_n_0
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.105    10.802 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[27]_i_1/O
                         net (fo=26, routed)          3.321    14.124    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2
    SLICE_X42Y114        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.242    17.876    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X42Y114        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[18]/C
                         clock pessimism              0.356    18.232    
                         clock uncertainty           -0.068    18.164    
    SLICE_X42Y114        FDRE (Setup_fdre_C_CE)      -0.136    18.028    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  3.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMS32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMS32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.637     2.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X64Y187        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.257     2.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X62Y187        RAMS32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMS32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/CLK
                         clock pessimism             -0.621     2.445    
    SLICE_X62Y187        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.681%)  route 0.175ns (55.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.636     2.409    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X63Y188        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     2.550 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, routed)           0.175     2.724    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD3
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.643     2.423    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.663    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.681%)  route 0.175ns (55.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.636     2.409    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/CLK
    SLICE_X63Y188        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     2.550 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, routed)           0.175     2.724    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD3
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.910     3.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X62Y187        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.643     2.423    
    SLICE_X62Y187        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.663    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.308      9.358      PHY_CONTROL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y177     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y178     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y179     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.308      201.052    MMCME2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.346 4.423 }
Period(ns):         49.231
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         49.231      47.982     PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       49.231      110.769    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.963ns (18.784%)  route 4.164ns (81.216%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 6.996 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          0.542     1.965    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.268     2.233 r  PULSER_0/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           1.911     4.143    PULSER_0/out_bits[3]_inv_i_1_n_0
    SLICE_X84Y106        FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.325     6.996    PULSER_0/ff_reg[0]
    SLICE_X84Y106        FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/C
                         clock pessimism              0.323     7.319    
                         clock uncertainty           -0.126     7.193    
    SLICE_X84Y106        FDSE (Setup_fdse_C_D)       -0.030     7.163    PULSER_0/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.963ns (18.752%)  route 4.173ns (81.248%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.461     3.884    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT5 (Prop_lut5_I4_O)        0.268     4.152 r  PULSER_0/out_bits[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.152    PULSER_0/out_bits[4]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.032     7.222    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.979ns (19.004%)  route 4.173ns (80.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.461     3.884    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT5 (Prop_lut5_I4_O)        0.284     4.168 r  PULSER_0/out_bits[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.168    PULSER_0/out_bits[6]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.069     7.259    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.695ns (14.719%)  route 4.027ns (85.281%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 r  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 r  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 r  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 r  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.316     3.738    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X82Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X82Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X82Y79         FDRE (Setup_fdre_C_D)       -0.242     6.948    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.963ns (19.312%)  route 4.024ns (80.688%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.312     3.735    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.268     4.003 r  PULSER_0/out_bits[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.003    PULSER_0/out_bits[1]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.032     7.222    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.983ns (19.634%)  route 4.024ns (80.366%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.312     3.735    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT4 (Prop_lut4_I3_O)        0.288     4.023 r  PULSER_0/out_bits[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.023    PULSER_0/out_bits[5]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.069     7.259    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.963ns (20.106%)  route 3.827ns (79.894%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.115     3.538    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT5 (Prop_lut5_I4_O)        0.268     3.806 r  PULSER_0/out_bits[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.806    PULSER_0/out_bits[0]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.030     7.220    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.966ns (20.156%)  route 3.827ns (79.844%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.000 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.363    -0.983    PULSER_0/ff_reg[0]
    SLICE_X37Y107        FDRE                                         r  PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    -0.604 f  PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.685     0.080    PULSER_0/cnt_reg_n_0_[4]
    SLICE_X35Y108        LUT4 (Prop_lut4_I1_O)        0.105     0.185 f  PULSER_0/out_bits[7]_i_4__0/O
                         net (fo=1, routed)           0.547     0.732    PULSER_0/out_bits[7]_i_4__0_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.837 f  PULSER_0/out_bits[7]_i_2__0/O
                         net (fo=2, routed)           0.480     1.317    PULSER_0/out_bits[7]_i_2__0_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I1_O)        0.106     1.423 f  PULSER_0/out_bits[7]_i_1__0/O
                         net (fo=10, routed)          2.115     3.538    PULSER_0/out_bits[7]_i_1__0_n_0
    SLICE_X83Y79         LUT5 (Prop_lut5_I2_O)        0.271     3.809 r  PULSER_0/out_bits[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.809    PULSER_0/out_bits[2]_inv_i_1_n_0
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.329     7.000    PULSER_0/ff_reg[0]
    SLICE_X83Y79         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.316     7.315    
                         clock uncertainty           -0.126     7.190    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)        0.069     7.259    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 CAL_PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/out_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.799ns (16.907%)  route 3.927ns (83.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.997 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.364    -0.982    CAL_PULSER_0/ff_reg[0]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.379    -0.603 r  CAL_PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.479    -0.125    CAL_PULSER_0/cnt_reg_n_0_[4]
    SLICE_X31Y107        LUT4 (Prop_lut4_I1_O)        0.105    -0.020 r  CAL_PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.455     0.435    CAL_PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.540 r  CAL_PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.515     1.055    CAL_PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X30Y108        LUT3 (Prop_lut3_I1_O)        0.105     1.160 r  CAL_PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.479     3.639    CAL_PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I4_O)        0.105     3.744 r  CAL_PULSER_0/out_bits[4]_i_1/O
                         net (fo=1, routed)           0.000     3.744    CAL_PULSER_0/out_bits[4]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  CAL_PULSER_0/out_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.326     6.997    CAL_PULSER_0/ff_reg[0]
    SLICE_X5Y143         FDRE                                         r  CAL_PULSER_0/out_bits_reg[4]/C
                         clock pessimism              0.382     7.379    
                         clock uncertainty           -0.126     7.253    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)        0.033     7.286    CAL_PULSER_0/out_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 CAL_PULSER_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/out_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.808ns (17.065%)  route 3.927ns (82.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.997 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.364    -0.982    CAL_PULSER_0/ff_reg[0]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.379    -0.603 r  CAL_PULSER_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.479    -0.125    CAL_PULSER_0/cnt_reg_n_0_[4]
    SLICE_X31Y107        LUT4 (Prop_lut4_I1_O)        0.105    -0.020 r  CAL_PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.455     0.435    CAL_PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I5_O)        0.105     0.540 r  CAL_PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.515     1.055    CAL_PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X30Y108        LUT3 (Prop_lut3_I1_O)        0.105     1.160 r  CAL_PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.479     3.639    CAL_PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X5Y143         LUT5 (Prop_lut5_I4_O)        0.114     3.753 r  CAL_PULSER_0/out_bits[6]_i_1/O
                         net (fo=1, routed)           0.000     3.753    CAL_PULSER_0/out_bits[6]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  CAL_PULSER_0/out_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.326     6.997    CAL_PULSER_0/ff_reg[0]
    SLICE_X5Y143         FDRE                                         r  CAL_PULSER_0/out_bits_reg[6]/C
                         clock pessimism              0.382     7.379    
                         clock uncertainty           -0.126     7.253    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)        0.069     7.322    CAL_PULSER_0/out_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  3.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CAL_PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.425    CAL_PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X13Y115        FDRE                                         r  CAL_PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  CAL_PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.229    CAL_PULSER_0/trig_sync/ff[0]
    SLICE_X13Y115        FDRE                                         r  CAL_PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.832    -0.815    CAL_PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X13Y115        FDRE                                         r  CAL_PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.390    -0.425    
    SLICE_X13Y115        FDRE (Hold_fdre_C_D)         0.075    -0.350    CAL_PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CAL_PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.283%)  route 0.108ns (36.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    CAL_PULSER_0/PEDGE_TRIG/ff_reg_2
    SLICE_X32Y109        FDRE                                         r  CAL_PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.285 f  CAL_PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.108    -0.177    CAL_PULSER_0/PEDGE_TRIG/ff
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.132 r  CAL_PULSER_0/PEDGE_TRIG/cnt[15]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.132    CAL_PULSER_0/cnt[15]
    SLICE_X33Y109        FDRE                                         r  CAL_PULSER_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.813    CAL_PULSER_0/ff_reg[0]
    SLICE_X33Y109        FDRE                                         r  CAL_PULSER_0/cnt_reg[15]/C
                         clock pessimism              0.400    -0.413    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.092    -0.321    CAL_PULSER_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CAL_PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    CAL_PULSER_0/PEDGE_TRIG/ff_reg_2
    SLICE_X32Y109        FDRE                                         r  CAL_PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.285 f  CAL_PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.107    -0.178    CAL_PULSER_0/PEDGE_TRIG/ff
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.133 r  CAL_PULSER_0/PEDGE_TRIG/cnt[14]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.133    CAL_PULSER_0/cnt[14]
    SLICE_X33Y109        FDRE                                         r  CAL_PULSER_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.813    CAL_PULSER_0/ff_reg[0]
    SLICE_X33Y109        FDRE                                         r  CAL_PULSER_0/cnt_reg[14]/C
                         clock pessimism              0.400    -0.413    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.091    -0.322    CAL_PULSER_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/FSM_sequential_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.936%)  route 0.096ns (28.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X34Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.148    -0.278 r  PULSER_0/trig_sync/ff_reg[1]/Q
                         net (fo=18, routed)          0.096    -0.182    PULSER_0/PEDGE_TRIG/out[0]
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.098    -0.084 r  PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_i_1__56/O
                         net (fo=1, routed)           0.000    -0.084    PULSER_0/PEDGE_TRIG_n_16
    SLICE_X34Y109        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.833    -0.814    PULSER_0/ff_reg[0]
    SLICE_X34Y109        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
                         clock pessimism              0.388    -0.426    
    SLICE_X34Y109        FDRE (Hold_fdre_C_D)         0.120    -0.306    PULSER_0/FSM_sequential_fsm_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.506%)  route 0.125ns (37.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    PULSER_0/ff_reg[0]
    SLICE_X34Y109        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.125    -0.137    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.045    -0.092 r  PULSER_0/PEDGE_TRIG/cnt[13]_i_1__32/O
                         net (fo=1, routed)           0.000    -0.092    PULSER_0/cnt[13]
    SLICE_X35Y109        FDRE                                         r  PULSER_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.833    -0.814    PULSER_0/ff_reg[0]
    SLICE_X35Y109        FDRE                                         r  PULSER_0/cnt_reg[13]/C
                         clock pessimism              0.401    -0.413    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.092    -0.321    PULSER_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    PULSER_0/ff_reg[0]
    SLICE_X34Y109        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.124    -0.138    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.045    -0.093 r  PULSER_0/PEDGE_TRIG/cnt[12]_i_1__32/O
                         net (fo=1, routed)           0.000    -0.093    PULSER_0/cnt[12]
    SLICE_X35Y109        FDRE                                         r  PULSER_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.833    -0.814    PULSER_0/ff_reg[0]
    SLICE_X35Y109        FDRE                                         r  PULSER_0/cnt_reg[12]/C
                         clock pessimism              0.401    -0.413    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.091    -0.322    PULSER_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.426    PULSER_0/PEDGE_TRIG/ff_reg_1
    SLICE_X36Y109        FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.285 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.159    -0.126    PULSER_0/PEDGE_TRIG/ff
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.081 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__32/O
                         net (fo=1, routed)           0.000    -0.081    PULSER_0/cnt[11]
    SLICE_X37Y109        FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.833    -0.814    PULSER_0/ff_reg[0]
    SLICE_X37Y109        FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism              0.401    -0.413    
    SLICE_X37Y109        FDRE (Hold_fdre_C_D)         0.092    -0.321    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.177ns (33.860%)  route 0.346ns (66.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.668    -0.321    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    -0.144 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           0.346     0.202    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_0[1]
    SLICE_X84Y51         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.872    -0.776    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X84Y51         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                         clock pessimism              0.654    -0.122    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.083    -0.039    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.177ns (34.108%)  route 0.342ns (65.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.668    -0.321    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.144 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.342     0.198    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_0[3]
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.872    -0.776    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                         clock pessimism              0.654    -0.122    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.070    -0.052    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CAL_PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.094%)  route 0.151ns (41.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.425    CAL_PULSER_0/ff_reg[0]
    SLICE_X30Y106        FDRE                                         r  CAL_PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.261 r  CAL_PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.151    -0.110    CAL_PULSER_0/PEDGE_TRIG/fsm
    SLICE_X31Y106        LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  CAL_PULSER_0/PEDGE_TRIG/cnt[4]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.065    CAL_PULSER_0/cnt[4]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.812    CAL_PULSER_0/ff_reg[0]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[4]/C
                         clock pessimism              0.400    -0.412    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.092    -0.320    CAL_PULSER_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y0    IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X30Y106    CAL_PULSER_0/FSM_sequential_fsm_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X31Y106    CAL_PULSER_0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X31Y106    CAL_PULSER_0/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X31Y106    CAL_PULSER_0/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y51     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y51     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y54     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y54     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y40     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X83Y25     adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X83Y25     adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X83Y25     adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X83Y25     adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y25     adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y25     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y25     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y25     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X81Y20     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.548ns (19.633%)  route 6.337ns (80.367%))
  Logic Levels:           9  (LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.798 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.341    -1.118    XDOM_0/CRSM_0/clk_out1
    SLICE_X67Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  XDOM_0/CRSM_0/i_y_adr_reg[8]/Q
                         net (fo=6, routed)           0.585    -0.154    XDOM_0/CRSM_0/i_y_adr[8]
    SLICE_X67Y111        LUT6 (Prop_lut6_I2_O)        0.105    -0.049 r  XDOM_0/CRSM_0/PG_DPRAM_i_4/O
                         net (fo=53, routed)          0.892     0.843    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][8]
    SLICE_X58Y109        LUT5 (Prop_lut5_I2_O)        0.105     0.948 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     1.508    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     1.613 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.679     2.292    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105     2.397 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_22/O
                         net (fo=109, routed)         1.210     3.607    XDOM_0/CRSM_0/i_y_adr_reg[1]_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I4_O)        0.105     3.712 f  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_32/O
                         net (fo=1, routed)           0.921     4.634    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_32_n_0
    SLICE_X47Y110        LUT5 (Prop_lut5_I4_O)        0.105     4.739 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_14/O
                         net (fo=1, routed)           0.000     4.739    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_14_n_0
    SLICE_X47Y110        MUXF7 (Prop_muxf7_I1_O)      0.182     4.921 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]_i_6/O
                         net (fo=1, routed)           0.913     5.833    XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]_i_6_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.252     6.085 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2/O
                         net (fo=2, routed)           0.314     6.399    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.105     6.504 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_1/O
                         net (fo=2, routed)           0.262     6.767    XDOM_0/CRSM_0/y_rd_data[13]
    SLICE_X55Y108        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.234     6.798    XDOM_0/CRSM_0/clk_out1
    SLICE_X55Y108        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/C
                         clock pessimism              0.376     7.173    
                         clock uncertainty           -0.113     7.061    
    SLICE_X55Y108        FDRE (Setup_fdre_C_D)       -0.042     7.019    XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 1.544ns (19.571%)  route 6.345ns (80.429%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.870 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.341    -1.118    XDOM_0/CRSM_0/clk_out1
    SLICE_X67Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.379    -0.739 r  XDOM_0/CRSM_0/i_y_adr_reg[8]/Q
                         net (fo=6, routed)           0.585    -0.154    XDOM_0/CRSM_0/i_y_adr[8]
    SLICE_X67Y111        LUT6 (Prop_lut6_I2_O)        0.105    -0.049 r  XDOM_0/CRSM_0/PG_DPRAM_i_4/O
                         net (fo=53, routed)          0.892     0.843    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][8]
    SLICE_X58Y109        LUT5 (Prop_lut5_I2_O)        0.105     0.948 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=1, routed)           0.560     1.508    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.105     1.613 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53/O
                         net (fo=4, routed)           0.686     2.299    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_53_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.105     2.404 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_8/O
                         net (fo=137, routed)         1.126     3.530    XDOM_0/CRSM_0/i_y_adr_reg[1]_3
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.105     3.635 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_39/O
                         net (fo=1, routed)           0.000     3.635    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_39_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I0_O)      0.178     3.813 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_18/O
                         net (fo=1, routed)           0.920     4.733    XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_18_n_0
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.252     4.985 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_7/O
                         net (fo=2, routed)           0.583     5.568    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_7_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.673 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_2/O
                         net (fo=1, routed)           0.554     6.227    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_2_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I0_O)        0.105     6.332 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_1/O
                         net (fo=2, routed)           0.440     6.771    XDOM_0/CRSM_0/y_rd_data[3]
    SLICE_X69Y106        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.306     6.870    XDOM_0/CRSM_0/clk_out1
    SLICE_X69Y106        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/C
                         clock pessimism              0.376     7.245    
                         clock uncertainty           -0.113     7.133    
    SLICE_X69Y106        FDRE (Setup_fdre_C_D)       -0.047     7.086    XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.348ns (4.734%)  route 7.003ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 6.972 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.379    -1.080    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X13Y83         FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.348    -0.732 r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/Q
                         net (fo=165, routed)         7.003     6.271    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408     6.972    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/C
                         clock pessimism              0.317     7.289    
                         clock uncertainty           -0.113     7.177    
    SLICE_X8Y13          FDRE (Setup_fdre_C_R)       -0.557     6.620    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.348ns (4.734%)  route 7.003ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 6.972 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.379    -1.080    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X13Y83         FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.348    -0.732 r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/Q
                         net (fo=165, routed)         7.003     6.271    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408     6.972    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[20]/C
                         clock pessimism              0.317     7.289    
                         clock uncertainty           -0.113     7.177    
    SLICE_X8Y13          FDRE (Setup_fdre_C_R)       -0.557     6.620    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[20]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.348ns (4.734%)  route 7.003ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 6.972 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.379    -1.080    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X13Y83         FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.348    -0.732 r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/Q
                         net (fo=165, routed)         7.003     6.271    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408     6.972    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[24]/C
                         clock pessimism              0.317     7.289    
                         clock uncertainty           -0.113     7.177    
    SLICE_X8Y13          FDRE (Setup_fdre_C_R)       -0.557     6.620    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[24]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.348ns (4.734%)  route 7.003ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 6.972 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.379    -1.080    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X13Y83         FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.348    -0.732 r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst_reg/Q
                         net (fo=165, routed)         7.003     6.271    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408     6.972    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/C
                         clock pessimism              0.317     7.289    
                         clock uncertainty           -0.113     7.177    
    SLICE_X8Y13          FDRE (Setup_fdre_C_R)       -0.557     6.620    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 i_wvb_reader_en_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            WVB_READER/hdr_data_reg_reg[2198]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.484ns (6.402%)  route 7.076ns (93.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 6.979 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    clk_120MHz
    SLICE_X51Y104        FDRE                                         r  i_wvb_reader_en_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.379    -0.734 f  i_wvb_reader_en_2_reg/Q
                         net (fo=1, routed)           0.364    -0.370    WVB_READER/RD_CTRL/i_wvb_reader_en_2
    SLICE_X51Y104        LUT2 (Prop_lut2_I1_O)        0.105    -0.265 r  WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_1__2/O
                         net (fo=3411, routed)        6.712     6.447    WVB_READER/RD_CTRL_n_0
    SLICE_X11Y4          FDRE                                         r  WVB_READER/hdr_data_reg_reg[2198]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.415     6.979    WVB_READER/clk_out1
    SLICE_X11Y4          FDRE                                         r  WVB_READER/hdr_data_reg_reg[2198]/C
                         clock pessimism              0.310     7.289    
                         clock uncertainty           -0.113     7.177    
    SLICE_X11Y4          FDRE (Setup_fdre_C_R)       -0.352     6.825    WVB_READER/hdr_data_reg_reg[2198]
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.858ns (23.893%)  route 5.918ns (76.107%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 6.801 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.343    -1.116    XDOM_0/CRSM_0/clk_out1
    SLICE_X65Y113        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.379    -0.737 r  XDOM_0/CRSM_0/i_y_adr_reg[0]/Q
                         net (fo=8, routed)           0.468    -0.269    XDOM_0/CRSM_0/i_y_adr[0]
    SLICE_X65Y110        LUT6 (Prop_lut6_I2_O)        0.105    -0.164 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=77, routed)          0.744     0.580    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.105     0.685 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94/O
                         net (fo=1, routed)           0.554     1.239    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_94_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.105     1.344 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=4, routed)           0.700     2.044    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I2_O)        0.105     2.149 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_9/O
                         net (fo=131, routed)         1.273     3.422    XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_4
    SLICE_X41Y100        LUT5 (Prop_lut5_I2_O)        0.105     3.527 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_53/O
                         net (fo=1, routed)           0.000     3.527    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_53_n_0
    SLICE_X41Y100        MUXF7 (Prop_muxf7_I0_O)      0.178     3.705 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_26/O
                         net (fo=1, routed)           0.966     4.671    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_26_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.252     4.923 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_11/O
                         net (fo=1, routed)           0.000     4.923    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_11_n_0
    SLICE_X54Y102        MUXF7 (Prop_muxf7_I1_O)      0.178     5.101 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_4/O
                         net (fo=1, routed)           0.626     5.727    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_4_n_0
    SLICE_X64Y106        LUT5 (Prop_lut5_I2_O)        0.241     5.968 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_2/O
                         net (fo=2, routed)           0.324     6.292    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_2_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.105     6.397 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_1/O
                         net (fo=2, routed)           0.264     6.661    XDOM_0/CRSM_0/y_rd_data[5]
    SLICE_X65Y106        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.237     6.801    XDOM_0/CRSM_0/clk_out1
    SLICE_X65Y106        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/C
                         clock pessimism              0.394     7.194    
                         clock uncertainty           -0.113     7.082    
    SLICE_X65Y106        FDRE (Setup_fdre_C_D)       -0.042     7.040    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 i_wvb_reader_en_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            WVB_READER/hdr_data_reg_reg[1864]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.484ns (6.474%)  route 6.992ns (93.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 6.973 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    clk_120MHz
    SLICE_X51Y104        FDRE                                         r  i_wvb_reader_en_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.379    -0.734 f  i_wvb_reader_en_2_reg/Q
                         net (fo=1, routed)           0.364    -0.370    WVB_READER/RD_CTRL/i_wvb_reader_en_2
    SLICE_X51Y104        LUT2 (Prop_lut2_I1_O)        0.105    -0.265 r  WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_1__2/O
                         net (fo=3411, routed)        6.628     6.363    WVB_READER/RD_CTRL_n_0
    SLICE_X12Y11         FDRE                                         r  WVB_READER/hdr_data_reg_reg[1864]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.409     6.973    WVB_READER/clk_out1
    SLICE_X12Y11         FDRE                                         r  WVB_READER/hdr_data_reg_reg[1864]/C
                         clock pessimism              0.310     7.283    
                         clock uncertainty           -0.113     7.171    
    SLICE_X12Y11         FDRE (Setup_fdre_C_R)       -0.423     6.748    WVB_READER/hdr_data_reg_reg[1864]
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 i_wvb_reader_en_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            WVB_READER/hdr_data_reg_reg[1550]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 0.484ns (6.478%)  route 6.988ns (93.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 6.972 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    clk_120MHz
    SLICE_X51Y104        FDRE                                         r  i_wvb_reader_en_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.379    -0.734 f  i_wvb_reader_en_2_reg/Q
                         net (fo=1, routed)           0.364    -0.370    WVB_READER/RD_CTRL/i_wvb_reader_en_2
    SLICE_X51Y104        LUT2 (Prop_lut2_I1_O)        0.105    -0.265 r  WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_1__2/O
                         net (fo=3411, routed)        6.624     6.359    WVB_READER/RD_CTRL_n_0
    SLICE_X30Y1          FDRE                                         r  WVB_READER/hdr_data_reg_reg[1550]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408     6.972    WVB_READER/clk_out1
    SLICE_X30Y1          FDRE                                         r  WVB_READER/hdr_data_reg_reg[1550]/C
                         clock pessimism              0.310     7.282    
                         clock uncertainty           -0.113     7.170    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.423     6.747    WVB_READER/hdr_data_reg_reg[1550]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMD32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMS32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMS32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.563    -0.471    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X32Y102        FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.151    -0.180    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/ADDRD4
    SLICE_X34Y101        RAMS32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.833    -0.866    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/WCLK
    SLICE_X34Y101        RAMS32                                       r  waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism              0.432    -0.434    
    SLICE_X34Y101        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.234    waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.635    -0.399    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y14          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[22]/Q
                         net (fo=1, routed)           0.103    -0.132    waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.951    -0.748    waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.342    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155    -0.187    waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 scaler_gen[22].THRESH_SCALER/running_sum_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.748%)  route 0.119ns (23.252%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.561    -0.473    scaler_gen[22].THRESH_SCALER/clk_out1
    SLICE_X39Y148        FDRE                                         r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.213    scaler_gen[22].THRESH_SCALER/running_sum_1_reg__0[2]
    SLICE_X39Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.053 r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[0]_i_2__38/CO[3]
                         net (fo=1, routed)           0.000    -0.053    scaler_gen[22].THRESH_SCALER/running_sum_1_reg[0]_i_2__38_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.014 r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[4]_i_1__38/CO[3]
                         net (fo=1, routed)           0.001    -0.014    scaler_gen[22].THRESH_SCALER/running_sum_1_reg[4]_i_1__38_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.040 r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]_i_1__38/O[0]
                         net (fo=1, routed)           0.000     0.040    scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]_i_1__38_n_7
    SLICE_X39Y150        FDRE                                         r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.918    -0.782    scaler_gen[22].THRESH_SCALER/clk_out1
    SLICE_X39Y150        FDRE                                         r  scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]/C
                         clock pessimism              0.661    -0.121    
    SLICE_X39Y150        FDRE (Hold_fdre_C_D)         0.105    -0.016    scaler_gen[22].THRESH_SCALER/running_sum_1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X1Y1      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X1Y1      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y6      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y6      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y31     HBUF_CTRL_0/READER_DPRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y31     HBUF_CTRL_0/READER_DPRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X1Y0      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X1Y0      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y4      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y4      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y14     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y14     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y14     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y14     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X14Y35     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X14Y35     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X54Y15     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y16     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y16     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y16     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X58Y16     waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X72Y75     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X72Y75     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ddr3_idelay_clk_wiz
  To Clock:  clk_out2_ddr3_idelay_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.643ns (26.399%)  route 1.793ns (73.601%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           1.121     5.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X7Y132         LUT6 (Prop_lut6_I3_O)        0.105     5.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.672     6.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X5Y132         LUT2 (Prop_lut2_I0_O)        0.105     6.477 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     6.477    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[6]
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.032     8.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.643ns (26.431%)  route 1.790ns (73.569%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           1.121     5.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X7Y132         LUT6 (Prop_lut6_I3_O)        0.105     5.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.669     6.369    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X5Y132         LUT6 (Prop_lut6_I2_O)        0.105     6.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2/O
                         net (fo=1, routed)           0.000     6.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[10]
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.033     8.985    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.657ns (26.819%)  route 1.793ns (73.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           1.121     5.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X7Y132         LUT6 (Prop_lut6_I3_O)        0.105     5.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.672     6.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X5Y132         LUT3 (Prop_lut3_I0_O)        0.119     6.491 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.491    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[7]
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.069     9.021    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.630ns (33.470%)  route 1.252ns (66.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.398     4.439 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.625     5.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X10Y132        LUT2 (Prop_lut2_I0_O)        0.232     5.296 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.628     5.923    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X7Y132         FDRE (Setup_fdre_C_R)       -0.352     8.600    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.630ns (33.470%)  route 1.252ns (66.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.398     4.439 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.625     5.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X10Y132        LUT2 (Prop_lut2_I0_O)        0.232     5.296 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.628     5.923    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X7Y132         FDRE (Setup_fdre_C_R)       -0.352     8.600    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.630ns (33.470%)  route 1.252ns (66.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.398     4.439 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.625     5.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X10Y132        LUT2 (Prop_lut2_I0_O)        0.232     5.296 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.628     5.923    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X7Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X7Y132         FDRE (Setup_fdre_C_R)       -0.352     8.600    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.643ns (28.825%)  route 1.588ns (71.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           1.121     5.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X7Y132         LUT6 (Prop_lut6_I3_O)        0.105     5.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.467     6.167    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.105     6.272 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     6.272    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[8]
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.032     8.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.666ns (29.551%)  route 1.588ns (70.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 8.863 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           1.121     5.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X7Y132         LUT6 (Prop_lut6_I3_O)        0.105     5.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.467     6.167    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I1_O)        0.128     6.295 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     6.295    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[9]
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.319     8.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X5Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.202     9.065    
                         clock uncertainty           -0.113     8.952    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.069     9.021    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.630ns (37.436%)  route 1.053ns (62.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 8.795 - 5.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.398     4.439 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.625     5.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X10Y132        LUT2 (Prop_lut2_I0_O)        0.232     5.296 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.428     5.724    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.251     8.795    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X8Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.202     8.997    
                         clock uncertainty           -0.113     8.884    
    SLICE_X8Y132         FDRE (Setup_fdre_C_R)       -0.423     8.461    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.859ns (42.163%)  route 1.178ns (57.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 8.794 - 5.000 ) 
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.347     4.027    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    XADC_X0Y0            XADC                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.859     4.886 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DO[4]
                         net (fo=1, routed)           1.178     6.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do[4]
    SLICE_X13Y131        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.250     8.794    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y131        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                         clock pessimism              0.202     8.996    
                         clock uncertainty           -0.113     8.883    
    SLICE_X13Y131        FDRE (Setup_fdre_C_D)       -0.078     8.805    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  2.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.164     1.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     1.824    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.830     1.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.357     1.604    
    SLICE_X12Y132        FDRE (Hold_fdre_C_D)         0.060     1.664    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.624%)  route 0.131ns (41.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.745 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.131     1.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X10Y132        LUT5 (Prop_lut5_I3_O)        0.045     1.922 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X10Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.830     1.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X10Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.322     1.639    
    SLICE_X10Y132        FDRE (Hold_fdre_C_D)         0.121     1.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.257%)  route 0.133ns (41.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y132         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.133     1.879    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X10Y132        LUT4 (Prop_lut4_I1_O)        0.045     1.924 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     1.924    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X10Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.830     1.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X10Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.322     1.639    
    SLICE_X10Y132        FDRE (Hold_fdre_C_D)         0.120     1.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y199        FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.114     1.949    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X21Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X21Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism             -0.350     1.707    
    SLICE_X21Y199        FDPE (Hold_fdpe_C_D)         0.070     1.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.316%)  route 0.101ns (41.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X21Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.101     1.936    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.347     1.710    
    SLICE_X22Y199        FDPE (Hold_fdpe_C_D)         0.047     1.757    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.689%)  route 0.112ns (44.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y199        FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/Q
                         net (fo=1, routed)           0.112     1.947    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][4]
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                         clock pessimism             -0.363     1.694    
    SLICE_X20Y199        FDPE (Hold_fdpe_C_D)         0.070     1.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199        FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/Q
                         net (fo=1, routed)           0.118     1.953    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][12]
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                         clock pessimism             -0.363     1.694    
    SLICE_X22Y199        FDPE (Hold_fdpe_C_D)         0.075     1.769    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.099     1.869    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831     1.963    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism             -0.343     1.619    
    SLICE_X12Y133        FDRE (Hold_fdre_C_D)         0.052     1.671    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.313%)  route 0.108ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.822 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                         net (fo=1, routed)           0.108     1.930    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X20Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                         clock pessimism             -0.347     1.710    
    SLICE_X20Y199        FDPE (Hold_fdpe_C_D)         0.017     1.727    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.747%)  route 0.121ns (46.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199        FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                         net (fo=1, routed)           0.121     1.956    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][11]
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.925     2.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X22Y199        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                         clock pessimism             -0.363     1.694    
    SLICE_X22Y199        FDPE (Hold_fdpe_C_D)         0.047     1.741    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y142     delayctrl_rst_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X9Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y142     delayctrl_rst_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y132     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y132    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y132    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y132    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y132    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.083       0.491      BUFGCTRL_X0Y2    IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.083       211.277    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.778       1.185      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.778       210.582    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ddr3_idelay_clk_wiz
  To Clock:  clkfbout_ddr3_idelay_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y4    DDR3_IDELAY_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y5    IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y20   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.594ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 3.357ns (75.187%)  route 1.108ns (24.813%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.108     7.736    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    A8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.035 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.035    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.714 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 12.594    

Slack (MET) :             12.597ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 3.357ns (75.243%)  route 1.105ns (24.757%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.105     7.732    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    A7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.031 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.031    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.710 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y177        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 12.597    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 3.357ns (75.401%)  route 1.095ns (24.599%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.095     7.723    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.022 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.022    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.701 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.701    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.700ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 3.357ns (76.986%)  route 1.004ns (23.014%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.491ns = ( 8.030 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.004     7.631    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.930 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.930    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.609 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.609    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.342    23.414    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.666    
                         clock uncertainty           -0.225    23.442    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.310    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.310    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                 12.700    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 3.357ns (77.327%)  route 0.984ns (22.673%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.984     7.612    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    F9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.911 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.911    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.590 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.590    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 3.357ns (77.411%)  route 0.980ns (22.589%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.980     7.608    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    F10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.907 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.907    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.586    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 3.357ns (77.488%)  route 0.975ns (22.512%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.975     7.603    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    E8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.902 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.902    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.581 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.581    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 3.357ns (79.692%)  route 0.855ns (20.308%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.855     7.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.782 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.782    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.461    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 12.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.359ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.585ns  (logic 1.068ns (67.363%)  route 0.517ns (32.637%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.517    64.631    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.315 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.315    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.558 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.558    
  -------------------------------------------------------------------
                         slack                                 46.359    

Slack (MET) :             46.422ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.648ns  (logic 1.068ns (64.795%)  route 0.580ns (35.205%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.580    64.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    E8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.378    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.621 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.621    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.621    
  -------------------------------------------------------------------
                         slack                                 46.422    

Slack (MET) :             46.428ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.654ns  (logic 1.068ns (64.590%)  route 0.586ns (35.410%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.586    64.699    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.383 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.383    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.626 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.626    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          65.626    
  -------------------------------------------------------------------
                         slack                                 46.428    

Slack (MET) :             46.434ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.657ns  (logic 1.068ns (64.441%)  route 0.589ns (35.559%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.589    64.703    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    F9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.387    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.630 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.630    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.630    
  -------------------------------------------------------------------
                         slack                                 46.434    

Slack (MET) :             46.434ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.658ns  (logic 1.068ns (64.430%)  route 0.590ns (35.569%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.590    64.703    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    F10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.387    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.630 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.630    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.630    
  -------------------------------------------------------------------
                         slack                                 46.434    

Slack (MET) :             46.485ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.711ns  (logic 1.068ns (62.413%)  route 0.643ns (37.587%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.643    64.757    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.440 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.440    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.683    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.684    
  -------------------------------------------------------------------
                         slack                                 46.485    

Slack (MET) :             46.491ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.716ns  (logic 1.068ns (62.255%)  route 0.648ns (37.745%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.648    64.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    A7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.445 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.445    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.688 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.688    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y177        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          65.688    
  -------------------------------------------------------------------
                         slack                                 46.491    

Slack (MET) :             46.499ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.724ns  (logic 1.068ns (61.954%)  route 0.656ns (38.046%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.656    64.769    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    A8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.453 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.453    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.696 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.696    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y178        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          65.696    
  -------------------------------------------------------------------
                         slack                                 46.499    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 3.357ns (58.544%)  route 2.377ns (41.456%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.377     9.005    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.304 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.304    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.983 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.983    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 3.357ns (59.911%)  route 2.246ns (40.089%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 8.036 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.246     8.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    E12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.173 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.173    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.852 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.852    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357    23.420    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.672    
                         clock uncertainty           -0.225    23.448    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.316    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.316    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.760ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 3.357ns (63.244%)  route 1.951ns (36.756%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.951     8.579    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    E10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.878 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.557 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                 11.760    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 3.357ns (64.595%)  route 1.840ns (35.405%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.840     8.468    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    F12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.767 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.767    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.446 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.446    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.981ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 3.357ns (66.034%)  route 1.727ns (33.966%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.727     8.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    C12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.654 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.654    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.333 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 11.981    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 3.357ns (67.950%)  route 1.583ns (32.050%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.583     8.211    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    B10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.510 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.510    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.189 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.189    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y192        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 3.357ns (69.641%)  route 1.463ns (30.359%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.463     8.091    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    A10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.390 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.390    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.069 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.069    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 3.357ns (71.545%)  route 1.335ns (28.455%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.573     6.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.379     6.628 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.335     7.963    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    C11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.262 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.262    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.941 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y189        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 12.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.610ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.833ns  (logic 1.068ns (58.260%)  route 0.765ns (41.740%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.765    64.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    C11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.562 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.562    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.805 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.805    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y189        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.806    
  -------------------------------------------------------------------
                         slack                                 46.610    

Slack (MET) :             46.678ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.900ns  (logic 1.068ns (56.197%)  route 0.832ns (43.803%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.832    64.946    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    A10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.630 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.630    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.873 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.873    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.279    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.914    
                         clock uncertainty            0.225    19.139    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.195    
                         arrival time                          65.873    
  -------------------------------------------------------------------
                         slack                                 46.678    

Slack (MET) :             46.741ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.963ns  (logic 1.068ns (54.396%)  route 0.895ns (45.604%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.895    65.009    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    B10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.693 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.693    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.936 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.936    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.279    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.914    
                         clock uncertainty            0.225    19.139    
    ILOGIC_X1Y192        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.195    
                         arrival time                          65.936    
  -------------------------------------------------------------------
                         slack                                 46.741    

Slack (MET) :             46.811ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.035ns  (logic 1.068ns (52.489%)  route 0.967ns (47.511%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.967    65.080    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    C12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.764 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.007    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          66.007    
  -------------------------------------------------------------------
                         slack                                 46.811    

Slack (MET) :             46.873ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.098ns  (logic 1.068ns (50.905%)  route 1.030ns (49.095%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.030    65.143    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    F12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.827 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.827    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.070    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.070    
  -------------------------------------------------------------------
                         slack                                 46.873    

Slack (MET) :             46.927ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.152ns  (logic 1.068ns (49.628%)  route 1.084ns (50.372%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.084    65.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    E10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.881 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.881    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.124 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.124    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.124    
  -------------------------------------------------------------------
                         slack                                 46.927    

Slack (MET) :             47.100ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.324ns  (logic 1.068ns (45.949%)  route 1.256ns (54.051%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.256    65.370    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    E12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    66.054 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    66.054    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.297 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.297    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          66.297    
  -------------------------------------------------------------------
                         slack                                 47.100    

Slack (MET) :             47.162ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.387ns  (logic 1.068ns (44.739%)  route 1.319ns (55.261%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.661    63.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X71Y182        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDRE (Prop_fdre_C_Q)         0.141    64.113 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.319    65.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    66.117 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    66.117    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.360 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.360    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.360    
  -------------------------------------------------------------------
                         slack                                 47.162    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.731ns  (mem_refclk rise@3.077ns - sync_pulse rise@1.346ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 7.648 - 3.077 ) 
    Source Clock Delay      (SCD):    4.322ns = ( 5.668 - 1.346 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.346     1.346 r  
    J4                                                0.000     1.346 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     1.346    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     2.233 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     3.941    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     4.023 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     5.426    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     2.507 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     3.945    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.026 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     5.591    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.668 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     6.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     7.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.252     7.900    
                         clock uncertainty           -0.201     7.699    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     7.517    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.346ns  (mem_refclk rise@3.077ns - sync_pulse fall@4.423ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 7.927 - 3.077 ) 
    Source Clock Delay      (SCD):    4.070ns = ( 8.493 - 4.423 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.423     4.423 f  
    J4                                                0.000     4.423 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     4.423    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.270 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     6.887    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.965 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.263    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     5.522 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     6.890    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.967 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     8.420    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.493 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     8.994    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     7.927    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.252     7.675    
                         clock uncertainty            0.201     7.876    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     8.050    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -8.050    
                         arrival time                           8.994    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@9.231ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.064ns = ( 19.372 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      9.231     9.231 r  
    J4                                                0.000     9.231 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     9.231    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887    10.118 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708    11.826    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082    11.908 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    13.310    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918    10.392 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438    11.830    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.911 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    13.476    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.553 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    14.075    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    16.501 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.802 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.802    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    19.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.339    19.711    
                         clock uncertainty           -0.056    19.655    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    19.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.246ns  (logic 0.466ns (14.355%)  route 2.780ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.780    16.670    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.137ns  (logic 0.466ns (14.853%)  route 2.671ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.671    16.562    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.020ns  (logic 0.466ns (15.432%)  route 2.554ns (84.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.554    16.444    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.902ns  (logic 0.466ns (16.058%)  route 2.436ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.436    16.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.784ns  (logic 0.466ns (16.737%)  route 2.318ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.318    16.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.666ns  (logic 0.466ns (17.476%)  route 2.200ns (82.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.200    16.091    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.053    
                         clock uncertainty           -0.056    19.997    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.481    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.549ns  (logic 0.466ns (18.283%)  route 2.083ns (81.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.083    15.973    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.053    
                         clock uncertainty           -0.056    19.997    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.481    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.310ns  (logic 0.466ns (20.173%)  route 1.844ns (79.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.844    15.734    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.052    
                         clock uncertainty           -0.056    19.996    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.480    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.192ns  (logic 0.466ns (21.257%)  route 1.726ns (78.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.726    15.616    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y160        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  3.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.272ns (29.946%)  route 0.636ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.636     4.971    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.331    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.890    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.235 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.235    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.586    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.435     4.151    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.140    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.272ns (28.055%)  route 0.698ns (71.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.698     5.032    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.331    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.890    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           5.032    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.272ns (26.376%)  route 0.759ns (73.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.759     5.094    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.272ns (24.886%)  route 0.821ns (75.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.821     5.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.272ns (22.409%)  route 0.942ns (77.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.942     5.277    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.277    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.272ns (21.325%)  route 1.003ns (78.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.003     5.338    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.272ns (20.341%)  route 1.065ns (79.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.065     5.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.400    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.272ns (19.444%)  route 1.127ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.127     5.462    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.462    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.272ns (18.622%)  route 1.189ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.189     5.524    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.524    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@9.231ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 19.362 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.231     9.231 r  
    J4                                                0.000     9.231 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     9.231    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887    10.118 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708    11.826    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082    11.908 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    13.310    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918    10.392 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438    11.830    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.911 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    13.476    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.553 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    14.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    16.490 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.791 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.791    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    19.362    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.338    19.700    
                         clock uncertainty           -0.056    19.644    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    19.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -16.791    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.106ns  (logic 0.466ns (22.127%)  route 1.640ns (77.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.640    15.519    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.012ns  (logic 0.466ns (23.165%)  route 1.546ns (76.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.546    15.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.997ns  (logic 0.466ns (23.333%)  route 1.531ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.531    15.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.378%)  route 1.446ns (75.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 19.693 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.446    15.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    19.693    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.031    
                         clock uncertainty           -0.056    19.975    
    OLOGIC_X1Y168        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.459    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.459    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.901ns  (logic 0.466ns (24.517%)  route 1.435ns (75.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.435    15.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.879ns  (logic 0.466ns (24.799%)  route 1.413ns (75.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.413    15.292    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.030    
                         clock uncertainty           -0.056    19.974    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.458    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.879ns  (logic 0.466ns (24.794%)  route 1.413ns (75.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.413    15.293    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.784ns  (logic 0.466ns (26.115%)  route 1.318ns (73.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.318    15.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.030    
                         clock uncertainty           -0.056    19.974    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.458    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.781ns  (logic 0.466ns (26.165%)  route 1.315ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.315    15.194    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  4.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.272ns (30.187%)  route 0.629ns (69.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.629     4.957    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.957    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.272ns (29.881%)  route 0.638ns (70.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.638     4.966    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.228 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.228    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.433     4.144    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.133    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.272ns (28.529%)  route 0.681ns (71.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.681     5.009    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.272ns (28.252%)  route 0.691ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.691     5.019    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.272ns (27.955%)  route 0.701ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.701     5.029    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.272ns (26.795%)  route 0.743ns (73.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.743     5.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.272ns (26.677%)  route 0.748ns (73.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.748     5.075    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.272ns (26.551%)  route 0.752ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.752     5.080    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.080    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.272ns (26.261%)  route 0.764ns (73.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.764     5.092    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.320    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.879    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.064ns = ( 13.218 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.648 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.218    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.339    13.557    
                         clock uncertainty           -0.056    13.501    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.466ns (17.893%)  route 2.138ns (82.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.138     9.875    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.466ns (18.670%)  route 2.030ns (81.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.030     9.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.466ns (19.591%)  route 1.913ns (80.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.913     9.649    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y184        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.466ns (20.106%)  route 1.852ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.852     9.588    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y175        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.466ns (20.607%)  route 1.795ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.795     9.532    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.321    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  3.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.272ns (29.782%)  route 0.641ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.641     4.976    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.328    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.235 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.235    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.586    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.435     4.151    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.140    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.272ns (27.618%)  route 0.713ns (72.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.713     5.048    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.328    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.048    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.272ns (26.186%)  route 0.767ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.767     5.102    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y179        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.880%)  route 0.779ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.779     5.114    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y180        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.114    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.272ns (24.454%)  route 0.840ns (75.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.840     5.175    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.175    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 13.208 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.637 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.637    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.338    13.546    
                         clock uncertainty           -0.056    13.490    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.466ns (21.255%)  route 1.726ns (78.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.726     9.452    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.324    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.466ns (24.191%)  route 1.460ns (75.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 13.560 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.460     9.186    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    13.560    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.898    
                         clock uncertainty           -0.056    13.842    
    OLOGIC_X1Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.367%)  route 1.446ns (75.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 13.560 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.446     9.172    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    13.560    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.898    
                         clock uncertainty           -0.056    13.842    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.466ns (25.100%)  route 1.391ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.391     9.116    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.897    
                         clock uncertainty           -0.056    13.841    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.466ns (25.305%)  route 1.376ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.376     9.101    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.324    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  4.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.272ns (29.425%)  route 0.652ns (70.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.652     4.980    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.228 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.228    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.433     4.144    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.133    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.315%)  route 0.656ns (70.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.656     4.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.683     5.011    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y190        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y190        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y190        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.272ns (28.242%)  route 0.691ns (71.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.691     5.019    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.885    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.065%)  route 0.733ns (72.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.733     5.061    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.328    
    OLOGIC_X1Y197        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.041ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 XDOM_0/pg_optype_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        3.343ns  (logic 0.643ns (19.233%)  route 2.700ns (80.767%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y109                                     0.000     0.000 r  XDOM_0/pg_optype_reg/C
    SLICE_X70Y109        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  XDOM_0/pg_optype_reg/Q
                         net (fo=4, routed)           2.468     2.901    DDR3_MUX/xdom_pg_optype
    SLICE_X46Y167        LUT4 (Prop_lut4_I3_O)        0.105     3.006 r  DDR3_MUX/FSM_sequential_app_fsm[1]_i_2/O
                         net (fo=1, routed)           0.232     3.238    DDR3_TRANSFER_0/PG_TRANS_CTRL/ddr3_pg_optype
    SLICE_X46Y168        LUT6 (Prop_lut6_I2_O)        0.105     3.343 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     3.343    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm[1]_i_1_n_0
    SLICE_X46Y168        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X46Y168        FDRE (Setup_fdre_C_D)        0.076    12.384    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 XDOM_0/pg_optype_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        3.010ns  (logic 0.538ns (17.876%)  route 2.472ns (82.124%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y109                                     0.000     0.000 r  XDOM_0/pg_optype_reg/C
    SLICE_X70Y109        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  XDOM_0/pg_optype_reg/Q
                         net (fo=4, routed)           2.472     2.905    DDR3_MUX/xdom_pg_optype
    SLICE_X46Y167        LUT6 (Prop_lut6_I3_O)        0.105     3.010 r  DDR3_MUX/i_optype_i_1/O
                         net (fo=1, routed)           0.000     3.010    DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg_1
    SLICE_X46Y167        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X46Y167        FDRE (Setup_fdre_C_D)        0.072    12.380    DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_MUX/XREQSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.239%)  route 1.430ns (76.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152                                     0.000     0.000 r  XDOM_0/pg_req_reg/C
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  XDOM_0/pg_req_reg/Q
                         net (fo=3, routed)           1.430     1.863    DDR3_MUX/XREQSYNC/ff_reg[0]_0[0]
    SLICE_X60Y180        FDRE                                         r  DDR3_MUX/XREQSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X60Y180        FDRE (Setup_fdre_C_D)       -0.070    12.238    DDR3_MUX/XREQSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.431ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.909ns  (logic 0.484ns (25.360%)  route 1.425ns (74.640%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[1]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[1]/Q
                         net (fo=2, routed)           1.425     1.804    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[1]
    SLICE_X63Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.909 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[2]
    SLICE_X63Y153        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X63Y153        FDRE (Setup_fdre_C_D)        0.032    12.340    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.797ns  (logic 0.484ns (26.938%)  route 1.313ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[0]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[0]/Q
                         net (fo=2, routed)           1.313     1.692    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[0]
    SLICE_X63Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.797 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[1]
    SLICE_X63Y153        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X63Y153        FDRE (Setup_fdre_C_D)        0.030    12.338    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             10.581ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.757ns  (logic 0.484ns (27.551%)  route 1.273ns (72.449%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[9]/C
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[9]/Q
                         net (fo=2, routed)           1.273     1.652    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[9]
    SLICE_X43Y112        LUT5 (Prop_lut5_I1_O)        0.105     1.757 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.757    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[10]
    SLICE_X43Y112        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X43Y112        FDRE (Setup_fdre_C_D)        0.030    12.338    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 10.581    

Slack (MET) :             10.631ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.749ns  (logic 0.538ns (30.758%)  route 1.211ns (69.242%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[25]/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  XDOM_0/pg_req_addr_16b_reg[25]/Q
                         net (fo=2, routed)           1.211     1.644    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[25]
    SLICE_X38Y117        LUT6 (Prop_lut6_I1_O)        0.105     1.749 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     1.749    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[26]
    SLICE_X38Y117        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)        0.072    12.380    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.632ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[24]/C
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[24]/Q
                         net (fo=2, routed)           1.225     1.604    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[24]
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.105     1.709 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     1.709    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[25]
    SLICE_X40Y116        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X40Y116        FDRE (Setup_fdre_C_D)        0.033    12.341    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                 10.632    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.678ns  (logic 0.484ns (28.838%)  route 1.194ns (71.162%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[18]/C
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[18]/Q
                         net (fo=2, routed)           1.194     1.573    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[18]
    SLICE_X42Y114        LUT6 (Prop_lut6_I1_O)        0.105     1.678 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.678    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[19]
    SLICE_X42Y114        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X42Y114        FDRE (Setup_fdre_C_D)        0.074    12.382    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 10.704    

Slack (MET) :             10.713ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.667ns  (logic 0.484ns (29.031%)  route 1.183ns (70.969%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[2]/C
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[2]/Q
                         net (fo=2, routed)           1.183     1.562    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_0[2]
    SLICE_X42Y111        LUT5 (Prop_lut5_I1_O)        0.105     1.667 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.667    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[3]
    SLICE_X42Y111        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X42Y111        FDRE (Setup_fdre_C_D)        0.072    12.380    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                 10.713    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ddr3_idelay_clk_wiz
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.454ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.887ns  (logic 0.433ns (11.139%)  route 3.454ns (88.861%))
  Logic Levels:           0  
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.576ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.433     4.475 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.454     7.929    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X12Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.250    25.576    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.063    25.639    
                         clock uncertainty           -0.251    25.388    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)       -0.004    25.384    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 17.454    

Slack (MET) :             17.501ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.845ns  (logic 0.379ns (9.858%)  route 3.466ns (90.142%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.579ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.379     4.420 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.466     7.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X12Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.253    25.579    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.063    25.642    
                         clock uncertainty           -0.251    25.391    
    SLICE_X12Y137        FDRE (Setup_fdre_C_D)       -0.004    25.387    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 17.501    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.803ns  (logic 0.379ns (9.966%)  route 3.424ns (90.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.379     4.420 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.424     7.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X13Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.251    25.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.063    25.640    
                         clock uncertainty           -0.251    25.389    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.032    25.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.751ns  (logic 0.379ns (10.104%)  route 3.372ns (89.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.579ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.379     4.420 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.372     7.792    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X13Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.253    25.579    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.063    25.642    
                         clock uncertainty           -0.251    25.391    
    SLICE_X13Y137        FDRE (Setup_fdre_C_D)       -0.032    25.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                 17.566    

Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.716ns  (logic 0.433ns (11.652%)  route 3.283ns (88.348%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.579ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.433     4.475 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.283     7.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X15Y138        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.253    25.579    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y138        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.063    25.642    
                         clock uncertainty           -0.251    25.391    
    SLICE_X15Y138        FDRE (Setup_fdre_C_D)       -0.032    25.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.722ns  (logic 0.433ns (11.633%)  route 3.289ns (88.367%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.433     4.475 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.289     7.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X14Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.251    25.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.063    25.640    
                         clock uncertainty           -0.251    25.389    
    SLICE_X14Y135        FDRE (Setup_fdre_C_D)       -0.004    25.385    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 17.620    

Slack (MET) :             17.661ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.655ns  (logic 0.433ns (11.847%)  route 3.222ns (88.153%))
  Logic Levels:           0  
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.433     4.475 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.222     7.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X15Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.252    25.578    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.063    25.641    
                         clock uncertainty           -0.251    25.390    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)       -0.032    25.358    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 17.661    

Slack (MET) :             17.750ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.595ns  (logic 0.379ns (10.541%)  route 3.216ns (89.459%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.579ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.379     4.420 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.216     7.637    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X14Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.253    25.579    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.063    25.642    
                         clock uncertainty           -0.251    25.391    
    SLICE_X14Y137        FDRE (Setup_fdre_C_D)       -0.004    25.387    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 17.750    

Slack (MET) :             17.884ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.431ns  (logic 0.379ns (11.045%)  route 3.052ns (88.955%))
  Logic Levels:           0  
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y133         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.379     4.421 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.052     7.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X9Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.252    25.578    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X9Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.063    25.641    
                         clock uncertainty           -0.251    25.390    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.032    25.358    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 17.884    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.441ns  (logic 0.379ns (11.013%)  route 3.062ns (88.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y133         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.379     4.421 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.062     7.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X8Y135         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.251    25.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X8Y135         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.063    25.640    
                         clock uncertainty           -0.251    25.389    
    SLICE_X8Y135         FDRE (Setup_fdre_C_D)       -0.004    25.385    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 17.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.141ns (8.182%)  route 1.582ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.582     3.328    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X14Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.833     2.988    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.041     2.947    
                         clock uncertainty            0.251     3.198    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.060     3.258    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.141ns (7.979%)  route 1.626ns (92.021%))
  Logic Levels:           0  
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.626     3.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X13Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X13Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.075     3.272    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.141ns (7.983%)  route 1.625ns (92.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y133         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.625     3.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X8Y135         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X8Y135         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.060     3.257    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.141ns (7.888%)  route 1.646ns (92.112%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X9Y133         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.646     3.393    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X9Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X9Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.075     3.272    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.164ns (9.156%)  route 1.627ns (90.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.627     3.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X15Y138        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.835     2.990    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y138        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.041     2.949    
                         clock uncertainty            0.251     3.200    
    SLICE_X15Y138        FDRE (Hold_fdre_C_D)         0.075     3.275    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.141ns (7.910%)  route 1.642ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X13Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.642     3.387    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X12Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.833     2.988    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X12Y137        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.041     2.947    
                         clock uncertainty            0.251     3.198    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.060     3.258    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.164ns (9.127%)  route 1.633ns (90.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X10Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.633     3.402    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X10Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X10Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X10Y135        FDRE (Hold_fdre_C_D)         0.060     3.257    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.164ns (9.074%)  route 1.643ns (90.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.643     3.413    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X14Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X14Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X14Y135        FDRE (Hold_fdre_C_D)         0.060     3.257    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.164ns (8.977%)  route 1.663ns (91.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.663     3.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X15Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X15Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X15Y136        FDRE (Hold_fdre_C_D)         0.075     3.272    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.164ns (8.932%)  route 1.672ns (91.068%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X10Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.672     3.441    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X11Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.831     2.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X11Y136        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.041     2.946    
                         clock uncertainty            0.251     3.197    
    SLICE_X11Y136        FDRE (Hold_fdre_C_D)         0.075     3.272    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.600ns (12.312%)  route 4.273ns (87.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.932     2.167    CAL_PULSER_0/cal_trig_pol
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.252     2.419 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_6/O
                         net (fo=1, routed)           1.342     3.760    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[2]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.608     5.900    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.607ns (12.720%)  route 4.165ns (87.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.711     1.946    CAL_PULSER_0/cal_trig_pol
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.259     2.205 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_2/O
                         net (fo=1, routed)           1.454     3.659    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[6]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.608     5.900    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.606ns (12.787%)  route 4.133ns (87.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.784     2.019    CAL_PULSER_0/cal_trig_pol
    SLICE_X5Y143         LUT2 (Prop_lut2_I0_O)        0.258     2.277 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_4/O
                         net (fo=1, routed)           1.349     3.626    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[4]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.611     5.897    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.590ns (13.099%)  route 3.914ns (86.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.452     1.687    CAL_PULSER_0/cal_trig_pol
    SLICE_X5Y143         LUT2 (Prop_lut2_I0_O)        0.242     1.929 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_8/O
                         net (fo=1, routed)           1.463     3.391    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[0]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.619     5.889    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.587ns (12.660%)  route 4.049ns (87.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.932     2.167    CAL_PULSER_0/cal_trig_pol
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.239     2.406 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_5/O
                         net (fo=1, routed)           1.118     3.524    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[3]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     6.059    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.587ns (13.043%)  route 3.913ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.784     2.019    CAL_PULSER_0/cal_trig_pol
    SLICE_X5Y143         LUT2 (Prop_lut2_I0_O)        0.239     2.258 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_3/O
                         net (fo=1, routed)           1.130     3.388    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[5]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.449     6.059    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.379ns (8.550%)  route 4.054ns (91.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 7.148 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.091ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.368    -1.091    XDOM_0/clk_out1
    SLICE_X64Y97         FDRE                                         r  XDOM_0/discr_io_reset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.379    -0.712 r  XDOM_0/discr_io_reset_reg[23]/Q
                         net (fo=2, routed)           4.054     3.341    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.477     7.148    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.040     7.188    
                         clock uncertainty           -0.656     6.532    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.026    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.587ns (13.302%)  route 3.826ns (86.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.711     1.946    CAL_PULSER_0/cal_trig_pol
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.239     2.185 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_1/O
                         net (fo=1, routed)           1.115     3.300    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[7]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.449     6.059    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 XDOM_0/fpga_cal_trig_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.587ns (13.555%)  route 3.744ns (86.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 7.125 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.113ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.346    -1.113    XDOM_0/clk_out1
    SLICE_X60Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.348    -0.765 r  XDOM_0/fpga_cal_trig_pol_reg/Q
                         net (fo=10, routed)          2.452     1.687    CAL_PULSER_0/cal_trig_pol
    SLICE_X5Y143         LUT2 (Prop_lut2_I0_O)        0.239     1.926 r  CAL_PULSER_0/PULSER_OUT_DIFF_i_7/O
                         net (fo=1, routed)           1.292     3.218    CAL_PULSER_0/PULSER_OUT_DIFF/inst/data_out_from_device[1]
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.454     7.125    CAL_PULSER_0/PULSER_OUT_DIFF/inst/clk_div_in
    OLOGIC_X0Y176        OSERDESE2                                    r  CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.040     7.165    
                         clock uncertainty           -0.656     6.508    
    OLOGIC_X0Y176        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     6.059    CAL_PULSER_0/PULSER_OUT_DIFF/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.433ns (10.166%)  route 3.826ns (89.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 7.146 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.091ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.368    -1.091    XDOM_0/clk_out1
    SLICE_X66Y99         FDRE                                         r  XDOM_0/discr_io_reset_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.433    -0.658 r  XDOM_0/discr_io_reset_reg[21]/Q
                         net (fo=2, routed)           3.826     3.168    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.475     7.146    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.040     7.186    
                         clock uncertainty           -0.656     6.530    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.024    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 XDOM_0/fpga_cal_trig_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            CAL_PULSER_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.388ns (26.909%)  route 1.054ns (73.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.251    -1.518    XDOM_0/clk_out1
    SLICE_X35Y107        FDRE                                         r  XDOM_0/fpga_cal_trig_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.304    -1.214 r  XDOM_0/fpga_cal_trig_width_reg[5]/Q
                         net (fo=2, routed)           1.054    -0.161    CAL_PULSER_0/PEDGE_TRIG/Q[5]
    SLICE_X31Y106        LUT6 (Prop_lut6_I3_O)        0.084    -0.077 r  CAL_PULSER_0/PEDGE_TRIG/cnt[5]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.077    CAL_PULSER_0/cnt[5]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.364    -0.982    CAL_PULSER_0/ff_reg[0]
    SLICE_X31Y106        FDRE                                         r  CAL_PULSER_0/cnt_reg[5]/C
                         clock pessimism             -0.040    -1.022    
                         clock uncertainty            0.656    -0.366    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.222    -0.144    CAL_PULSER_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.431ns (26.792%)  route 1.178ns (73.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.236    -1.533    XDOM_0/clk_out1
    SLICE_X62Y107        FDRE                                         r  XDOM_0/pulser_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.347    -1.186 r  XDOM_0/pulser_width_reg[1]/Q
                         net (fo=2, routed)           1.178    -0.009    PULSER_0/PEDGE_TRIG/Q[1]
    SLICE_X38Y107        LUT6 (Prop_lut6_I2_O)        0.084     0.075 r  PULSER_0/PEDGE_TRIG/cnt[1]_i_1__53/O
                         net (fo=1, routed)           0.000     0.075    PULSER_0/cnt[1]
    SLICE_X38Y107        FDRE                                         r  PULSER_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.362    -0.984    PULSER_0/ff_reg[0]
    SLICE_X38Y107        FDRE                                         r  PULSER_0/cnt_reg[1]/C
                         clock pessimism             -0.040    -1.024    
                         clock uncertainty            0.656    -0.368    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.275    -0.093    PULSER_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.304ns (19.613%)  route 1.246ns (80.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -1.374ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.396    -1.374    XDOM_0/clk_out1
    SLICE_X44Y34         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.304    -1.070 r  XDOM_0/discr_bitslip_1_reg[3]/Q
                         net (fo=1, routed)           1.246     0.176    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y34         ISERDESE2                                    r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.588    -0.759    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y34         ISERDESE2                                    r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.040    -0.799    
                         clock uncertainty            0.656    -0.142    
    ILOGIC_X1Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147     0.005    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.431ns (26.355%)  route 1.204ns (73.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.236    -1.533    XDOM_0/clk_out1
    SLICE_X62Y107        FDRE                                         r  XDOM_0/pulser_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.347    -1.186 r  XDOM_0/pulser_width_reg[0]/Q
                         net (fo=2, routed)           1.204     0.018    PULSER_0/PEDGE_TRIG/Q[0]
    SLICE_X38Y107        LUT6 (Prop_lut6_I2_O)        0.084     0.102 r  PULSER_0/PEDGE_TRIG/cnt[0]_i_1__54/O
                         net (fo=1, routed)           0.000     0.102    PULSER_0/cnt[0]
    SLICE_X38Y107        FDRE                                         r  PULSER_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.362    -0.984    PULSER_0/ff_reg[0]
    SLICE_X38Y107        FDRE                                         r  PULSER_0/cnt_reg[0]/C
                         clock pessimism             -0.040    -1.024    
                         clock uncertainty            0.656    -0.368    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.271    -0.097    PULSER_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.304ns (18.591%)  route 1.331ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.408    -1.362    XDOM_0/clk_out1
    SLICE_X33Y45         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.304    -1.058 r  XDOM_0/discr_bitslip_1_reg[1]/Q
                         net (fo=1, routed)           1.331     0.274    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.596    -0.751    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.040    -0.791    
                         clock uncertainty            0.656    -0.134    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147     0.013    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.304ns (18.528%)  route 1.337ns (81.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.403    -1.367    XDOM_0/clk_out1
    SLICE_X41Y45         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.304    -1.063 r  XDOM_0/discr_bitslip_1_reg[2]/Q
                         net (fo=1, routed)           1.337     0.274    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.596    -0.751    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.040    -0.791    
                         clock uncertainty            0.656    -0.134    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147     0.013    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/trig_sync/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.304ns (18.811%)  route 1.312ns (81.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.244    -1.525    PULSER_0/trig_os/clk_out1
    SLICE_X41Y136        FDRE                                         r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.304    -1.221 r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/Q
                         net (fo=36, routed)          1.312     0.091    PULSER_0/trig_sync/D[0]
    SLICE_X34Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.362    -0.984    PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X34Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
                         clock pessimism             -0.040    -1.024    
                         clock uncertainty            0.656    -0.368    
    SLICE_X34Y109        FDRE (Hold_fdre_C_D)         0.191    -0.177    PULSER_0/trig_sync/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.304ns (18.477%)  route 1.341ns (81.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.395    -1.375    XDOM_0/clk_out1
    SLICE_X41Y31         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.304    -1.071 r  XDOM_0/discr_bitslip_1_reg[8]/Q
                         net (fo=1, routed)           1.341     0.271    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y32         ISERDESE2                                    r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.586    -0.761    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y32         ISERDESE2                                    r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.040    -0.801    
                         clock uncertainty            0.656    -0.144    
    ILOGIC_X1Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147     0.003    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.304ns (18.432%)  route 1.345ns (81.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.395    -1.375    XDOM_0/clk_out1
    SLICE_X41Y31         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.304    -1.071 r  XDOM_0/discr_bitslip_1_reg[10]/Q
                         net (fo=1, routed)           1.345     0.275    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y28         ISERDESE2                                    r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.581    -0.766    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y28         ISERDESE2                                    r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.040    -0.806    
                         clock uncertainty            0.656    -0.149    
    ILOGIC_X1Y28         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.002    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_io_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/PULSER_OUT/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.141ns (12.242%)  route 1.011ns (87.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.555    -0.479    XDOM_0/clk_out1
    SLICE_X61Y108        FDRE                                         r  XDOM_0/pulser_io_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  XDOM_0/pulser_io_rst_reg[0]/Q
                         net (fo=2, routed)           1.011     0.673    PULSER_0/PULSER_OUT/inst/io_reset
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/PULSER_OUT/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.855    -0.793    PULSER_0/PULSER_OUT/inst/clk_div_in
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/PULSER_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism             -0.031    -0.824    
                         clock uncertainty            0.656    -0.168    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.391    PULSER_0/PULSER_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_OEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        5.184ns  (logic 0.892ns (17.215%)  route 4.292ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    N6                                                0.000     1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.892     1.892 r  FMC_OEn_IBUF_inst/O
                         net (fo=115, routed)         4.292     6.184    SYNC_FMC_OEN_0/FMC_D0_TRI
    SLICE_X42Y107        FDRE                                         r  SYNC_FMC_OEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)       -0.033     8.300    SYNC_FMC_OEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        4.553ns  (logic 0.945ns (20.748%)  route 3.609ns (79.252%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    E1                                                0.000     1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.945     1.945 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          3.609     5.553    FMC_A11_IBUF
    SLICE_X53Y126        FDRE                                         r  i_fmc_a_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X53Y126        FDRE (Setup_fdre_C_D)       -0.081     8.252    i_fmc_a_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_cen_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.372ns  (logic 0.890ns (26.403%)  route 2.481ns (73.597%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.481     4.372    FMC_CEn_IBUF
    SLICE_X67Y112        FDRE                                         r  i_fmc_cen_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X67Y112        FDRE (Setup_fdre_C_D)       -0.059     8.274    i_fmc_cen_1_reg
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 FMC_A10
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.264ns  (logic 0.932ns (28.543%)  route 2.332ns (71.457%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G1                                                0.000     1.000 r  FMC_A10 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A10
    G1                   IBUF (Prop_ibuf_I_O)         0.932     1.932 r  FMC_A10_IBUF_inst/O
                         net (fo=8, routed)           2.332     4.264    FMC_A10_IBUF
    SLICE_X66Y110        FDRE                                         r  i_fmc_a_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X66Y110        FDRE (Setup_fdre_C_D)       -0.015     8.318    i_fmc_a_1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 FMC_D5
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_din_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.139ns  (logic 0.926ns (29.509%)  route 2.213ns (70.491%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    K3                                                0.000     1.000 r  FMC_D5 (INOUT)
                         net (fo=1, unset)            0.000     1.000    FMC_D5_IOBUF_inst/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.926     1.926 r  FMC_D5_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.213     4.139    FMC_D5_IBUF
    SLICE_X67Y146        FDRE                                         r  i_fmc_din_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X67Y146        FDRE (Setup_fdre_C_D)       -0.059     8.274    i_fmc_din_1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 FMC_A1
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.069ns  (logic 0.917ns (29.864%)  route 2.153ns (70.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    M2                                                0.000     1.000 r  FMC_A1 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A1
    M2                   IBUF (Prop_ibuf_I_O)         0.917     1.917 r  FMC_A1_IBUF_inst/O
                         net (fo=6, routed)           2.153     4.069    FMC_A1_IBUF
    SLICE_X65Y112        FDRE                                         r  i_fmc_a_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X65Y112        FDRE (Setup_fdre_C_D)       -0.047     8.286    i_fmc_a_1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 FMC_WEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_WEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.964ns  (logic 0.919ns (31.002%)  route 2.045ns (68.998%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G5                                                0.000     1.000 r  FMC_WEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_WEn
    G5                   IBUF (Prop_ibuf_I_O)         0.919     1.919 r  FMC_WEn_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.964    SYNC_FMC_WEN_0/D[0]
    SLICE_X70Y114        FDRE                                         r  SYNC_FMC_WEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X70Y114        FDRE (Setup_fdre_C_D)       -0.037     8.296    SYNC_FMC_WEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 FMC_A7
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.841ns  (logic 0.930ns (32.723%)  route 1.911ns (67.277%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H1                                                0.000     1.000 r  FMC_A7 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A7
    H1                   IBUF (Prop_ibuf_I_O)         0.930     1.930 r  FMC_A7_IBUF_inst/O
                         net (fo=6, routed)           1.911     3.841    FMC_A7_IBUF
    SLICE_X65Y112        FDRE                                         r  i_fmc_a_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X65Y112        FDRE (Setup_fdre_C_D)       -0.042     8.291    i_fmc_a_1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 FMC_A0
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.816ns  (logic 0.945ns (33.555%)  route 1.871ns (66.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    J1                                                0.000     1.000 r  FMC_A0 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A0
    J1                   IBUF (Prop_ibuf_I_O)         0.945     1.945 r  FMC_A0_IBUF_inst/O
                         net (fo=9, routed)           1.871     3.816    FMC_A0_IBUF
    SLICE_X65Y109        FDRE                                         r  i_fmc_a_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X65Y109        FDRE (Setup_fdre_C_D)       -0.047     8.286    i_fmc_a_1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 FMC_A2
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.729ns  (logic 0.940ns (34.458%)  route 1.789ns (65.542%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    K1                                                0.000     1.000 r  FMC_A2 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A2
    K1                   IBUF (Prop_ibuf_I_O)         0.940     1.940 r  FMC_A2_IBUF_inst/O
                         net (fo=4, routed)           1.789     3.729    FMC_A2_IBUF
    SLICE_X64Y110        FDRE                                         r  i_fmc_a_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)       -0.047     8.286    i_fmc_a_1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  4.557    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        9.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        7.381ns  (logic 1.466ns (19.862%)  route 5.915ns (80.138%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y195                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X27Y195        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          4.276     4.655    XDOM_0/CRSM_0/ui_clk_sync_rst
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.105     4.760 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_56/O
                         net (fo=1, routed)           0.000     4.760    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_56_n_0
    SLICE_X48Y117        MUXF7 (Prop_muxf7_I0_O)      0.199     4.959 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_28/O
                         net (fo=1, routed)           0.000     4.959    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_28_n_0
    SLICE_X48Y117        MUXF8 (Prop_muxf8_I0_O)      0.085     5.044 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_14/O
                         net (fo=1, routed)           0.806     5.850    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_14_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I3_O)        0.264     6.114 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_6/O
                         net (fo=2, routed)           0.000     6.114    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_6_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I1_O)      0.182     6.296 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_2/O
                         net (fo=1, routed)           0.457     6.754    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_2_n_0
    SLICE_X53Y107        LUT5 (Prop_lut5_I0_O)        0.252     7.006 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.375     7.381    XDOM_0/CRSM_0/y_rd_data[0]
    SLICE_X55Y108        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X55Y108        FDRE (Setup_fdre_C_D)       -0.059    16.608    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            po_dout_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        7.271ns  (logic 1.466ns (20.162%)  route 5.805ns (79.838%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y195                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X27Y195        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          4.276     4.655    XDOM_0/CRSM_0/ui_clk_sync_rst
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.105     4.760 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_56/O
                         net (fo=1, routed)           0.000     4.760    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_56_n_0
    SLICE_X48Y117        MUXF7 (Prop_muxf7_I0_O)      0.199     4.959 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_28/O
                         net (fo=1, routed)           0.000     4.959    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_28_n_0
    SLICE_X48Y117        MUXF8 (Prop_muxf8_I0_O)      0.085     5.044 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_14/O
                         net (fo=1, routed)           0.806     5.850    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_14_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I3_O)        0.264     6.114 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_6/O
                         net (fo=2, routed)           0.000     6.114    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_6_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I1_O)      0.182     6.296 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_2/O
                         net (fo=1, routed)           0.457     6.754    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_2_n_0
    SLICE_X53Y107        LUT5 (Prop_lut5_I0_O)        0.252     7.006 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.265     7.271    po_dout[0]
    SLICE_X52Y107        FDRE                                         r  po_dout_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y107        FDRE (Setup_fdre_C_D)       -0.059    16.608    po_dout_1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             14.616ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/CALSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        2.024ns  (logic 0.379ns (18.722%)  route 1.645ns (81.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=3, routed)           1.645     2.024    XDOM_0/CALSYNC/ff_reg[0]_0[0]
    SLICE_X54Y147        FDRE                                         r  XDOM_0/CALSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X54Y147        FDRE (Setup_fdre_C_D)       -0.027    16.640    XDOM_0/CALSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.640    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                 14.616    

Slack (MET) :             15.030ns  (required time - arrival time)
  Source:                 DDR3_MUX/xdom_pg_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/PGACKSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.456ns  (logic 0.348ns (23.897%)  route 1.108ns (76.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y177                                     0.000     0.000 r  DDR3_MUX/xdom_pg_ack_reg/C
    SLICE_X59Y177        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  DDR3_MUX/xdom_pg_ack_reg/Q
                         net (fo=1, routed)           1.108     1.456    XDOM_0/PGACKSYNC/D[0]
    SLICE_X60Y153        FDRE                                         r  XDOM_0/PGACKSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X60Y153        FDRE (Setup_fdre_C_D)       -0.181    16.486    XDOM_0/PGACKSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.486    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 15.030    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.160ns  (logic 0.379ns (32.679%)  route 0.781ns (67.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[6]/C
    SLICE_X28Y136        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/i_device_temp_reg[6]/Q
                         net (fo=1, routed)           0.781     1.160    TEMP_SYNC/i_device_temp[6]
    SLICE_X37Y136        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X37Y136        FDRE (Setup_fdre_C_D)       -0.070    16.597    TEMP_SYNC/device_temp_out_reg[6]
  -------------------------------------------------------------------
                         required time                         16.597    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.286%)  route 0.637ns (62.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[5]/C
    SLICE_X28Y136        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/i_device_temp_reg[5]/Q
                         net (fo=1, routed)           0.637     1.016    TEMP_SYNC/i_device_temp[5]
    SLICE_X37Y136        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X37Y136        FDRE (Setup_fdre_C_D)       -0.079    16.588    TEMP_SYNC/device_temp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 TEMP_SYNC/transfer_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/REQ_SYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.996ns  (logic 0.379ns (38.039%)  route 0.617ns (61.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y185                                     0.000     0.000 r  TEMP_SYNC/transfer_req_reg/C
    SLICE_X27Y185        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/transfer_req_reg/Q
                         net (fo=2, routed)           0.617     0.996    TEMP_SYNC/REQ_SYNC/D[0]
    SLICE_X19Y183        FDRE                                         r  TEMP_SYNC/REQ_SYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X19Y183        FDRE (Setup_fdre_C_D)       -0.081    16.586    TEMP_SYNC/REQ_SYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 15.590    

Slack (MET) :             15.659ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.969ns  (logic 0.433ns (44.691%)  route 0.536ns (55.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y141                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[7]/C
    SLICE_X30Y141        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  TEMP_SYNC/i_device_temp_reg[7]/Q
                         net (fo=1, routed)           0.536     0.969    TEMP_SYNC/i_device_temp[7]
    SLICE_X34Y141        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X34Y141        FDRE (Setup_fdre_C_D)       -0.039    16.628    TEMP_SYNC/device_temp_out_reg[7]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 15.659    

Slack (MET) :             15.743ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.228%)  route 0.498ns (56.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[10]/C
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/i_device_temp_reg[10]/Q
                         net (fo=1, routed)           0.498     0.877    TEMP_SYNC/i_device_temp[10]
    SLICE_X33Y137        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X33Y137        FDRE (Setup_fdre_C_D)       -0.047    16.620    TEMP_SYNC/device_temp_out_reg[10]
  -------------------------------------------------------------------
                         required time                         16.620    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 15.743    

Slack (MET) :             15.810ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.776ns  (logic 0.433ns (55.767%)  route 0.343ns (44.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y140                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[8]/C
    SLICE_X30Y140        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  TEMP_SYNC/i_device_temp_reg[8]/Q
                         net (fo=1, routed)           0.343     0.776    TEMP_SYNC/i_device_temp[8]
    SLICE_X31Y140        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X31Y140        FDRE (Setup_fdre_C_D)       -0.081    16.586    TEMP_SYNC/device_temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 15.810    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.433ns (8.286%)  route 4.792ns (91.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.901 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.591    -0.756    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X84Y10         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.433    -0.323 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           4.792     4.470    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X80Y89         SRL16E                                       r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.337     6.901    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y89         SRL16E                                       r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism              0.040     6.941    
                         clock uncertainty           -0.656     6.284    
    SLICE_X80Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     6.230    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.348ns (7.721%)  route 4.159ns (92.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.903 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.590    -0.757    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y12         FDRE (Prop_fdre_C_Q)         0.348    -0.409 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           4.159     3.750    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X80Y93         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.339     6.903    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y93         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism              0.040     6.943    
                         clock uncertainty           -0.656     6.286    
    SLICE_X80Y93         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.174     6.112    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.398ns (8.908%)  route 4.070ns (91.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.901 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.591    -0.756    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X84Y10         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.398    -0.358 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           4.070     3.712    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X80Y89         SRL16E                                       r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.337     6.901    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y89         SRL16E                                       r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism              0.040     6.941    
                         clock uncertainty           -0.656     6.284    
    SLICE_X80Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.164     6.120    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.379ns (8.310%)  route 4.182ns (91.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.903 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.593    -0.754    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X82Y6          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y6          FDRE (Prop_fdre_C_Q)         0.379    -0.375 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           4.182     3.807    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.339     6.903    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism              0.040     6.943    
                         clock uncertainty           -0.656     6.286    
    SLICE_X80Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     6.232    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          6.232    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.379ns (8.523%)  route 4.068ns (91.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.902 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.594    -0.753    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X85Y4          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y4          FDRE (Prop_fdre_C_Q)         0.379    -0.374 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           4.068     3.694    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X84Y88         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.338     6.902    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y88         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism              0.040     6.942    
                         clock uncertainty           -0.656     6.285    
    SLICE_X84Y88         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     6.231    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.379ns (8.517%)  route 4.071ns (91.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.902 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.594    -0.753    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X85Y2          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y2          FDRE (Prop_fdre_C_Q)         0.379    -0.374 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           4.071     3.697    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y88         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.338     6.902    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y88         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism              0.040     6.942    
                         clock uncertainty           -0.656     6.285    
    SLICE_X84Y88         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042     6.243    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          6.243    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.348ns (8.123%)  route 3.936ns (91.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.903 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.591    -0.756    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y10         FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y10         FDRE (Prop_fdre_C_Q)         0.348    -0.408 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           3.936     3.529    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.339     6.903    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism              0.040     6.943    
                         clock uncertainty           -0.656     6.286    
    SLICE_X80Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.179     6.107    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.433ns (9.862%)  route 3.957ns (90.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.903 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.593    -0.754    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y7          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDRE (Prop_fdre_C_Q)         0.433    -0.321 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           3.957     3.637    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[2]
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.339     6.903    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/CLK
                         clock pessimism              0.040     6.943    
                         clock uncertainty           -0.656     6.286    
    SLICE_X80Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046     6.240    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.433ns (9.864%)  route 3.957ns (90.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.903 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.593    -0.754    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y7          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDRE (Prop_fdre_C_Q)         0.433    -0.321 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           3.957     3.636    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[5]
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.339     6.903    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y96         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/CLK
                         clock pessimism              0.040     6.943    
                         clock uncertainty           -0.656     6.286    
    SLICE_X80Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     6.261    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10
  -------------------------------------------------------------------
                         required time                          6.261    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.433ns (10.198%)  route 3.813ns (89.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.904 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.594    -0.753    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X84Y4          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4          FDRE (Prop_fdre_C_Q)         0.433    -0.320 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           3.813     3.493    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y90         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.340     6.904    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y90         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism              0.040     6.944    
                         clock uncertainty           -0.656     6.287    
    SLICE_X84Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042     6.245    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.304ns (26.736%)  route 0.833ns (73.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.025ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.476    -1.186    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y43         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.304    -0.882 r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.833    -0.049    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X84Y74         SRL16E                                       r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.434    -1.025    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y74         SRL16E                                       r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism             -0.040    -1.065    
                         clock uncertainty            0.656    -0.409    
    SLICE_X84Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.204    -0.205    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.304ns (23.623%)  route 0.983ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.019ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.339    -1.323    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.304    -1.019 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           0.983    -0.037    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y70         SRL16E                                       r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.440    -1.019    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y70         SRL16E                                       r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism             -0.040    -1.059    
                         clock uncertainty            0.656    -0.403    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.206    -0.197    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.304ns (24.888%)  route 0.917ns (75.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.096ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.336    -1.326    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y62         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.304    -1.022 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.917    -0.105    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X66Y63         SRL16E                                       r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.363    -1.096    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X66Y63         SRL16E                                       r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism             -0.040    -1.136    
                         clock uncertainty            0.656    -0.480    
    SLICE_X66Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.204    -0.276    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.304ns (22.793%)  route 1.030ns (77.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.475    -1.187    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y41         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y41         FDRE (Prop_fdre_C_Q)         0.304    -0.883 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           1.030     0.147    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[7]
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.444    -1.015    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/CLK
                         clock pessimism             -0.040    -1.055    
                         clock uncertainty            0.656    -0.399    
    SLICE_X84Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.363    -0.036    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.304ns (25.996%)  route 0.865ns (74.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.476    -1.186    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X83Y48         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.304    -0.882 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           0.865    -0.017    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y73         SRL16E                                       r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.435    -1.024    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y73         SRL16E                                       r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism             -0.040    -1.064    
                         clock uncertainty            0.656    -0.408    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.206    -0.202    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.304ns (25.783%)  route 0.875ns (74.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.476    -1.186    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y42         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.304    -0.882 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           0.875    -0.007    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.444    -1.015    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism             -0.040    -1.055    
                         clock uncertainty            0.656    -0.399    
    SLICE_X84Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.206    -0.193    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.347ns (26.303%)  route 0.972ns (73.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.019ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.339    -1.323    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X84Y51         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.347    -0.976 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           0.972    -0.004    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X84Y70         SRL16E                                       r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.440    -1.019    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y70         SRL16E                                       r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism             -0.040    -1.059    
                         clock uncertainty            0.656    -0.403    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.205    -0.198    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.279ns (22.586%)  route 0.956ns (77.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.476    -1.186    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDRE (Prop_fdre_C_Q)         0.279    -0.907 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.956     0.049    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[7]
    SLICE_X84Y73         SRL16E                                       r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.435    -1.024    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y73         SRL16E                                       r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10/CLK
                         clock pessimism             -0.040    -1.064    
                         clock uncertainty            0.656    -0.408    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.254    -0.154    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[71]_srl10
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.347ns (29.550%)  route 0.827ns (70.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.011ns
    Source Clock Delay      (SCD):    -1.187ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.475    -1.187    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_1
    SLICE_X84Y41         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDRE (Prop_fdre_C_Q)         0.347    -0.840 r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           0.827    -0.013    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[2]
    SLICE_X84Y63         SRL16E                                       r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.448    -1.011    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y63         SRL16E                                       r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/CLK
                         clock pessimism             -0.040    -1.051    
                         clock uncertainty            0.656    -0.395    
    SLICE_X84Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.178    -0.217    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.347ns (28.715%)  route 0.861ns (71.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.476    -1.186    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y43         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y43         FDRE (Prop_fdre_C_Q)         0.347    -0.839 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           0.861     0.022    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[5]
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.444    -1.015    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y66         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/CLK
                         clock pessimism             -0.040    -1.055    
                         clock uncertainty            0.656    -0.399    
    SLICE_X84Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.215    -0.184    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  icm_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 FPGA_SYNC_N
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - icm_clk rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.889ns (40.612%)  route 1.300ns (59.388%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.590ns
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 6.887 - 8.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.590     0.590    
    H2                                                0.000     0.590 f  FPGA_SYNC_N (IN)
                         net (fo=0)                   0.000     0.590    FPGA_SYNC_N
    H3                   IBUFDS (Prop_ibufds_IB_O)    0.889     1.479 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           1.300     2.780    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X85Y105        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       1.323     6.887    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk
    SLICE_X85Y105        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000     6.887    
                         clock uncertainty           -0.411     6.476    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)       -0.060     6.416    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  3.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 FPGA_SYNC_P
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - icm_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.374ns (36.610%)  route 0.647ns (63.390%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.390ns
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.390     0.390    
    H3                                                0.000     0.390 r  FPGA_SYNC_P (IN)
                         net (fo=0)                   0.000     0.390    FPGA_SYNC_P
    H3                   IBUFDS (Prop_ibufds_I_O)     0.374     0.764 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           0.647     1.411    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X85Y105        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=38971, routed)       0.866    -0.833    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk
    SLICE_X85Y105        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.411    -0.422    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.065    -0.357    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  1.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out2_ddr3_idelay_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.793ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.793ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.174ns  (logic 0.379ns (9.079%)  route 3.795ns (90.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y195                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X27Y195        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          3.795     4.174    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg_0
    SLICE_X12Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y132        FDRE (Setup_fdre_C_D)       -0.033    19.967    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 15.793    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.396ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.379ns (15.837%)  route 2.014ns (84.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.712ns = ( 18.020 - 12.308 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.519     6.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X43Y189        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y189        FDPE (Prop_fdpe_C_Q)         0.379     6.574 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=47, routed)          2.014     8.588    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg_0
    SLICE_X60Y185        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.386    18.020    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X60Y185        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.364    18.383    
                         clock uncertainty           -0.068    18.315    
    SLICE_X60Y185        FDCE (Recov_fdce_C_CLR)     -0.331    17.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         17.984    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  9.396    

Slack (MET) :             10.839ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.433ns (41.908%)  route 0.600ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 18.110 - 12.308 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.585     6.261    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X76Y189        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDPE (Prop_fdpe_C_Q)         0.433     6.694 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=41, routed)          0.600     7.294    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X82Y189        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        1.476    18.110    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X82Y189        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.423    18.533    
                         clock uncertainty           -0.068    18.465    
    SLICE_X82Y189        FDCE (Recov_fdce_C_CLR)     -0.331    18.134    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 10.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.151%)  route 0.316ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.669     2.442    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X76Y189        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDPE (Prop_fdpe_C_Q)         0.164     2.606 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=41, routed)          0.316     2.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X82Y189        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.951     3.107    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X82Y189        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.621     2.486    
    SLICE_X82Y189        FDCE (Remov_fdce_C_CLR)     -0.092     2.394    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.141ns (12.454%)  route 0.991ns (87.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.639     2.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X43Y189        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y189        FDPE (Prop_fdpe_C_Q)         0.141     2.553 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=47, routed)          0.991     3.544    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg_0
    SLICE_X60Y185        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5056, routed)        0.909     3.065    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X60Y185        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.392     2.673    
    SLICE_X60Y185        FDCE (Remov_fdce_C_CLR)     -0.092     2.581    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.963    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.267ns  (logic 0.379ns (8.882%)  route 3.888ns (91.118%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y195                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X27Y195        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          3.888     4.267    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_mc_ctl_full_r_reg
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  0.733    





