Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/RTC_2/TB_digi_clk_isim_beh.exe -prj C:/Projects/RTC_2/TB_digi_clk_beh.prj work.TB_digi_clk 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/RTC_2/VGA.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/ctrl_types_pkg.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/Clock.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/top_digi_clk.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/TB_digi_clk.vhd" into library work
ERROR:HDLCompiler:1314 - "C:/Projects/RTC_2/TB_digi_clk.vhd" Line 48: Formal port/generic <led> is not declared in <top_digi_clk>
ERROR:HDLCompiler:854 - "C:/Projects/RTC_2/TB_digi_clk.vhd" Line 7: Unit <behavior> ignored due to previous errors.
VHDL file C:/Projects/RTC_2/TB_digi_clk.vhd ignored due to errors
