{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357235 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1497340357235 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357271 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357271 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357271 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1497340357271 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357287 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357287 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv " "Source file: E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1497340357287 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1497340357287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497340358165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340358186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:52:37 2017 " "Processing started: Tue Jun 13 00:52:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340358186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340358186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340358186 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1497340358969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_round " "Found entity 1: control_round" {  } { { "control_round.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_round.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_hash_quad.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_hash_quad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_hash_quad " "Found entity 1: control_hash_quad" {  } { { "control_hash_quad.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_hash_quad.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_write_end.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_write_end.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_write_end " "Found entity 1: control_write_end" {  } { { "control_write_end.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_write_end.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_read_assign.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_read_assign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_read_assign " "Found entity 1: control_read_assign" {  } { { "control_read_assign.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_read_assign.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_num_blocks.sv 1 1 " "Found 1 design units, including 1 entities, in source file calc_num_blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_num_blocks " "Found entity 1: calc_num_blocks" {  } { { "calc_num_blocks.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/calc_num_blocks.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/definitions.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_shp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_final_shp.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/tb_final_shp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_hash_function " "Found entity 1: sha256_hash_function" {  } { { "sha256_hash_function.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/sha256_hash_function.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_block " "Found entity 1: write_block" {  } { { "write_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/write_block.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_new_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256_new_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_new_block " "Found entity 1: sha256_new_block" {  } { { "sha256_new_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/sha256_new_block.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_new_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_new_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_new_block " "Found entity 1: sha1_new_block" {  } { { "sha1_new_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/sha1_new_block.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_hash_function " "Found entity 1: sha1_hash_function" {  } { { "sha1_hash_function.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/sha1_hash_function.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_block.sv(108) " "Verilog HDL information at memory_block.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "memory_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5_next_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file md5_next_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 md5_next_block " "Found entity 1: md5_next_block" {  } { { "md5_next_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_next_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file md5_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 md5_hash_function " "Found entity 1: md5_hash_function" {  } { { "md5_hash_function.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/md5_hash_function.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hash_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file hash_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_block " "Found entity 1: hash_block" {  } { { "hash_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/hash_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file delay_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay_block " "Found entity 1: delay_block" {  } { { "delay_block.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/delay_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_k_chooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_k_chooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_k_chooser " "Found entity 1: memory_k_chooser" {  } { { "memory_k_chooser.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_k_chooser.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497340375706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340375706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497340375804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_memory_1 super_hash_processor.sv(24) " "Verilog HDL or VHDL warning at super_hash_processor.sv(24): object \"c_memory_1\" assigned a value but never read" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497340375804 "|super_hash_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_num_blocks calc_num_blocks:cnb1 " "Elaborating entity \"calc_num_blocks\" for hierarchy \"calc_num_blocks:cnb1\"" {  } { { "super_hash_processor.sv" "cnb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340375804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:cb1 " "Elaborating entity \"control_block\" for hierarchy \"control_block:cb1\"" {  } { { "super_hash_processor.sv" "cb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340375804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_read_assign control_block:cb1\|control_read_assign:cra1 " "Elaborating entity \"control_read_assign\" for hierarchy \"control_block:cb1\|control_read_assign:cra1\"" {  } { { "control_block.sv" "cra1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_hash_quad control_block:cb1\|control_hash_quad:chq1 " "Elaborating entity \"control_hash_quad\" for hierarchy \"control_block:cb1\|control_hash_quad:chq1\"" {  } { { "control_block.sv" "chq1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_round control_block:cb1\|control_round:cr1 " "Elaborating entity \"control_round\" for hierarchy \"control_block:cb1\|control_round:cr1\"" {  } { { "control_block.sv" "cr1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_write_end control_block:cb1\|control_write_end:cwe1 " "Elaborating entity \"control_write_end\" for hierarchy \"control_block:cb1\|control_write_end:cwe1\"" {  } { { "control_block.sv" "cwe1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/control_block.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mb1 " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mb1\"" {  } { { "super_hash_processor.sv" "mb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_new_block memory_block:mb1\|sha1_new_block:snb1 " "Elaborating entity \"sha1_new_block\" for hierarchy \"memory_block:mb1\|sha1_new_block:snb1\"" {  } { { "memory_block.sv" "snb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_new_block memory_block:mb1\|sha256_new_block:s256nb1 " "Elaborating entity \"sha256_new_block\" for hierarchy \"memory_block:mb1\|sha256_new_block:s256nb1\"" {  } { { "memory_block.sv" "s256nb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_k_chooser memory_block:mb1\|memory_k_chooser:mkc1 " "Elaborating entity \"memory_k_chooser\" for hierarchy \"memory_block:mb1\|memory_k_chooser:mkc1\"" {  } { { "memory_block.sv" "mkc1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/memory_block.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_block delay_block:db1 " "Elaborating entity \"delay_block\" for hierarchy \"delay_block:db1\"" {  } { { "super_hash_processor.sv" "db1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_block hash_block:hb1 " "Elaborating entity \"hash_block\" for hierarchy \"hash_block:hb1\"" {  } { { "super_hash_processor.sv" "hb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_hash_function hash_block:hb1\|sha1_hash_function:s1hf1 " "Elaborating entity \"sha1_hash_function\" for hierarchy \"hash_block:hb1\|sha1_hash_function:s1hf1\"" {  } { { "hash_block.sv" "s1hf1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/hash_block.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md5_hash_function hash_block:hb1\|md5_hash_function:md5hf1 " "Elaborating entity \"md5_hash_function\" for hierarchy \"hash_block:hb1\|md5_hash_function:md5hf1\"" {  } { { "hash_block.sv" "md5hf1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/hash_block.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_hash_function hash_block:hb1\|sha256_hash_function:s256hf1 " "Elaborating entity \"sha256_hash_function\" for hierarchy \"hash_block:hb1\|sha256_hash_function:s256hf1\"" {  } { { "hash_block.sv" "s256hf1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/hash_block.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_block write_block:wb1 " "Elaborating entity \"write_block\" for hierarchy \"write_block:wb1\"" {  } { { "super_hash_processor.sv" "wb1" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340378768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497340388147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/output_files/super_hash_processor.map.smsg " "Generated suppressed messages file E:/OneDrive/School/UCSD/ECE 111/Lab 6/output_files/super_hash_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340397472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497340401735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497340401735 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[29\] " "No output dependent on input pin \"size\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|size[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[30\] " "No output dependent on input pin \"size\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|size[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[31\] " "No output dependent on input pin \"size\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|size[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497340409194 "|super_hash_processor|output_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497340409194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2865 " "Implemented 2865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497340409209 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497340409209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2681 " "Implemented 2681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497340409209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497340409209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340409393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:53:29 2017 " "Processing ended: Tue Jun 13 00:53:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340409393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340409393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340409393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497340409393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497340411415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340411417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:53:30 2017 " "Processing started: Tue Jun 13 00:53:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340411417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497340411417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497340411417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497340411616 ""}
{ "Info" "0" "" "Project  = super_hash_processor" {  } {  } 0 0 "Project  = super_hash_processor" 0 0 "Fitter" 0 0 1497340411632 ""}
{ "Info" "0" "" "Revision = super_hash_processor" {  } {  } 0 0 "Revision = super_hash_processor" 0 0 "Fitter" 0 0 1497340411632 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1497340413762 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "super_hash_processor EP2AGX45DF29I5 " "Selected device EP2AGX45DF29I5 for design \"super_hash_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497340413809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497340413990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497340413990 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497340414478 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29C5 " "Device EP2AGX45DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29C5 " "Device EP2AGX65DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I5 " "Device EP2AGX65DF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29C5 " "Device EP2AGX95EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29I5 " "Device EP2AGX95EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5 " "Device EP2AGX125EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5ES " "Device EP2AGX125EF29I5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5 " "Device EP2AGX125EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5ES " "Device EP2AGX125EF29C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29C5 " "Device EP2AGX190EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I5 " "Device EP2AGX190EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29C5 " "Device EP2AGX260EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I5 " "Device EP2AGX260EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340414667 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497340414667 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497340414682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497340414682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497340414698 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 184 " "No exact pin location assignment(s) for 184 pins of 184 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1497340416234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497340416552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_clk~output " "Destination node mem_clk~output" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497340416552 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497340416552 ""}  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497340416552 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "183 unused 2.5V 132 51 0 " "Number of I/O pins in group: 183 (unused VREF, 2.5V VCCIO, 132 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1497340416630 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1497340416630 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497340416630 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 51 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 68 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 52 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340416630 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1497340416630 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497340416630 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340418521 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1497340426246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 3 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340426314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:53:46 2017 " "Processing ended: Tue Jun 13 00:53:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340426314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340426314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340426314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497340426314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497340430121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340430121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:53:49 2017 " "Processing started: Tue Jun 13 00:53:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340430121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497340430121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497340430121 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497340430303 ""}
{ "Info" "0" "" "Project  = super_hash_processor" {  } {  } 0 0 "Project  = super_hash_processor" 0 0 "Fitter" 0 0 1497340430303 ""}
{ "Info" "0" "" "Revision = super_hash_processor" {  } {  } 0 0 "Revision = super_hash_processor" 0 0 "Fitter" 0 0 1497340430303 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1497340435631 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "super_hash_processor EP2AGX45DF29I5 " "Selected device EP2AGX45DF29I5 for design \"super_hash_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497340435666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497340435827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497340435827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497340436366 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497340436398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29C5 " "Device EP2AGX45DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29C5 " "Device EP2AGX65DF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I5 " "Device EP2AGX65DF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29C5 " "Device EP2AGX95EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95EF29I5 " "Device EP2AGX95EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5 " "Device EP2AGX125EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5ES " "Device EP2AGX125EF29I5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I5 " "Device EP2AGX125EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29C5ES " "Device EP2AGX125EF29C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29C5 " "Device EP2AGX190EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I5 " "Device EP2AGX190EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29C5 " "Device EP2AGX260EF29C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I5 " "Device EP2AGX260EF29I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497340436673 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497340436673 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497340436698 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497340436698 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497340436714 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 184 " "No exact pin location assignment(s) for 184 pins of 184 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1497340438351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "super_hash_processor.sdc " "Synopsys Design Constraints File file not found: 'super_hash_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497340439294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497340439294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1497340439360 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1497340439361 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497340439362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497340439866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_clk~output " "Destination node mem_clk~output" {  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497340439866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497340439866 ""}  } { { "super_hash_processor.sv" "" { Text "E:/OneDrive/School/UCSD/ECE 111/Lab 6/super_hash_processor.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 0 { 0 ""} 0 6167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497340439866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497340442863 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497340442863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497340442863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497340442878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497340442894 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497340442910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497340442910 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497340442925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497340443188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1497340443204 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497340443204 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "183 unused 2.5V 132 51 0 " "Number of I/O pins in group: 183 (unused VREF, 2.5V VCCIO, 132 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1497340443204 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1497340443204 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497340443204 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 51 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 68 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 52 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497340443219 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1497340443219 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497340443219 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340443682 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1497340443731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497340450193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340451347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497340451417 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497340473569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340473569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497340474954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X36_Y22 X47_Y33 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33" {  } { { "loc" "" { Generic "E:/OneDrive/School/UCSD/ECE 111/Lab 6/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33"} { { 12 { 0 ""} 36 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497340481157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497340481157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497340486418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497340486418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340486434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.24 " "Total time spent on timing analysis during the Fitter is 3.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497340493129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497340493160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497340494187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497340496566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497340497926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497340499820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/OneDrive/School/UCSD/ECE 111/Lab 6/output_files/super_hash_processor.fit.smsg " "Generated suppressed messages file E:/OneDrive/School/UCSD/ECE 111/Lab 6/output_files/super_hash_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497340504313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1821 " "Peak virtual memory: 1821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340547334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:55:47 2017 " "Processing ended: Tue Jun 13 00:55:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340547334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340547334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340547334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497340547334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497340549198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340549218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:55:48 2017 " "Processing started: Tue Jun 13 00:55:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340549218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497340549218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497340549218 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497340555195 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497340556695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340564112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:56:04 2017 " "Processing ended: Tue Jun 13 00:56:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340564112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340564112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340564112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497340564112 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497340567619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497340568750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340568766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:56:08 2017 " "Processing started: Tue Jun 13 00:56:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340568766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340568766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta super_hash_processor -c super_hash_processor " "Command: quartus_sta super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340568766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497340568983 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340569340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340569470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340569470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "super_hash_processor.sdc " "Synopsys Design Constraints File file not found: 'super_hash_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340570824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340570824 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1497340570840 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340570840 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340570871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340570871 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497340570871 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497340570937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1497340573846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340573846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.334 " "Worst-case setup slack is -6.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340573877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340573877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.334           -2704.801 clk  " "   -6.334           -2704.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340573877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340573877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clk  " "    0.319               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -2041.439 clk  " "   -2.846           -2041.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340576643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497340576722 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576722 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497340576769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340576852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340578512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340581758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1497340581856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340581856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.309 " "Worst-case setup slack is -6.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.309           -2651.581 clk  " "   -6.309           -2651.581 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340581907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk  " "    0.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340581954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340581954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340582007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340582101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340582136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340582136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -2041.606 clk  " "   -2.846           -2041.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340582136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340582136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497340582198 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340582198 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497340582296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340587777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1497340587793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340587793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.455 " "Worst-case setup slack is -2.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.455            -840.151 clk  " "   -2.455            -840.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340587892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clk  " "    0.136               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340587939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340587939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340587986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340588022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340588053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340588053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -848.554 clk  " "   -2.846            -848.554 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497340588053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340588053 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497340588120 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340588120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340597135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340597135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340597424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340597491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340597491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340598462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:56:38 2017 " "Processing ended: Tue Jun 13 00:56:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340598462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340598462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340598462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340598462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497340600386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340600406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:56:40 2017 " "Processing started: Tue Jun 13 00:56:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340600406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340600406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp super_hash_processor -c super_hash_processor --netlist_type=sgate " "Command: quartus_npp super_hash_processor -c super_hash_processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340600406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340601319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:56:41 2017 " "Processing ended: Tue Jun 13 00:56:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340601319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340601319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340601319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340601319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340602649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340602665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:56:42 2017 " "Processing started: Tue Jun 13 00:56:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340602665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340602665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp super_hash_processor -c super_hash_processor --netlist_type=atom_map " "Command: quartus_npp super_hash_processor -c super_hash_processor --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340602665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340603562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:56:43 2017 " "Processing ended: Tue Jun 13 00:56:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340603562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340603562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340603562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340603562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340604944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497340604960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 00:56:44 2017 " "Processing started: Tue Jun 13 00:56:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497340604960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340604960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp super_hash_processor -c super_hash_processor --netlist_type=atom_fit " "Command: quartus_npp super_hash_processor -c super_hash_processor --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340604960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497340605858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 00:56:45 2017 " "Processing ended: Tue Jun 13 00:56:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497340605858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497340605858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497340605858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340605858 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340606573 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1497340606574 ""}
