{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79971,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00029389,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000161659,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.93377e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000161659,
	"finish__design__instance__count__class:buffer": 18,
	"finish__design__instance__area__class:buffer": 126.371,
	"finish__design__instance__count__class:clock_buffer": 12,
	"finish__design__instance__area__class:clock_buffer": 145.139,
	"finish__design__instance__count__class:timing_repair_buffer": 170,
	"finish__design__instance__area__class:timing_repair_buffer": 681.904,
	"finish__design__instance__count__class:inverter": 21,
	"finish__design__instance__area__class:inverter": 78.8256,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 42.5408,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 1806.73,
	"finish__design__instance__count__class:multi_input_combinational_cell": 157,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1358.8,
	"finish__design__instance__count": 453,
	"finish__design__instance__area": 4240.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.14784,
	"finish__clock__skew__setup": 0.00778827,
	"finish__clock__skew__hold": 0.00778827,
	"finish__timing__drv__max_slew_limit": 0.702698,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.86861,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000879833,
	"finish__power__switching__total": 0.000241795,
	"finish__power__leakage__total": 1.98087e-09,
	"finish__power__total": 0.00112163,
	"finish__design__io": 180,
	"finish__design__die__area": 6562.62,
	"finish__design__core__area": 5955.71,
	"finish__design__instance__count": 528,
	"finish__design__instance__area": 4334.16,
	"finish__design__instance__count__stdcell": 528,
	"finish__design__instance__area__stdcell": 4334.16,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.727731,
	"finish__design__instance__utilization__stdcell": 0.727731,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4760,
	"finish__design__sites:unithd": 4760,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}