

================================================================
== Vitis HLS Report for 'convolution1_fix_Pipeline_Conv_loop'
================================================================
* Date:           Tue Jul 26 16:53:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.561 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083|  32.063 us|  32.063 us|  3083|  3083|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv_loop  |     3081|     3081|        11|          1|          1|  3072|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%id = alloca i32 1"   --->   Operation 15 'alloca' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp2_V_0_2 = alloca i32 1"   --->   Operation 16 'alloca' 'tmp2_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp2_V_1_2 = alloca i32 1"   --->   Operation 17 'alloca' 'tmp2_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp2_V_2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'tmp2_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp2_V_3_2 = alloca i32 1"   --->   Operation 19 'alloca' 'tmp2_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp2_V_5_2 = alloca i32 1"   --->   Operation 20 'alloca' 'tmp2_V_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp2_V_6_2 = alloca i32 1"   --->   Operation 21 'alloca' 'tmp2_V_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp2_V_7_2 = alloca i32 1"   --->   Operation 22 'alloca' 'tmp2_V_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp2_V_8_2 = alloca i32 1"   --->   Operation 23 'alloca' 'tmp2_V_8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2_V_9_2 = alloca i32 1"   --->   Operation 24 'alloca' 'tmp2_V_9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2_V_10_2 = alloca i32 1"   --->   Operation 25 'alloca' 'tmp2_V_10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp2_V_11_2 = alloca i32 1"   --->   Operation 26 'alloca' 'tmp2_V_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_V_0_2 = alloca i32 1"   --->   Operation 27 'alloca' 'tmp1_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_V_0 = alloca i32 1"   --->   Operation 28 'alloca' 'tmp1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp1_V_3 = alloca i32 1"   --->   Operation 29 'alloca' 'tmp1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp1_V_11 = alloca i32 1"   --->   Operation 30 'alloca' 'tmp1_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1_V_7 = alloca i32 1"   --->   Operation 31 'alloca' 'tmp1_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp1_V_8 = alloca i32 1"   --->   Operation 32 'alloca' 'tmp1_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 33 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 34 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kr_V_0_01126 = alloca i32 1"   --->   Operation 35 'alloca' 'kr_V_0_01126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kr_V_1_01127 = alloca i32 1"   --->   Operation 36 'alloca' 'kr_V_1_01127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kr_V_2_01128 = alloca i32 1"   --->   Operation 37 'alloca' 'kr_V_2_01128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kr_V_3_01129 = alloca i32 1"   --->   Operation 38 'alloca' 'kr_V_3_01129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kr_V_4_01130 = alloca i32 1"   --->   Operation 39 'alloca' 'kr_V_4_01130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kr_V_5_01131 = alloca i32 1"   --->   Operation 40 'alloca' 'kr_V_5_01131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kr_V_6_01132 = alloca i32 1"   --->   Operation 41 'alloca' 'kr_V_6_01132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kr_V_7_01133 = alloca i32 1"   --->   Operation 42 'alloca' 'kr_V_7_01133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kr_V_8_01134 = alloca i32 1"   --->   Operation 43 'alloca' 'kr_V_8_01134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kr_V_9_01135 = alloca i32 1"   --->   Operation 44 'alloca' 'kr_V_9_01135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kr_V_10_01136 = alloca i32 1"   --->   Operation 45 'alloca' 'kr_V_10_01136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kr_V_11_01137 = alloca i32 1"   --->   Operation 46 'alloca' 'kr_V_11_01137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp1_V_4 = alloca i32 1"   --->   Operation 48 'alloca' 'tmp1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1_V_1 = alloca i32 1"   --->   Operation 49 'alloca' 'tmp1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp1_V_1_1 = alloca i32 1"   --->   Operation 50 'alloca' 'tmp1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp1_V_5 = alloca i32 1"   --->   Operation 51 'alloca' 'tmp1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp1_V_2 = alloca i32 1"   --->   Operation 52 'alloca' 'tmp1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp1_V_2_1 = alloca i32 1"   --->   Operation 53 'alloca' 'tmp1_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_0_0_reload"   --->   Operation 55 'read' 'tmp2_V_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_1_0_reload"   --->   Operation 56 'read' 'tmp2_V_1_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_2_0_reload"   --->   Operation 57 'read' 'tmp2_V_2_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_3_0_reload"   --->   Operation 58 'read' 'tmp2_V_3_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_5_0_reload"   --->   Operation 59 'read' 'tmp2_V_5_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_6_0_reload"   --->   Operation 60 'read' 'tmp2_V_6_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_7_0_reload"   --->   Operation 61 'read' 'tmp2_V_7_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp2_V_8_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_8_0_reload"   --->   Operation 62 'read' 'tmp2_V_8_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp2_V_9_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_9_0_reload"   --->   Operation 63 'read' 'tmp2_V_9_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp2_V_10_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_10_0_reload"   --->   Operation 64 'read' 'tmp2_V_10_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp2_V_11_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_11_0_reload"   --->   Operation 65 'read' 'tmp2_V_11_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_0_0_reload"   --->   Operation 66 'read' 'tmp1_V_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_1_0_reload"   --->   Operation 67 'read' 'tmp1_V_1_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_2_0_reload"   --->   Operation 68 'read' 'tmp1_V_2_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_11_reload"   --->   Operation 69 'read' 'tmp1_V_11_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_4_0_reload"   --->   Operation 70 'read' 'tmp1_V_4_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_5_0_reload"   --->   Operation 71 'read' 'tmp1_V_5_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_9_reload"   --->   Operation 72 'read' 'tmp1_V_11_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_6_reload"   --->   Operation 73 'read' 'tmp1_V_11_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_4_reload"   --->   Operation 74 'read' 'tmp1_V_11_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp1_V_9_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_9"   --->   Operation 75 'read' 'tmp1_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_10_0_reload"   --->   Operation 76 'read' 'tmp1_V_10_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_0_reload"   --->   Operation 77 'read' 'tmp1_V_11_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_2_0_reload_read, i12 %tmp1_V_2_1"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_5_0_reload_read, i12 %tmp1_V_2"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_4_reload_read, i12 %tmp1_V_5"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_1_0_reload_read, i12 %tmp1_V_1_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_4_0_reload_read, i12 %tmp1_V_1"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_6_reload_read, i12 %tmp1_V_4"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.70ns)   --->   "%store_ln0 = store i16 65535, i16 %i"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65535, i16 %d"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_0_reload_read, i12 %tmp1_V_8"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_10_0_reload_read, i12 %tmp1_V_7"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_9_read, i12 %tmp1_V_11"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_9_reload_read, i12 %tmp1_V_3"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_11_reload_read, i12 %tmp1_V_0"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_0_0_reload_read, i12 %tmp1_V_0_2"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_11_0_reload_read, i12 %tmp2_V_11_2"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_10_0_reload_read, i12 %tmp2_V_10_2"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_9_0_reload_read, i12 %tmp2_V_9_2"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_8_0_reload_read, i12 %tmp2_V_8_2"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_7_0_reload_read, i12 %tmp2_V_7_2"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_6_0_reload_read, i12 %tmp2_V_6_2"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_5_0_reload_read, i12 %tmp2_V_5_2"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_3_0_reload_read, i12 %tmp2_V_3_2"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_2_0_reload_read, i12 %tmp2_V_2_2"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_1_0_reload_read, i12 %tmp2_V_1_2"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp2_V_0_0_reload_read, i12 %tmp2_V_0_2"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %id"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.56>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%id_3 = load i12 %id" [model_functions.cpp:33]   --->   Operation 106 'load' 'id_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.99ns)   --->   "%icmp_ln33 = icmp_eq  i12 %id_3, i12 3072" [model_functions.cpp:33]   --->   Operation 108 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.54ns)   --->   "%id_4 = add i12 %id_3, i12 1" [model_functions.cpp:33]   --->   Operation 110 'add' 'id_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split8, void %.exitStub" [model_functions.cpp:33]   --->   Operation 111 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%j_load = load i12 %j" [model_functions.cpp:9]   --->   Operation 112 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [model_functions.cpp:11]   --->   Operation 113 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i12 %j_load" [model_functions.cpp:9]   --->   Operation 114 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp_eq  i2 %trunc_ln9, i2 0" [model_functions.cpp:36]   --->   Operation 115 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split8._crit_edge_ifconv, void %.split.0" [model_functions.cpp:36]   --->   Operation 116 'br' 'br_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [model_functions.cpp:37]   --->   Operation 117 'load' 'i_load' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %i_load" [model_functions.cpp:37]   --->   Operation 118 'sext' 'sext_ln37' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%trunc_ln37 = trunc i16 %i_load" [model_functions.cpp:37]   --->   Operation 119 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.07ns)   --->   "%add_ln37 = add i17 %sext_ln37, i17 1" [model_functions.cpp:37]   --->   Operation 120 'add' 'add_ln37' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln37, i32 16" [model_functions.cpp:37]   --->   Operation 121 'bitselect' 'tmp' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i17 %add_ln37" [model_functions.cpp:37]   --->   Operation 122 'trunc' 'trunc_ln37_1' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%xor_ln37 = xor i7 %trunc_ln37, i7 127" [model_functions.cpp:37]   --->   Operation 123 'xor' 'xor_ln37' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%p_and_t3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln37" [model_functions.cpp:37]   --->   Operation 124 'bitconcatenate' 'p_and_t3_cast' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln37 = sub i8 0, i8 %p_and_t3_cast" [model_functions.cpp:37]   --->   Operation 125 'sub' 'sub_ln37' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln37_1" [model_functions.cpp:37]   --->   Operation 126 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.24ns)   --->   "%i_6 = select i1 %tmp, i8 %sub_ln37, i8 %tmp_s" [model_functions.cpp:37]   --->   Operation 127 'select' 'i_6' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i8 %i_6" [model_functions.cpp:37]   --->   Operation 128 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp_eq  i8 %i_6, i8 0" [model_functions.cpp:44]   --->   Operation 129 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.0..split8._crit_edge_ifconv_crit_edge, void %.split3.0" [model_functions.cpp:44]   --->   Operation 130 'br' 'br_ln44' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.70ns)   --->   "%store_ln44 = store i16 %sext_ln37_1, i16 %i" [model_functions.cpp:44]   --->   Operation 131 'store' 'store_ln44' <Predicate = (!icmp_ln33 & icmp_ln36 & !icmp_ln44)> <Delay = 1.70>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.split8._crit_edge_ifconv" [model_functions.cpp:44]   --->   Operation 132 'br' 'br_ln44' <Predicate = (!icmp_ln33 & icmp_ln36 & !icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.70ns)   --->   "%store_ln58 = store i16 0, i16 %i" [model_functions.cpp:58]   --->   Operation 133 'store' 'store_ln58' <Predicate = (!icmp_ln33 & icmp_ln36 & icmp_ln44)> <Delay = 1.70>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%j_load_1 = load i12 %j" [model_functions.cpp:110]   --->   Operation 134 'load' 'j_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.54ns)   --->   "%add_ln58 = add i12 %j_load_1, i12 1" [model_functions.cpp:58]   --->   Operation 135 'add' 'add_ln58' <Predicate = (!icmp_ln33)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.99ns)   --->   "%icmp_ln58_1 = icmp_ult  i12 %add_ln58, i12 3" [model_functions.cpp:58]   --->   Operation 136 'icmp' 'icmp_ln58_1' <Predicate = (!icmp_ln33)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.69ns)   --->   "%select_ln58 = select i1 %icmp_ln58_1, i12 %add_ln58, i12 0" [model_functions.cpp:58]   --->   Operation 137 'select' 'select_ln58' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i12 %j_load_1" [model_functions.cpp:110]   --->   Operation 138 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln33 = store i12 %id_4, i12 %id" [model_functions.cpp:33]   --->   Operation 139 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln58 = store i12 %select_ln58, i12 %j" [model_functions.cpp:58]   --->   Operation 140 'store' 'store_ln58' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%i_7 = load i16 %i" [model_functions.cpp:110]   --->   Operation 141 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.56ns)   --->   "%add_ln64 = add i2 %trunc_ln9, i2 1" [model_functions.cpp:64]   --->   Operation 142 'add' 'add_ln64' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp_ne  i2 %add_ln64, i2 3" [model_functions.cpp:65]   --->   Operation 143 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln65_2 = xor i2 %trunc_ln9, i2 2" [model_functions.cpp:65]   --->   Operation 144 'xor' 'xor_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.99ns) (out node of the LUT)   --->   "%t = select i1 %icmp_ln65, i2 %add_ln64, i2 %xor_ln65_2" [model_functions.cpp:65]   --->   Operation 145 'select' 't' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i16 %i_7" [model_functions.cpp:65]   --->   Operation 146 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i16 %i_7" [model_functions.cpp:65]   --->   Operation 147 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.07ns)   --->   "%add_ln65 = add i17 %sext_ln65, i17 2" [model_functions.cpp:65]   --->   Operation 148 'add' 'add_ln65' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln65, i32 7, i32 16" [model_functions.cpp:65]   --->   Operation 149 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.77ns)   --->   "%icmp_ln65_4 = icmp_slt  i10 %tmp_118, i10 1" [model_functions.cpp:65]   --->   Operation 150 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.95ns)   --->   "%icmp_ln65_1 = icmp_ne  i2 %t, i2 0" [model_functions.cpp:65]   --->   Operation 151 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %t" [model_functions.cpp:65]   --->   Operation 152 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i17 %add_ln65" [model_functions.cpp:65]   --->   Operation 153 'trunc' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i17 %add_ln65" [model_functions.cpp:65]   --->   Operation 154 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_69_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln65_2, i2 0" [model_functions.cpp:65]   --->   Operation 155 'bitconcatenate' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst74 = sub i9 %zext_ln65, i9 %trunc_ln65_1" [model_functions.cpp:65]   --->   Operation 156 'sub' 'newFirst74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond75 = add i9 %tmp_69_cast, i9 %newFirst74" [model_functions.cpp:65]   --->   Operation 157 'add' 'newSecond75' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [1/1] (2.07ns)   --->   "%add_ln66 = add i17 %sext_ln65, i17 3" [model_functions.cpp:66]   --->   Operation 158 'add' 'add_ln66' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln66, i32 7, i32 16" [model_functions.cpp:66]   --->   Operation 159 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.77ns)   --->   "%icmp_ln66 = icmp_slt  i10 %tmp_119, i10 1" [model_functions.cpp:66]   --->   Operation 160 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i17 %add_ln66" [model_functions.cpp:66]   --->   Operation 161 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i17 %add_ln66" [model_functions.cpp:66]   --->   Operation 162 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_70_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln66_1, i2 0" [model_functions.cpp:66]   --->   Operation 163 'bitconcatenate' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst76 = sub i9 %zext_ln65, i9 %trunc_ln66" [model_functions.cpp:65]   --->   Operation 164 'sub' 'newFirst76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond77 = add i9 %tmp_70_cast, i9 %newFirst76" [model_functions.cpp:66]   --->   Operation 165 'add' 'newSecond77' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 %trunc_ln65, i7 2" [model_functions.cpp:67]   --->   Operation 166 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %add_ln67" [model_functions.cpp:67]   --->   Operation 167 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln67, i2 0" [model_functions.cpp:67]   --->   Operation 168 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i9 %tmp_28, i9 %zext_ln67" [model_functions.cpp:67]   --->   Operation 169 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln67_1 = add i9 %sub_ln67, i9 %zext_ln65" [model_functions.cpp:67]   --->   Operation 170 'add' 'add_ln67_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/1] (1.87ns)   --->   "%add_ln68 = add i7 %trunc_ln65, i7 3" [model_functions.cpp:68]   --->   Operation 171 'add' 'add_ln68' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i7 %add_ln68" [model_functions.cpp:68]   --->   Operation 172 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln68, i2 0" [model_functions.cpp:68]   --->   Operation 173 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i9 %tmp_29, i9 %zext_ln65" [model_functions.cpp:68]   --->   Operation 174 'add' 'newFirst' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond = sub i9 %newFirst, i9 %zext_ln68" [model_functions.cpp:68]   --->   Operation 175 'sub' 'newSecond' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 176 [1/1] (2.42ns)   --->   "%icmp_ln71 = icmp_sgt  i16 %i_7, i16 0" [model_functions.cpp:71]   --->   Operation 176 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (2.07ns)   --->   "%add_ln96 = add i17 %sext_ln65, i17 1" [model_functions.cpp:96]   --->   Operation 177 'add' 'add_ln96' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln96, i32 7, i32 16" [model_functions.cpp:96]   --->   Operation 178 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.77ns)   --->   "%icmp_ln96 = icmp_slt  i10 %tmp_120, i10 1" [model_functions.cpp:96]   --->   Operation 179 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i16 %i_7" [model_functions.cpp:110]   --->   Operation 180 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i16 %i_7" [model_functions.cpp:110]   --->   Operation 181 'trunc' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_77_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln110_1, i2 0" [model_functions.cpp:110]   --->   Operation 182 'bitconcatenate' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln110 = sub i9 %tmp_77_cast, i9 %trunc_ln110" [model_functions.cpp:110]   --->   Operation 183 'sub' 'sub_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln110 = add i9 %sub_ln110, i9 %trunc_ln110_2" [model_functions.cpp:110]   --->   Operation 184 'add' 'add_ln110' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i9 %newSecond75" [model_functions.cpp:65]   --->   Operation 185 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln65_1" [model_functions.cpp:65]   --->   Operation 186 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:65]   --->   Operation 187 'load' 'input_load' <Predicate = (icmp_ln65_4 & icmp_ln65_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i9 %newSecond77" [model_functions.cpp:66]   --->   Operation 188 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln66" [model_functions.cpp:66]   --->   Operation 189 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [2/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [model_functions.cpp:66]   --->   Operation 190 'load' 'input_load_1' <Predicate = (!icmp_ln65_1 & icmp_ln66) | (!icmp_ln65_4 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i9 %add_ln67_1" [model_functions.cpp:67]   --->   Operation 191 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln67_1" [model_functions.cpp:67]   --->   Operation 192 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [2/2] (3.25ns)   --->   "%input_load_2 = load i9 %input_addr_2" [model_functions.cpp:67]   --->   Operation 193 'load' 'input_load_2' <Predicate = (!icmp_ln65_4 & icmp_ln65_1 & !icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i9 %newSecond" [model_functions.cpp:68]   --->   Operation 194 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln68_1" [model_functions.cpp:68]   --->   Operation 195 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (3.25ns)   --->   "%input_load_3 = load i9 %input_addr_3" [model_functions.cpp:68]   --->   Operation 196 'load' 'input_load_3' <Predicate = (!icmp_ln65_1 & !icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 6.93>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp1_V_7_load = load i12 %tmp1_V_7" [model_functions.cpp:44]   --->   Operation 197 'load' 'tmp1_V_7_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%tmp1_V_8_load = load i12 %tmp1_V_8" [model_functions.cpp:44]   --->   Operation 198 'load' 'tmp1_V_8_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%tmp1_V_4_load = load i12 %tmp1_V_4" [model_functions.cpp:44]   --->   Operation 199 'load' 'tmp1_V_4_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp1_V_1_load = load i12 %tmp1_V_1" [model_functions.cpp:44]   --->   Operation 200 'load' 'tmp1_V_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%tmp1_V_5_load = load i12 %tmp1_V_5" [model_functions.cpp:44]   --->   Operation 201 'load' 'tmp1_V_5_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp1_V_2_load = load i12 %tmp1_V_2" [model_functions.cpp:44]   --->   Operation 202 'load' 'tmp1_V_2_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_2_load, i12 %tmp1_V_2_1" [model_functions.cpp:44]   --->   Operation 203 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_5_load, i12 %tmp1_V_2" [model_functions.cpp:44]   --->   Operation 204 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_8_load, i12 %tmp1_V_5" [model_functions.cpp:44]   --->   Operation 205 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_1_load, i12 %tmp1_V_1_1" [model_functions.cpp:44]   --->   Operation 206 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_4_load, i12 %tmp1_V_1" [model_functions.cpp:44]   --->   Operation 207 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %tmp1_V_7_load, i12 %tmp1_V_4" [model_functions.cpp:44]   --->   Operation 208 'store' 'store_ln44' <Predicate = (icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%d_load = load i16 %d" [model_functions.cpp:45]   --->   Operation 209 'load' 'd_load' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i16 %d_load" [model_functions.cpp:45]   --->   Operation 210 'sext' 'sext_ln45' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%trunc_ln45 = trunc i16 %d_load" [model_functions.cpp:45]   --->   Operation 211 'trunc' 'trunc_ln45' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (2.07ns)   --->   "%add_ln45 = add i17 %sext_ln45, i17 1" [model_functions.cpp:45]   --->   Operation 212 'add' 'add_ln45' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln45, i32 16" [model_functions.cpp:45]   --->   Operation 213 'bitselect' 'tmp_117' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i17 %add_ln45" [model_functions.cpp:45]   --->   Operation 214 'trunc' 'trunc_ln45_1' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%xor_ln45 = xor i3 %trunc_ln45, i3 7" [model_functions.cpp:45]   --->   Operation 215 'xor' 'xor_ln45' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%p_and_t7_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %xor_ln45" [model_functions.cpp:45]   --->   Operation 216 'bitconcatenate' 'p_and_t7_cast' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln45 = sub i4 0, i4 %p_and_t7_cast" [model_functions.cpp:45]   --->   Operation 217 'sub' 'sub_ln45' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %trunc_ln45_1" [model_functions.cpp:45]   --->   Operation 218 'bitconcatenate' 'tmp_27' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.02ns)   --->   "%d_5 = select i1 %tmp_117, i4 %sub_ln45, i4 %tmp_27" [model_functions.cpp:45]   --->   Operation 219 'select' 'd_5' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i4 %d_5" [model_functions.cpp:45]   --->   Operation 220 'sext' 'sext_ln45_1' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%idxprom87 = zext i4 %d_5" [model_functions.cpp:45]   --->   Operation 221 'zext' 'idxprom87' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_0_addr = getelementptr i19 %firstKernel_f_V_0_0, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 222 'getelementptr' 'firstKernel_f_V_0_0_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (2.32ns)   --->   "%kr_V_0 = load i3 %firstKernel_f_V_0_0_addr" [model_functions.cpp:52]   --->   Operation 223 'load' 'kr_V_0' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_1_addr = getelementptr i19 %firstKernel_f_V_0_1, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 224 'getelementptr' 'firstKernel_f_V_0_1_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (2.32ns)   --->   "%kr_V_1 = load i3 %firstKernel_f_V_0_1_addr" [model_functions.cpp:52]   --->   Operation 225 'load' 'kr_V_1' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_5 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln58 = store i16 %sext_ln45_1, i16 %d" [model_functions.cpp:58]   --->   Operation 226 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 1.58>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1_V_7_load_1 = load i12 %tmp1_V_7" [model_functions.cpp:65]   --->   Operation 227 'load' 'tmp1_V_7_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp1_V_8_load_1 = load i12 %tmp1_V_8" [model_functions.cpp:65]   --->   Operation 228 'load' 'tmp1_V_8_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.97ns)   --->   "%and_ln65 = and i1 %icmp_ln65_4, i1 %icmp_ln65_1" [model_functions.cpp:65]   --->   Operation 229 'and' 'and_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:65]   --->   Operation 230 'load' 'input_load' <Predicate = (icmp_ln65_4 & icmp_ln65_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_5 : Operation 231 [1/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [model_functions.cpp:66]   --->   Operation 231 'load' 'input_load_1' <Predicate = (!icmp_ln65_1 & icmp_ln66) | (!icmp_ln65_4 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_5 : Operation 232 [1/2] (3.25ns)   --->   "%input_load_2 = load i9 %input_addr_2" [model_functions.cpp:67]   --->   Operation 232 'load' 'input_load_2' <Predicate = (!icmp_ln65_4 & icmp_ln65_1 & !icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_5 : Operation 233 [1/2] (3.25ns)   --->   "%input_load_3 = load i9 %input_addr_3" [model_functions.cpp:68]   --->   Operation 233 'load' 'input_load_3' <Predicate = (!icmp_ln65_1 & !icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%xor_ln65 = xor i1 %and_ln65, i1 1" [model_functions.cpp:65]   --->   Operation 234 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%and_ln66 = and i1 %icmp_ln66, i1 %xor_ln65" [model_functions.cpp:66]   --->   Operation 235 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln66 = or i1 %and_ln65, i1 %icmp_ln66" [model_functions.cpp:66]   --->   Operation 236 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%xor_ln66 = xor i1 %or_ln66, i1 1" [model_functions.cpp:66]   --->   Operation 237 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_1 = and i1 %icmp_ln65_1, i1 %xor_ln66" [model_functions.cpp:65]   --->   Operation 238 'and' 'and_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln65 = or i1 %and_ln65_1, i1 %and_ln66" [model_functions.cpp:65]   --->   Operation 239 'or' 'or_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_35)   --->   "%trunc_ln65_3 = trunc i16 %input_load_2" [model_functions.cpp:65]   --->   Operation 240 'trunc' 'trunc_ln65_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_35)   --->   "%trunc_ln65_4 = trunc i16 %input_load_1" [model_functions.cpp:65]   --->   Operation 241 'trunc' 'trunc_ln65_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_35)   --->   "%select_ln65 = select i1 %and_ln65_1, i12 %trunc_ln65_3, i12 %trunc_ln65_4" [model_functions.cpp:65]   --->   Operation 242 'select' 'select_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%trunc_ln65_5 = trunc i16 %input_load" [model_functions.cpp:65]   --->   Operation 243 'trunc' 'trunc_ln65_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%trunc_ln65_6 = trunc i16 %input_load_3" [model_functions.cpp:65]   --->   Operation 244 'trunc' 'trunc_ln65_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %and_ln65, i12 %trunc_ln65_5, i12 %trunc_ln65_6" [model_functions.cpp:65]   --->   Operation 245 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_35 = select i1 %or_ln65, i12 %select_ln65, i12 %select_ln65_1" [model_functions.cpp:65]   --->   Operation 246 'select' 'tmp1_V_11_35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.95ns)   --->   "%icmp_ln65_2 = icmp_eq  i2 %t, i2 1" [model_functions.cpp:65]   --->   Operation 247 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_25)   --->   "%tmp1_V_11_24 = select i1 %icmp_ln65_2, i12 %tmp1_V_8_load_1, i12 %tmp1_V_11_35" [model_functions.cpp:65]   --->   Operation 248 'select' 'tmp1_V_11_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln65_3 = icmp_eq  i2 %t, i2 0" [model_functions.cpp:65]   --->   Operation 249 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_25 = select i1 %icmp_ln65_3, i12 %tmp1_V_8_load_1, i12 %tmp1_V_11_24" [model_functions.cpp:65]   --->   Operation 250 'select' 'tmp1_V_11_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_29)   --->   "%tmp1_V_11_28 = select i1 %icmp_ln65_2, i12 %tmp1_V_11_35, i12 %tmp1_V_7_load_1" [model_functions.cpp:65]   --->   Operation 251 'select' 'tmp1_V_11_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_29 = select i1 %icmp_ln65_3, i12 %tmp1_V_7_load_1, i12 %tmp1_V_11_28" [model_functions.cpp:65]   --->   Operation 252 'select' 'tmp1_V_11_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (1.58ns)   --->   "%store_ln65 = store i12 %tmp1_V_11_25, i12 %tmp1_V_8" [model_functions.cpp:65]   --->   Operation 253 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 254 [1/1] (1.58ns)   --->   "%store_ln65 = store i12 %tmp1_V_11_29, i12 %tmp1_V_7" [model_functions.cpp:65]   --->   Operation 254 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.22>
ST_6 : Operation 255 [1/2] (2.32ns)   --->   "%kr_V_0 = load i3 %firstKernel_f_V_0_0_addr" [model_functions.cpp:52]   --->   Operation 255 'load' 'kr_V_0' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i19 %kr_V_0" [model_functions.cpp:52]   --->   Operation 256 'sext' 'sext_ln52' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 257 [1/2] (2.32ns)   --->   "%kr_V_1 = load i3 %firstKernel_f_V_0_1_addr" [model_functions.cpp:52]   --->   Operation 257 'load' 'kr_V_1' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i19 %kr_V_1" [model_functions.cpp:52]   --->   Operation 258 'sext' 'sext_ln52_1' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_2_addr = getelementptr i20 %firstKernel_f_V_0_2, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 259 'getelementptr' 'firstKernel_f_V_0_2_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 260 [2/2] (2.32ns)   --->   "%kr_V_2 = load i3 %firstKernel_f_V_0_2_addr" [model_functions.cpp:52]   --->   Operation 260 'load' 'kr_V_2' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_0_addr = getelementptr i18 %firstKernel_f_V_1_0, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 261 'getelementptr' 'firstKernel_f_V_1_0_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 262 [2/2] (2.32ns)   --->   "%kr_V_3 = load i3 %firstKernel_f_V_1_0_addr" [model_functions.cpp:52]   --->   Operation 262 'load' 'kr_V_3' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_1_addr = getelementptr i18 %firstKernel_f_V_1_1, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 263 'getelementptr' 'firstKernel_f_V_1_1_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (2.32ns)   --->   "%kr_V_4 = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:52]   --->   Operation 264 'load' 'kr_V_4' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_2_addr = getelementptr i18 %firstKernel_f_V_1_2, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 265 'getelementptr' 'firstKernel_f_V_1_2_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 266 [2/2] (2.32ns)   --->   "%kr_V_5 = load i3 %firstKernel_f_V_1_2_addr" [model_functions.cpp:52]   --->   Operation 266 'load' 'kr_V_5' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_0_addr = getelementptr i18 %firstKernel_f_V_2_0, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 267 'getelementptr' 'firstKernel_f_V_2_0_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (2.32ns)   --->   "%kr_V_6 = load i3 %firstKernel_f_V_2_0_addr" [model_functions.cpp:52]   --->   Operation 268 'load' 'kr_V_6' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_1_addr = getelementptr i18 %firstKernel_f_V_2_1, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 269 'getelementptr' 'firstKernel_f_V_2_1_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 270 [2/2] (2.32ns)   --->   "%kr_V_7 = load i3 %firstKernel_f_V_2_1_addr" [model_functions.cpp:52]   --->   Operation 270 'load' 'kr_V_7' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_2_addr = getelementptr i18 %firstKernel_f_V_2_2, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 271 'getelementptr' 'firstKernel_f_V_2_2_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 272 [2/2] (2.32ns)   --->   "%kr_V_8 = load i3 %firstKernel_f_V_2_2_addr" [model_functions.cpp:52]   --->   Operation 272 'load' 'kr_V_8' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_0_addr = getelementptr i18 %firstKernel_f_V_3_0, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 273 'getelementptr' 'firstKernel_f_V_3_0_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 274 [2/2] (2.32ns)   --->   "%kr_V_9 = load i3 %firstKernel_f_V_3_0_addr" [model_functions.cpp:52]   --->   Operation 274 'load' 'kr_V_9' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_1_addr = getelementptr i19 %firstKernel_f_V_3_1, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 275 'getelementptr' 'firstKernel_f_V_3_1_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 276 [2/2] (2.32ns)   --->   "%kr_V_10 = load i3 %firstKernel_f_V_3_1_addr" [model_functions.cpp:52]   --->   Operation 276 'load' 'kr_V_10' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_2_addr = getelementptr i19 %firstKernel_f_V_3_2, i64 0, i64 %idxprom87" [model_functions.cpp:52]   --->   Operation 277 'getelementptr' 'firstKernel_f_V_3_2_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 278 [2/2] (2.32ns)   --->   "%kr_V_11 = load i3 %firstKernel_f_V_3_2_addr" [model_functions.cpp:52]   --->   Operation 278 'load' 'kr_V_11' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%firstBias_f_V_addr = getelementptr i22 %firstBias_f_V, i64 0, i64 %idxprom87" [model_functions.cpp:45]   --->   Operation 279 'getelementptr' 'firstBias_f_V_addr' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 280 [2/2] (2.32ns)   --->   "%firstBias_f_V_load = load i3 %firstBias_f_V_addr" [model_functions.cpp:53]   --->   Operation 280 'load' 'firstBias_f_V_load' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_1, i36 %kr_V_1_01127" [model_functions.cpp:58]   --->   Operation 281 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52, i36 %kr_V_0_01126" [model_functions.cpp:58]   --->   Operation 282 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%tmp2_V_0_2_load = load i12 %tmp2_V_0_2" [model_functions.cpp:83]   --->   Operation 283 'load' 'tmp2_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%tmp2_V_1_2_load = load i12 %tmp2_V_1_2" [model_functions.cpp:83]   --->   Operation 284 'load' 'tmp2_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%tmp2_V_2_2_load = load i12 %tmp2_V_2_2" [model_functions.cpp:83]   --->   Operation 285 'load' 'tmp2_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%tmp2_V_3_2_load = load i12 %tmp2_V_3_2" [model_functions.cpp:73]   --->   Operation 286 'load' 'tmp2_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%tmp2_V_5_2_load = load i12 %tmp2_V_5_2" [model_functions.cpp:83]   --->   Operation 287 'load' 'tmp2_V_5_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%tmp2_V_6_2_load = load i12 %tmp2_V_6_2" [model_functions.cpp:96]   --->   Operation 288 'load' 'tmp2_V_6_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%tmp2_V_7_2_load = load i12 %tmp2_V_7_2" [model_functions.cpp:96]   --->   Operation 289 'load' 'tmp2_V_7_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%tmp2_V_8_2_load = load i12 %tmp2_V_8_2" [model_functions.cpp:96]   --->   Operation 290 'load' 'tmp2_V_8_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%tmp2_V_9_2_load = load i12 %tmp2_V_9_2" [model_functions.cpp:96]   --->   Operation 291 'load' 'tmp2_V_9_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%tmp2_V_10_2_load = load i12 %tmp2_V_10_2" [model_functions.cpp:96]   --->   Operation 292 'load' 'tmp2_V_10_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%tmp2_V_11_2_load = load i12 %tmp2_V_11_2" [model_functions.cpp:96]   --->   Operation 293 'load' 'tmp2_V_11_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%tmp1_V_0_2_load = load i12 %tmp1_V_0_2" [model_functions.cpp:58]   --->   Operation 294 'load' 'tmp1_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%tmp1_V_0_load = load i12 %tmp1_V_0" [model_functions.cpp:58]   --->   Operation 295 'load' 'tmp1_V_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%tmp1_V_3_load = load i12 %tmp1_V_3" [model_functions.cpp:58]   --->   Operation 296 'load' 'tmp1_V_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%tmp1_V_11_load = load i12 %tmp1_V_11" [model_functions.cpp:65]   --->   Operation 297 'load' 'tmp1_V_11_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%d_6 = load i16 %d" [model_functions.cpp:110]   --->   Operation 298 'load' 'd_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%tmp1_V_4_load_1 = load i12 %tmp1_V_4" [model_functions.cpp:99]   --->   Operation 299 'load' 'tmp1_V_4_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%tmp1_V_1_load_1 = load i12 %tmp1_V_1" [model_functions.cpp:90]   --->   Operation 300 'load' 'tmp1_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%tmp1_V_1_1_load = load i12 %tmp1_V_1_1" [model_functions.cpp:90]   --->   Operation 301 'load' 'tmp1_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%tmp1_V_5_load_1 = load i12 %tmp1_V_5" [model_functions.cpp:99]   --->   Operation 302 'load' 'tmp1_V_5_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp1_V_2_load_1 = load i12 %tmp1_V_2" [model_functions.cpp:90]   --->   Operation 303 'load' 'tmp1_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%tmp1_V_2_1_load = load i12 %tmp1_V_2_1" [model_functions.cpp:90]   --->   Operation 304 'load' 'tmp1_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.95ns)   --->   "%icmp_ln58 = icmp_eq  i2 %trunc_ln9, i2 2" [model_functions.cpp:58]   --->   Operation 305 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.69ns)   --->   "%tmp1_V_6 = select i1 %icmp_ln58, i12 %tmp1_V_11_load, i12 %tmp1_V_3_load" [model_functions.cpp:58]   --->   Operation 306 'select' 'tmp1_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.69ns)   --->   "%tmp1_V_3_1 = select i1 %icmp_ln58, i12 %tmp1_V_3_load, i12 %tmp1_V_0_load" [model_functions.cpp:58]   --->   Operation 307 'select' 'tmp1_V_3_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.69ns)   --->   "%tmp1_V_0_3 = select i1 %icmp_ln58, i12 %tmp1_V_0_load, i12 %tmp1_V_0_2_load" [model_functions.cpp:58]   --->   Operation 308 'select' 'tmp1_V_0_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.69ns)   --->   "%tmp1_V_11_30 = select i1 %icmp_ln65_3, i12 %tmp1_V_11_35, i12 %tmp1_V_11_load" [model_functions.cpp:65]   --->   Operation 309 'select' 'tmp1_V_11_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%select_ln70 = select i1 %icmp_ln36, i12 %tmp1_V_3_1, i12 %tmp1_V_2_load_1" [model_functions.cpp:70]   --->   Operation 310 'select' 'select_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_eq  i2 %trunc_ln9, i2 1" [model_functions.cpp:70]   --->   Operation 311 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln70_1 = select i1 %icmp_ln70, i12 %tmp1_V_1_load_1, i12 %select_ln70" [model_functions.cpp:70]   --->   Operation 312 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp_ne  i2 %trunc_ln9, i2 0" [model_functions.cpp:73]   --->   Operation 313 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln73)   --->   "%tmp2_V_3 = select i1 %icmp_ln70, i12 %tmp1_V_3_1, i12 %tmp1_V_1_load_1" [model_functions.cpp:82]   --->   Operation 314 'select' 'tmp2_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln73 = select i1 %icmp_ln73, i12 %tmp2_V_3, i12 %tmp2_V_3_2_load" [model_functions.cpp:73]   --->   Operation 315 'select' 'select_ln73' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V_1)   --->   "%select_ln72 = select i1 %icmp_ln36, i12 %tmp1_V_0_3, i12 %tmp1_V_2_1_load" [model_functions.cpp:72]   --->   Operation 316 'select' 'select_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp2_V_1 = select i1 %icmp_ln70, i12 %tmp1_V_1_1_load, i12 %select_ln72" [model_functions.cpp:72]   --->   Operation 317 'select' 'tmp2_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln9" [model_functions.cpp:83]   --->   Operation 318 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%tmp2_V_0 = select i1 %icmp_ln70, i12 %tmp1_V_0_3, i12 %tmp1_V_1_1_load" [model_functions.cpp:74]   --->   Operation 319 'select' 'tmp2_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %icmp_ln73, i12 %tmp2_V_0, i12 %tmp2_V_0_2_load" [model_functions.cpp:73]   --->   Operation 320 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.69ns)   --->   "%tmp2_V_2 = select i1 %icmp_ln36, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load" [model_functions.cpp:78]   --->   Operation 321 'select' 'tmp2_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.97ns)   --->   "%xor_ln77 = xor i1 %icmp_ln65, i1 1" [model_functions.cpp:77]   --->   Operation 322 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln71, i1 %xor_ln77" [model_functions.cpp:77]   --->   Operation 323 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%select_ln77 = select i1 %and_ln77, i12 %tmp2_V_5_2_load, i12 %tmp1_V_4_load_1" [model_functions.cpp:77]   --->   Operation 324 'select' 'select_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (1.13ns)   --->   "%icmp_ln79 = icmp_eq  i3 %or_ln, i3 4" [model_functions.cpp:79]   --->   Operation 325 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.97ns)   --->   "%and_ln77_1 = and i1 %icmp_ln71, i1 %icmp_ln65" [model_functions.cpp:77]   --->   Operation 326 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.97ns)   --->   "%and_ln79 = and i1 %and_ln77_1, i1 %icmp_ln79" [model_functions.cpp:79]   --->   Operation 327 'and' 'and_ln79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %and_ln79, i12 %tmp1_V_1_load_1, i12 %select_ln77" [model_functions.cpp:79]   --->   Operation 328 'select' 'select_ln79' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (1.13ns)   --->   "%icmp_ln79_1 = icmp_eq  i3 %or_ln, i3 5" [model_functions.cpp:79]   --->   Operation 329 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.97ns)   --->   "%and_ln79_1 = and i1 %and_ln77_1, i1 %icmp_ln79_1" [model_functions.cpp:79]   --->   Operation 330 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%select_ln79_1 = select i1 %and_ln79_1, i12 %tmp1_V_2_load_1, i12 %select_ln79" [model_functions.cpp:79]   --->   Operation 331 'select' 'select_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (1.13ns)   --->   "%icmp_ln79_2 = icmp_eq  i3 %or_ln, i3 6" [model_functions.cpp:79]   --->   Operation 332 'icmp' 'icmp_ln79_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.97ns)   --->   "%and_ln79_2 = and i1 %and_ln77_1, i1 %icmp_ln79_2" [model_functions.cpp:79]   --->   Operation 333 'and' 'and_ln79_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_2 = select i1 %and_ln79_2, i12 %tmp1_V_6, i12 %select_ln79_1" [model_functions.cpp:79]   --->   Operation 334 'select' 'select_ln79_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (1.13ns)   --->   "%icmp_ln79_3 = icmp_ne  i3 %or_ln, i3 6" [model_functions.cpp:79]   --->   Operation 335 'icmp' 'icmp_ln79_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (1.13ns)   --->   "%icmp_ln79_4 = icmp_ne  i3 %or_ln, i3 5" [model_functions.cpp:79]   --->   Operation 336 'icmp' 'icmp_ln79_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (1.13ns)   --->   "%icmp_ln79_5 = icmp_ne  i3 %or_ln, i3 4" [model_functions.cpp:79]   --->   Operation 337 'icmp' 'icmp_ln79_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_5)   --->   "%and_ln79_3 = and i1 %icmp_ln79_3, i1 %icmp_ln79_4" [model_functions.cpp:79]   --->   Operation 338 'and' 'and_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_5)   --->   "%and_ln79_4 = and i1 %and_ln77_1, i1 %icmp_ln79_5" [model_functions.cpp:79]   --->   Operation 339 'and' 'and_ln79_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79_5 = and i1 %and_ln79_4, i1 %and_ln79_3" [model_functions.cpp:79]   --->   Operation 340 'and' 'and_ln79_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%select_ln79_3 = select i1 %and_ln79_5, i12 %tmp1_V_4_load_1, i12 %select_ln79_2" [model_functions.cpp:79]   --->   Operation 341 'select' 'select_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.97ns)   --->   "%or_ln83 = or i1 %icmp_ln71, i1 %icmp_ln65" [model_functions.cpp:83]   --->   Operation 342 'or' 'or_ln83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %or_ln83, i12 %select_ln79_3, i12 %tmp2_V_5_2_load" [model_functions.cpp:83]   --->   Operation 343 'select' 'select_ln83' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln71 = xor i1 %icmp_ln71, i1 1" [model_functions.cpp:71]   --->   Operation 344 'xor' 'xor_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln65, i1 %xor_ln71" [model_functions.cpp:83]   --->   Operation 345 'and' 'and_ln83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.97ns)   --->   "%and_ln83_1 = and i1 %and_ln83, i1 %icmp_ln79" [model_functions.cpp:83]   --->   Operation 346 'and' 'and_ln83_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%select_ln83_1 = select i1 %and_ln83_1, i12 %tmp1_V_1_load_1, i12 %select_ln83" [model_functions.cpp:83]   --->   Operation 347 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.97ns)   --->   "%and_ln83_2 = and i1 %and_ln83, i1 %icmp_ln79_1" [model_functions.cpp:83]   --->   Operation 348 'and' 'and_ln83_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_2 = select i1 %and_ln83_2, i12 %tmp1_V_2_load_1, i12 %select_ln83_1" [model_functions.cpp:83]   --->   Operation 349 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.97ns)   --->   "%and_ln83_3 = and i1 %and_ln83, i1 %icmp_ln79_2" [model_functions.cpp:83]   --->   Operation 350 'and' 'and_ln83_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_3 = select i1 %and_ln83_3, i12 %tmp1_V_6, i12 %select_ln83_2" [model_functions.cpp:83]   --->   Operation 351 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_5)   --->   "%select_ln79_4 = select i1 %and_ln79, i12 %tmp2_V_2, i12 %tmp2_V_2_2_load" [model_functions.cpp:79]   --->   Operation 352 'select' 'select_ln79_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_5 = select i1 %and_ln79_1, i12 %tmp2_V_2, i12 %select_ln79_4" [model_functions.cpp:79]   --->   Operation 353 'select' 'select_ln79_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_7)   --->   "%select_ln79_6 = select i1 %and_ln79_2, i12 %tmp2_V_2, i12 %select_ln79_5" [model_functions.cpp:79]   --->   Operation 354 'select' 'select_ln79_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_7 = select i1 %and_ln79_5, i12 %tmp2_V_2, i12 %select_ln79_6" [model_functions.cpp:79]   --->   Operation 355 'select' 'select_ln79_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_5)   --->   "%select_ln83_4 = select i1 %or_ln83, i12 %select_ln79_7, i12 %tmp2_V_2_2_load" [model_functions.cpp:83]   --->   Operation 356 'select' 'select_ln83_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_5 = select i1 %and_ln83_1, i12 %tmp2_V_2_2_load, i12 %select_ln83_4" [model_functions.cpp:83]   --->   Operation 357 'select' 'select_ln83_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_7)   --->   "%select_ln83_6 = select i1 %and_ln83_2, i12 %tmp2_V_2_2_load, i12 %select_ln83_5" [model_functions.cpp:83]   --->   Operation 358 'select' 'select_ln83_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_7 = select i1 %and_ln83_3, i12 %tmp2_V_2_2_load, i12 %select_ln83_6" [model_functions.cpp:83]   --->   Operation 359 'select' 'select_ln83_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_8)   --->   "%select_ln77_1 = select i1 %and_ln77, i12 %tmp2_V_1, i12 %tmp2_V_1_2_load" [model_functions.cpp:77]   --->   Operation 360 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_8 = select i1 %and_ln79, i12 %tmp2_V_1, i12 %select_ln77_1" [model_functions.cpp:79]   --->   Operation 361 'select' 'select_ln79_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_10)   --->   "%select_ln79_9 = select i1 %and_ln79_1, i12 %tmp2_V_1, i12 %select_ln79_8" [model_functions.cpp:79]   --->   Operation 362 'select' 'select_ln79_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_10 = select i1 %and_ln79_2, i12 %tmp2_V_1, i12 %select_ln79_9" [model_functions.cpp:79]   --->   Operation 363 'select' 'select_ln79_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_8)   --->   "%select_ln79_11 = select i1 %and_ln79_5, i12 %tmp2_V_1, i12 %select_ln79_10" [model_functions.cpp:79]   --->   Operation 364 'select' 'select_ln79_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_8 = select i1 %or_ln83, i12 %select_ln79_11, i12 %tmp2_V_1_2_load" [model_functions.cpp:83]   --->   Operation 365 'select' 'select_ln83_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_10)   --->   "%select_ln83_9 = select i1 %and_ln83_1, i12 %tmp2_V_1_2_load, i12 %select_ln83_8" [model_functions.cpp:83]   --->   Operation 366 'select' 'select_ln83_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_10 = select i1 %and_ln83_2, i12 %tmp2_V_1_2_load, i12 %select_ln83_9" [model_functions.cpp:83]   --->   Operation 367 'select' 'select_ln83_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_11 = select i1 %and_ln83_3, i12 %tmp2_V_1_2_load, i12 %select_ln83_10" [model_functions.cpp:83]   --->   Operation 368 'select' 'select_ln83_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_12)   --->   "%select_ln77_2 = select i1 %and_ln77, i12 %select_ln73_1, i12 %tmp2_V_0_2_load" [model_functions.cpp:77]   --->   Operation 369 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_12 = select i1 %and_ln79, i12 %select_ln73_1, i12 %select_ln77_2" [model_functions.cpp:79]   --->   Operation 370 'select' 'select_ln79_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_14)   --->   "%select_ln79_13 = select i1 %and_ln79_1, i12 %select_ln73_1, i12 %select_ln79_12" [model_functions.cpp:79]   --->   Operation 371 'select' 'select_ln79_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_14 = select i1 %and_ln79_2, i12 %select_ln73_1, i12 %select_ln79_13" [model_functions.cpp:79]   --->   Operation 372 'select' 'select_ln79_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_12)   --->   "%select_ln79_15 = select i1 %and_ln79_5, i12 %select_ln73_1, i12 %select_ln79_14" [model_functions.cpp:79]   --->   Operation 373 'select' 'select_ln79_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_12 = select i1 %or_ln83, i12 %select_ln79_15, i12 %tmp2_V_0_2_load" [model_functions.cpp:83]   --->   Operation 374 'select' 'select_ln83_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_14)   --->   "%select_ln83_13 = select i1 %and_ln83_1, i12 %tmp2_V_0_2_load, i12 %select_ln83_12" [model_functions.cpp:83]   --->   Operation 375 'select' 'select_ln83_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_14 = select i1 %and_ln83_2, i12 %tmp2_V_0_2_load, i12 %select_ln83_13" [model_functions.cpp:83]   --->   Operation 376 'select' 'select_ln83_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln83_15 = select i1 %and_ln83_3, i12 %tmp2_V_0_2_load, i12 %select_ln83_14" [model_functions.cpp:83]   --->   Operation 377 'select' 'select_ln83_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V_7)   --->   "%select_ln86 = select i1 %icmp_ln36, i12 %tmp1_V_6, i12 %tmp1_V_5_load_1" [model_functions.cpp:86]   --->   Operation 378 'select' 'select_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp2_V_7 = select i1 %icmp_ln70, i12 %tmp1_V_4_load_1, i12 %select_ln86" [model_functions.cpp:86]   --->   Operation 379 'select' 'tmp2_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_36)   --->   "%tmp1_V_11_31 = select i1 %icmp_ln36, i12 %tmp1_V_11_30, i12 %tmp1_V_11_25" [model_functions.cpp:87]   --->   Operation 380 'select' 'tmp1_V_11_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_36 = select i1 %icmp_ln70, i12 %tmp1_V_11_29, i12 %tmp1_V_11_31" [model_functions.cpp:87]   --->   Operation 381 'select' 'tmp1_V_11_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_2)   --->   "%tmp2_V_6 = select i1 %icmp_ln70, i12 %tmp1_V_6, i12 %tmp1_V_4_load_1" [model_functions.cpp:98]   --->   Operation 382 'select' 'tmp2_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln73_2 = select i1 %icmp_ln73, i12 %tmp2_V_6, i12 %tmp2_V_6_2_load" [model_functions.cpp:73]   --->   Operation 383 'select' 'select_ln73_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %trunc_ln9" [model_functions.cpp:90]   --->   Operation 384 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (2.78ns)   --->   "%tmp2_V_9 = mux i12 @_ssdm_op_Mux.ap_auto.12i12.i4, i12 %tmp1_V_0_3, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load, i12 %tmp1_V_3_1, i12 %tmp1_V_1_load_1, i12 %tmp1_V_2_load_1, i12 %tmp1_V_6, i12 %tmp1_V_4_load_1, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_30, i12 %tmp1_V_11_29, i12 %tmp1_V_11_25, i4 %or_ln1" [model_functions.cpp:90]   --->   Operation 385 'mux' 'tmp2_V_9' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.69ns)   --->   "%select_ln73_3 = select i1 %icmp_ln73, i12 %tmp2_V_9, i12 %tmp2_V_9_2_load" [model_functions.cpp:73]   --->   Operation 386 'select' 'select_ln73_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_37)   --->   "%tmp1_V_11_33 = select i1 %icmp_ln36, i12 %tmp1_V_4_load_1, i12 %tmp1_V_11_30" [model_functions.cpp:93]   --->   Operation 387 'select' 'tmp1_V_11_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_37 = select i1 %icmp_ln70, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_33" [model_functions.cpp:93]   --->   Operation 388 'select' 'tmp1_V_11_37' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%tmp2_V_11 = select i1 %icmp_ln36, i12 %tmp1_V_11_29, i12 %tmp1_V_11_25" [model_functions.cpp:94]   --->   Operation 389 'select' 'tmp2_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.97ns)   --->   "%and_ln92 = and i1 %icmp_ln65_4, i1 %icmp_ln65" [model_functions.cpp:92]   --->   Operation 390 'and' 'and_ln92' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %and_ln92, i12 %tmp2_V_11, i12 %tmp2_V_11_2_load" [model_functions.cpp:92]   --->   Operation 391 'select' 'select_ln92' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.97ns)   --->   "%and_ln92_1 = and i1 %icmp_ln65_4, i1 %xor_ln77" [model_functions.cpp:92]   --->   Operation 392 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%select_ln92_1 = select i1 %and_ln92_1, i12 %tmp2_V_11_2_load, i12 %select_ln92" [model_functions.cpp:92]   --->   Operation 393 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln96)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_4, i1 1" [model_functions.cpp:65]   --->   Operation 394 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln96 = and i1 %icmp_ln96, i1 %xor_ln65_1" [model_functions.cpp:96]   --->   Operation 395 'and' 'and_ln96' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.97ns)   --->   "%and_ln99 = and i1 %and_ln96, i1 %xor_ln77" [model_functions.cpp:99]   --->   Operation 396 'and' 'and_ln99' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %and_ln99, i12 %tmp2_V_11_2_load, i12 %select_ln92_1" [model_functions.cpp:99]   --->   Operation 397 'select' 'select_ln99' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.97ns)   --->   "%and_ln99_1 = and i1 %and_ln96, i1 %icmp_ln65" [model_functions.cpp:99]   --->   Operation 398 'and' 'and_ln99_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.97ns)   --->   "%and_ln99_2 = and i1 %and_ln99_1, i1 %icmp_ln70" [model_functions.cpp:99]   --->   Operation 399 'and' 'and_ln99_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_2)   --->   "%select_ln99_1 = select i1 %and_ln99_2, i12 %tmp2_V_11_2_load, i12 %select_ln99" [model_functions.cpp:99]   --->   Operation 400 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (0.97ns)   --->   "%and_ln99_3 = and i1 %and_ln99_1, i1 %icmp_ln36" [model_functions.cpp:99]   --->   Operation 401 'and' 'and_ln99_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99_2 = select i1 %and_ln99_3, i12 %tmp2_V_11_2_load, i12 %select_ln99_1" [model_functions.cpp:99]   --->   Operation 402 'select' 'select_ln99_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (0.97ns)   --->   "%or_ln96 = or i1 %icmp_ln65_4, i1 %icmp_ln96" [model_functions.cpp:96]   --->   Operation 403 'or' 'or_ln96' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %or_ln96, i12 %select_ln99_2, i12 %tmp2_V_11_2_load" [model_functions.cpp:96]   --->   Operation 404 'select' 'select_ln96' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%select_ln92_2 = select i1 %and_ln92, i12 %tmp1_V_11_36, i12 %tmp2_V_10_2_load" [model_functions.cpp:92]   --->   Operation 405 'select' 'select_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_3 = select i1 %and_ln92_1, i12 %tmp1_V_11_36, i12 %select_ln92_2" [model_functions.cpp:92]   --->   Operation 406 'select' 'select_ln92_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_4)   --->   "%select_ln99_3 = select i1 %and_ln99, i12 %tmp2_V_10_2_load, i12 %select_ln92_3" [model_functions.cpp:99]   --->   Operation 407 'select' 'select_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99_4 = select i1 %and_ln99_2, i12 %tmp2_V_10_2_load, i12 %select_ln99_3" [model_functions.cpp:99]   --->   Operation 408 'select' 'select_ln99_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_1)   --->   "%select_ln99_5 = select i1 %and_ln99_3, i12 %tmp2_V_10_2_load, i12 %select_ln99_4" [model_functions.cpp:99]   --->   Operation 409 'select' 'select_ln99_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_1 = select i1 %or_ln96, i12 %select_ln99_5, i12 %tmp2_V_10_2_load" [model_functions.cpp:96]   --->   Operation 410 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_5)   --->   "%select_ln92_4 = select i1 %and_ln92, i12 %select_ln73_3, i12 %tmp2_V_9_2_load" [model_functions.cpp:92]   --->   Operation 411 'select' 'select_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_5 = select i1 %and_ln92_1, i12 %select_ln73_3, i12 %select_ln92_4" [model_functions.cpp:92]   --->   Operation 412 'select' 'select_ln92_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_7)   --->   "%select_ln99_6 = select i1 %and_ln99, i12 %tmp2_V_9_2_load, i12 %select_ln92_5" [model_functions.cpp:99]   --->   Operation 413 'select' 'select_ln99_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99_7 = select i1 %and_ln99_2, i12 %tmp2_V_9_2_load, i12 %select_ln99_6" [model_functions.cpp:99]   --->   Operation 414 'select' 'select_ln99_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_2)   --->   "%select_ln99_8 = select i1 %and_ln99_3, i12 %tmp2_V_9_2_load, i12 %select_ln99_7" [model_functions.cpp:99]   --->   Operation 415 'select' 'select_ln99_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_2 = select i1 %or_ln96, i12 %select_ln99_8, i12 %tmp2_V_9_2_load" [model_functions.cpp:96]   --->   Operation 416 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_7)   --->   "%select_ln92_6 = select i1 %and_ln92, i12 %tmp1_V_11_37, i12 %tmp1_V_11_30" [model_functions.cpp:92]   --->   Operation 417 'select' 'select_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_7 = select i1 %and_ln92_1, i12 %tmp2_V_8_2_load, i12 %select_ln92_6" [model_functions.cpp:92]   --->   Operation 418 'select' 'select_ln92_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_10)   --->   "%select_ln99_9 = select i1 %and_ln99, i12 %tmp2_V_8_2_load, i12 %select_ln92_7" [model_functions.cpp:99]   --->   Operation 419 'select' 'select_ln99_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99_10 = select i1 %and_ln99_2, i12 %tmp1_V_5_load_1, i12 %select_ln99_9" [model_functions.cpp:99]   --->   Operation 420 'select' 'select_ln99_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_3)   --->   "%select_ln99_11 = select i1 %and_ln99_3, i12 %tmp1_V_4_load_1, i12 %select_ln99_10" [model_functions.cpp:99]   --->   Operation 421 'select' 'select_ln99_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_3 = select i1 %or_ln96, i12 %select_ln99_11, i12 %tmp2_V_8_2_load" [model_functions.cpp:96]   --->   Operation 422 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp2_V_7_1 = select i1 %or_ln96, i12 %tmp2_V_7, i12 %tmp2_V_7_2_load" [model_functions.cpp:96]   --->   Operation 423 'select' 'tmp2_V_7_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_5 = select i1 %or_ln96, i12 %select_ln73_2, i12 %tmp2_V_6_2_load" [model_functions.cpp:96]   --->   Operation 424 'select' 'select_ln96_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_79_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln110, i3 0" [model_functions.cpp:110]   --->   Operation 425 'bitconcatenate' 'tmp_79_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i16 %d_6" [model_functions.cpp:110]   --->   Operation 426 'trunc' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (1.54ns)   --->   "%add_ln110_1 = add i12 %tmp_79_cast, i12 %trunc_ln110_3" [model_functions.cpp:110]   --->   Operation 427 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (1.58ns)   --->   "%store_ln65 = store i12 %tmp1_V_11_30, i12 %tmp1_V_11" [model_functions.cpp:65]   --->   Operation 428 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln58 = store i12 %tmp1_V_6, i12 %tmp1_V_3" [model_functions.cpp:58]   --->   Operation 429 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 430 [1/1] (1.58ns)   --->   "%store_ln58 = store i12 %tmp1_V_3_1, i12 %tmp1_V_0" [model_functions.cpp:58]   --->   Operation 430 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 431 [1/1] (1.58ns)   --->   "%store_ln58 = store i12 %tmp1_V_0_3, i12 %tmp1_V_0_2" [model_functions.cpp:58]   --->   Operation 431 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 432 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_11_2"   --->   Operation 432 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 433 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_10_2"   --->   Operation 433 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 434 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_9_2"   --->   Operation 434 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 435 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_8_2"   --->   Operation 435 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 436 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_7_2"   --->   Operation 436 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 437 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_6_2"   --->   Operation 437 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 438 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_5_2"   --->   Operation 438 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 439 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_3_2"   --->   Operation 439 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 440 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_2_2"   --->   Operation 440 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 441 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_1_2"   --->   Operation 441 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 442 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %tmp2_V_0_2"   --->   Operation 442 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 443 [1/2] (2.32ns)   --->   "%kr_V_2 = load i3 %firstKernel_f_V_0_2_addr" [model_functions.cpp:52]   --->   Operation 443 'load' 'kr_V_2' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln52_2 = sext i20 %kr_V_2" [model_functions.cpp:52]   --->   Operation 444 'sext' 'sext_ln52_2' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 445 [1/2] (2.32ns)   --->   "%kr_V_3 = load i3 %firstKernel_f_V_1_0_addr" [model_functions.cpp:52]   --->   Operation 445 'load' 'kr_V_3' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln52_3 = sext i18 %kr_V_3" [model_functions.cpp:52]   --->   Operation 446 'sext' 'sext_ln52_3' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 447 [1/2] (2.32ns)   --->   "%kr_V_4 = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:52]   --->   Operation 447 'load' 'kr_V_4' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln52_4 = sext i18 %kr_V_4" [model_functions.cpp:52]   --->   Operation 448 'sext' 'sext_ln52_4' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 449 [1/2] (2.32ns)   --->   "%kr_V_5 = load i3 %firstKernel_f_V_1_2_addr" [model_functions.cpp:52]   --->   Operation 449 'load' 'kr_V_5' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln52_5 = sext i18 %kr_V_5" [model_functions.cpp:52]   --->   Operation 450 'sext' 'sext_ln52_5' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 451 [1/2] (2.32ns)   --->   "%kr_V_6 = load i3 %firstKernel_f_V_2_0_addr" [model_functions.cpp:52]   --->   Operation 451 'load' 'kr_V_6' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln52_6 = sext i18 %kr_V_6" [model_functions.cpp:52]   --->   Operation 452 'sext' 'sext_ln52_6' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 453 [1/2] (2.32ns)   --->   "%kr_V_7 = load i3 %firstKernel_f_V_2_1_addr" [model_functions.cpp:52]   --->   Operation 453 'load' 'kr_V_7' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln52_7 = sext i18 %kr_V_7" [model_functions.cpp:52]   --->   Operation 454 'sext' 'sext_ln52_7' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 455 [1/2] (2.32ns)   --->   "%kr_V_8 = load i3 %firstKernel_f_V_2_2_addr" [model_functions.cpp:52]   --->   Operation 455 'load' 'kr_V_8' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln52_8 = sext i18 %kr_V_8" [model_functions.cpp:52]   --->   Operation 456 'sext' 'sext_ln52_8' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 457 [1/2] (2.32ns)   --->   "%kr_V_9 = load i3 %firstKernel_f_V_3_0_addr" [model_functions.cpp:52]   --->   Operation 457 'load' 'kr_V_9' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln52_9 = sext i18 %kr_V_9" [model_functions.cpp:52]   --->   Operation 458 'sext' 'sext_ln52_9' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 459 [1/2] (2.32ns)   --->   "%kr_V_10 = load i3 %firstKernel_f_V_3_1_addr" [model_functions.cpp:52]   --->   Operation 459 'load' 'kr_V_10' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln52_10 = sext i19 %kr_V_10" [model_functions.cpp:52]   --->   Operation 460 'sext' 'sext_ln52_10' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 461 [1/2] (2.32ns)   --->   "%kr_V_11 = load i3 %firstKernel_f_V_3_2_addr" [model_functions.cpp:52]   --->   Operation 461 'load' 'kr_V_11' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_7 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln52_11 = sext i19 %kr_V_11" [model_functions.cpp:52]   --->   Operation 462 'sext' 'sext_ln52_11' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 463 [1/2] (2.32ns)   --->   "%firstBias_f_V_load = load i3 %firstBias_f_V_addr" [model_functions.cpp:53]   --->   Operation 463 'load' 'firstBias_f_V_load' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_11, i36 %kr_V_11_01137" [model_functions.cpp:58]   --->   Operation 464 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_10, i36 %kr_V_10_01136" [model_functions.cpp:58]   --->   Operation 465 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_9, i36 %kr_V_9_01135" [model_functions.cpp:58]   --->   Operation 466 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_8, i36 %kr_V_8_01134" [model_functions.cpp:58]   --->   Operation 467 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_7, i36 %kr_V_7_01133" [model_functions.cpp:58]   --->   Operation 468 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_6, i36 %kr_V_6_01132" [model_functions.cpp:58]   --->   Operation 469 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_5, i36 %kr_V_5_01131" [model_functions.cpp:58]   --->   Operation 470 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_4, i36 %kr_V_4_01130" [model_functions.cpp:58]   --->   Operation 471 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_3, i36 %kr_V_3_01129" [model_functions.cpp:58]   --->   Operation 472 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln52_2, i36 %kr_V_2_01128" [model_functions.cpp:58]   --->   Operation 473 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%kr_V_0_01126_load = load i36 %kr_V_0_01126"   --->   Operation 474 'load' 'kr_V_0_01126_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%kr_V_1_01127_load = load i36 %kr_V_1_01127"   --->   Operation 475 'load' 'kr_V_1_01127_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %select_ln83_15"   --->   Operation 476 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 477 [2/2] (6.91ns)   --->   "%mul_ln712 = mul i36 %kr_V_0_01126_load, i36 %sext_ln712"   --->   Operation 477 'mul' 'mul_ln712' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i12 %select_ln83_11"   --->   Operation 478 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 479 [2/2] (6.91ns)   --->   "%mul_ln712_1 = mul i36 %kr_V_1_01127_load, i36 %sext_ln712_1"   --->   Operation 479 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i22 %firstBias_f_V_load" [model_functions.cpp:58]   --->   Operation 480 'sext' 'sext_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln58 = store i36 %sext_ln58, i36 %b" [model_functions.cpp:58]   --->   Operation 481 'store' 'store_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.split8._crit_edge_ifconv" [model_functions.cpp:58]   --->   Operation 482 'br' 'br_ln58' <Predicate = (icmp_ln36 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%kr_V_2_01128_load = load i36 %kr_V_2_01128"   --->   Operation 483 'load' 'kr_V_2_01128_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%kr_V_3_01129_load = load i36 %kr_V_3_01129"   --->   Operation 484 'load' 'kr_V_3_01129_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%kr_V_4_01130_load = load i36 %kr_V_4_01130"   --->   Operation 485 'load' 'kr_V_4_01130_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%kr_V_5_01131_load = load i36 %kr_V_5_01131"   --->   Operation 486 'load' 'kr_V_5_01131_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%kr_V_6_01132_load = load i36 %kr_V_6_01132"   --->   Operation 487 'load' 'kr_V_6_01132_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%kr_V_7_01133_load = load i36 %kr_V_7_01133"   --->   Operation 488 'load' 'kr_V_7_01133_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%kr_V_8_01134_load = load i36 %kr_V_8_01134"   --->   Operation 489 'load' 'kr_V_8_01134_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%kr_V_9_01135_load = load i36 %kr_V_9_01135"   --->   Operation 490 'load' 'kr_V_9_01135_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%kr_V_10_01136_load = load i36 %kr_V_10_01136"   --->   Operation 491 'load' 'kr_V_10_01136_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%kr_V_11_01137_load = load i36 %kr_V_11_01137"   --->   Operation 492 'load' 'kr_V_11_01137_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 493 [1/2] (6.91ns)   --->   "%mul_ln712 = mul i36 %kr_V_0_01126_load, i36 %sext_ln712"   --->   Operation 493 'mul' 'mul_ln712' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 494 [1/2] (6.91ns)   --->   "%mul_ln712_1 = mul i36 %kr_V_1_01127_load, i36 %sext_ln712_1"   --->   Operation 494 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i12 %select_ln83_7"   --->   Operation 495 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 496 [2/2] (6.91ns)   --->   "%mul_ln712_2 = mul i36 %kr_V_2_01128_load, i36 %sext_ln712_2"   --->   Operation 496 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i12 %select_ln73"   --->   Operation 497 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 498 [2/2] (6.91ns)   --->   "%mul_ln712_3 = mul i36 %kr_V_3_01129_load, i36 %sext_ln712_3"   --->   Operation 498 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i12 %select_ln70_1"   --->   Operation 499 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 500 [2/2] (6.91ns)   --->   "%mul_ln712_4 = mul i36 %kr_V_4_01130_load, i36 %sext_ln712_4"   --->   Operation 500 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i12 %select_ln83_3"   --->   Operation 501 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 502 [2/2] (6.91ns)   --->   "%mul_ln712_5 = mul i36 %kr_V_5_01131_load, i36 %sext_ln712_5"   --->   Operation 502 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i12 %select_ln96_5"   --->   Operation 503 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 504 [2/2] (6.91ns)   --->   "%mul_ln712_6 = mul i36 %kr_V_6_01132_load, i36 %sext_ln712_6"   --->   Operation 504 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i12 %tmp2_V_7_1"   --->   Operation 505 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 506 [2/2] (6.91ns)   --->   "%mul_ln712_7 = mul i36 %kr_V_7_01133_load, i36 %sext_ln712_7"   --->   Operation 506 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i12 %select_ln96_3"   --->   Operation 507 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 508 [2/2] (6.91ns)   --->   "%mul_ln712_8 = mul i36 %kr_V_8_01134_load, i36 %sext_ln712_8"   --->   Operation 508 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i12 %select_ln96_2"   --->   Operation 509 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 510 [2/2] (6.91ns)   --->   "%mul_ln712_9 = mul i36 %kr_V_9_01135_load, i36 %sext_ln712_9"   --->   Operation 510 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i12 %select_ln96_1"   --->   Operation 511 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 512 [2/2] (6.91ns)   --->   "%mul_ln712_10 = mul i36 %kr_V_10_01136_load, i36 %sext_ln712_10"   --->   Operation 512 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i12 %select_ln96"   --->   Operation 513 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 514 [2/2] (6.91ns)   --->   "%mul_ln712_11 = mul i36 %kr_V_11_01137_load, i36 %sext_ln712_11"   --->   Operation 514 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%num_V = load i36 %b"   --->   Operation 515 'load' 'num_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 516 [1/2] (6.91ns)   --->   "%mul_ln712_2 = mul i36 %kr_V_2_01128_load, i36 %sext_ln712_2"   --->   Operation 516 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [1/2] (6.91ns)   --->   "%mul_ln712_3 = mul i36 %kr_V_3_01129_load, i36 %sext_ln712_3"   --->   Operation 517 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 518 [1/2] (6.91ns)   --->   "%mul_ln712_4 = mul i36 %kr_V_4_01130_load, i36 %sext_ln712_4"   --->   Operation 518 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 519 [1/2] (6.91ns)   --->   "%mul_ln712_5 = mul i36 %kr_V_5_01131_load, i36 %sext_ln712_5"   --->   Operation 519 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [1/2] (6.91ns)   --->   "%mul_ln712_6 = mul i36 %kr_V_6_01132_load, i36 %sext_ln712_6"   --->   Operation 520 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 521 [1/2] (6.91ns)   --->   "%mul_ln712_7 = mul i36 %kr_V_7_01133_load, i36 %sext_ln712_7"   --->   Operation 521 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 522 [1/2] (6.91ns)   --->   "%mul_ln712_8 = mul i36 %kr_V_8_01134_load, i36 %sext_ln712_8"   --->   Operation 522 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/2] (6.91ns)   --->   "%mul_ln712_9 = mul i36 %kr_V_9_01135_load, i36 %sext_ln712_9"   --->   Operation 523 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 524 [1/2] (6.91ns)   --->   "%mul_ln712_10 = mul i36 %kr_V_10_01136_load, i36 %sext_ln712_10"   --->   Operation 524 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [1/2] (6.91ns)   --->   "%mul_ln712_11 = mul i36 %kr_V_11_01137_load, i36 %sext_ln712_11"   --->   Operation 525 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_5 = add i36 %mul_ln712_1, i36 %num_V"   --->   Operation 526 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 527 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_6 = add i36 %add_ln712_5, i36 %mul_ln712"   --->   Operation 527 'add' 'add_ln712_6' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln712_4 = trunc i36 %add_ln712_6"   --->   Operation 528 'trunc' 'trunc_ln712_4' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.20>
ST_10 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i36 %mul_ln712_10, i36 %mul_ln712_8"   --->   Operation 529 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 530 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_1 = add i36 %add_ln712, i36 %mul_ln712_9"   --->   Operation 530 'add' 'add_ln712_1' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2 = add i36 %mul_ln712_7, i36 %mul_ln712_6"   --->   Operation 531 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 532 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_3 = add i36 %add_ln712_2, i36 %mul_ln712_5"   --->   Operation 532 'add' 'add_ln712_3' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i36 %add_ln712_1"   --->   Operation 533 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i36 %add_ln712_3"   --->   Operation 534 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (2.71ns)   --->   "%add_ln712_7 = add i36 %mul_ln712_2, i36 %mul_ln712_4"   --->   Operation 535 'add' 'add_ln712_7' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/1] (2.71ns)   --->   "%add_ln712_8 = add i36 %mul_ln712_3, i36 %mul_ln712_11"   --->   Operation 536 'add' 'add_ln712_8' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = trunc i36 %add_ln712_7"   --->   Operation 537 'trunc' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln712_3 = trunc i36 %add_ln712_8"   --->   Operation 538 'trunc' 'trunc_ln712_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_9 = add i36 %add_ln712_8, i36 %add_ln712_7"   --->   Operation 539 'add' 'add_ln712_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_10 = add i35 %trunc_ln712_3, i35 %trunc_ln712_2"   --->   Operation 540 'add' 'add_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 541 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_12 = add i36 %add_ln712_9, i36 %add_ln712_6"   --->   Operation 541 'add' 'add_ln712_12' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 542 [1/1] (4.45ns) (root node of TernaryAdder)   --->   "%add_ln712_14 = add i35 %add_ln712_10, i35 %trunc_ln712_4"   --->   Operation 542 'add' 'add_ln712_14' <Predicate = true> <Delay = 4.45> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.50>
ST_11 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4 = add i36 %add_ln712_3, i36 %add_ln712_1"   --->   Operation 543 'add' 'add_ln712_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_13 = add i35 %trunc_ln712_1, i35 %trunc_ln712"   --->   Operation 544 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 545 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_11 = add i36 %add_ln712_12, i36 %add_ln712_4"   --->   Operation 545 'add' 'add_ln712_11' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 546 [1/1] (4.45ns) (root node of TernaryAdder)   --->   "%add_ln1548 = add i35 %add_ln712_14, i35 %add_ln712_13"   --->   Operation 546 'add' 'add_ln1548' <Predicate = true> <Delay = 4.45> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln712_11, i32 35"   --->   Operation 547 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (1.02ns)   --->   "%num_V_5 = select i1 %tmp_121, i35 0, i35 %add_ln1548" [model_functions.cpp:108]   --->   Operation 548 'select' 'num_V_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 553 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i12 %add_ln110_1" [model_functions.cpp:110]   --->   Operation 549 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i35 %out_r, i64 0, i64 %zext_ln110" [model_functions.cpp:110]   --->   Operation 550 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (3.25ns)   --->   "%store_ln110 = store i35 %num_V_5, i12 %out_addr" [model_functions.cpp:110]   --->   Operation 551 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 552 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('i') [72]  (0 ns)
	'store' operation ('store_ln0') of constant 65535 on local variable 'i' [109]  (1.71 ns)

 <State 2>: 7.56ns
The critical path consists of the following:
	'load' operation ('j_load_1', model_functions.cpp:110) on local variable 'j' [244]  (0 ns)
	'add' operation ('add_ln58', model_functions.cpp:58) [283]  (1.55 ns)
	'icmp' operation ('icmp_ln58_1', model_functions.cpp:58) [284]  (1.99 ns)
	'select' operation ('select_ln58', model_functions.cpp:58) [285]  (0.697 ns)
	'store' operation ('store_ln58', model_functions.cpp:58) of variable 'select_ln58', model_functions.cpp:58 on local variable 'j' [553]  (1.59 ns)
	blocking operation 1.74 ns on control path)

 <State 3>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln64', model_functions.cpp:64) [290]  (1.56 ns)
	'icmp' operation ('icmp_ln65', model_functions.cpp:65) [291]  (0.959 ns)
	'select' operation ('t', model_functions.cpp:65) [293]  (0.993 ns)
	'sub' operation ('newFirst74', model_functions.cpp:65) [305]  (0 ns)
	'add' operation ('newSecond75', model_functions.cpp:65) [306]  (3.7 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', model_functions.cpp:65) [308]  (0 ns)
	'load' operation ('input_load', model_functions.cpp:65) on array 'input_r' [309]  (3.25 ns)

 <State 5>: 6.93ns
The critical path consists of the following:
	'load' operation ('input_load', model_functions.cpp:65) on array 'input_r' [309]  (3.25 ns)
	'select' operation ('select_ln65_1', model_functions.cpp:65) [348]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:65) [349]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:65) [351]  (0 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:65) [353]  (0.697 ns)
	'store' operation ('store_ln65', model_functions.cpp:65) of variable 'tmp1.V[11]', model_functions.cpp:65 on local variable 'tmp1.V[8]' [535]  (1.59 ns)

 <State 6>: 7.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln58', model_functions.cpp:58) [286]  (0.959 ns)
	'select' operation ('tmp1.V[6]', model_functions.cpp:58) [287]  (0.697 ns)
	'mux' operation ('tmp2.V[9]', model_functions.cpp:90) [436]  (2.78 ns)
	'select' operation ('select_ln73_3', model_functions.cpp:73) [437]  (0.697 ns)
	'select' operation ('select_ln92_5', model_functions.cpp:92) [463]  (0.697 ns)
	'select' operation ('select_ln99_6', model_functions.cpp:99) [464]  (0 ns)
	'select' operation ('select_ln99_7', model_functions.cpp:99) [465]  (0.697 ns)
	'select' operation ('select_ln99_8', model_functions.cpp:99) [466]  (0 ns)
	'select' operation ('select_ln96_2', model_functions.cpp:96) [467]  (0.697 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'load' operation ('kr_V_0_01126_load') on local variable 'kr_V_0_01126' [264]  (0 ns)
	'mul' operation ('mul_ln712') [477]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln712') [477]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln712_2') [481]  (6.91 ns)

 <State 10>: 7.2ns
The critical path consists of the following:
	'add' operation ('add_ln712_7') [509]  (2.71 ns)
	'add' operation ('add_ln712_9') [513]  (0 ns)
	'add' operation ('add_ln712_12') [516]  (4.49 ns)

 <State 11>: 5.51ns
The critical path consists of the following:
	'add' operation ('add_ln712_4') [506]  (0 ns)
	'add' operation ('add_ln712_11') [519]  (4.49 ns)
	'select' operation ('num.V', model_functions.cpp:108) [522]  (1.02 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', model_functions.cpp:110) [533]  (0 ns)
	'store' operation ('store_ln110', model_functions.cpp:110) of variable 'num.V', model_functions.cpp:108 on array 'out_r' [534]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
