<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/tests/generated/yosys_hana
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_parser.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parser.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
defines: 
time_elapsed: 0.035s
ram usage: 12280 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptzjh9ncs/run.sh
+ cat /tmpfs/tmp/tmptzjh9ncs/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/test_parser.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parser.v</a>
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
+ yosys -Q -T /tmpfs/tmp/tmptzjh9ncs/scr.ys

-- Executing script file `/tmpfs/tmp/tmptzjh9ncs/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/test_parser.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parser.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_parser.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parser.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\f1_test&#39;.
Generating RTLIL representation for module `\f2_test&#39;.
Generating RTLIL representation for module `\f3_test&#39;.
Generating RTLIL representation for module `\f4_ahmad&#39;.
Generating RTLIL representation for module `\f5_test&#39;.
Generating RTLIL representation for module `\f5_ternaryop&#39;.
Generating RTLIL representation for module `\f5_fulladd4&#39;.
Generating RTLIL representation for module `\f6_adder&#39;.
Generating RTLIL representation for module `\f7_test&#39;.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: ERROR: syntax error, unexpected TOK_SUPPLY1

</pre>
</body>