{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'axi_cdma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb024d690>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_cdma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_ADDR_WIDTH': '32',\n",
       "   'C_AXI_LITE_IS_ASYNC': '0',\n",
       "   'C_BASEADDR': '0x7E200000',\n",
       "   'C_DLYTMR_RESOLUTION': '256',\n",
       "   'C_ENABLE_KEYHOLE': 'false',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x7E20FFFF',\n",
       "   'C_INCLUDE_DRE': '0',\n",
       "   'C_INCLUDE_SF': '0',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_M_AXI_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_MAX_BURST_LEN': '16',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_READ_ADDR_PIPE_DEPTH': '4',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_USE_DATAMOVER_LITE': '0',\n",
       "   'C_WRITE_ADDR_PIPE_DEPTH': '4',\n",
       "   'Component_Name': 'design_1_axi_cdma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 2116026368,\n",
       "  'registers': {'BTT': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'CDMA Bytes To Transfer Register',\n",
       "    'fields': {'BTT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 23,\n",
       "      'description': 'CDMA Bytes To Transfer Register'}},\n",
       "    'size': 32},\n",
       "   'CDMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'CDMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Key_Hole_Read': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Key_Hole_Write': {'access': 'read-write',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'SGMode': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'TailPntrEn': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'CDMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'CDMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'RQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGSlvEr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'CURDESC_PNTR': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'CDMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'CDMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'CURDESC_PNTR_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'CDMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'DA': {'access': 'read-only',\n",
       "    'address_offset': 32,\n",
       "    'description': 'CDMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'DA_MSB': {'access': 'read-only',\n",
       "    'address_offset': 36,\n",
       "    'description': 'CDMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'CDMA Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'CDMA Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'TAILDESC_PNTR': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'CDMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'CDMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'TAILDESC_PNTR_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'CDMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_cdma:4.1'},\n",
       " 'axi_gpio_0': {'addr_range': 4096,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb024d690>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41200000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_HIGHADDR': '0x41200FFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'design_1_axi_gpio_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'USE_BOARD_FLOW': 'false'},\n",
       "  'phys_addr': 1092616192,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel_2_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel_2_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_1': {'addr_range': 4096,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb024d690>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41210000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_HIGHADDR': '0x41210FFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'design_1_axi_gpio_1_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'USE_BOARD_FLOW': 'false'},\n",
       "  'phys_addr': 1092681728,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 1},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 1},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel_2_Interrupt_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel_2_Interrupt_Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'}}"
      ]
     },
     "execution_count": 43,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay, MMIO\n",
    "import time\n",
    "\n",
    "# Program the FPGA from ARM processor\n",
    "conv_design = Overlay(\"./CONV16.bit\")\n",
    "conv_design.download()\n",
    "conv_design.ip_dict\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "# è¨­å®šå„ç¡¬é«”æ¨¡çµ„çš„å¯¦é«”åœ°å€ï¼ˆPhysical Addressï¼‰\n",
    "cdma_addr = conv_design.ip_dict['axi_cdma_0']['phys_addr']\n",
    "gpio0_address = conv_design.ip_dict['axi_gpio_0']['phys_addr']\n",
    "gpio1_address = conv_design.ip_dict['axi_gpio_1']['phys_addr']\n",
    "\n",
    "# å®šç¾©æ§åˆ¶ä¿¡è™Ÿçš„åœ°å€\n",
    "start_conv_addr = gpio1_address + 0  # å•Ÿå‹•å·ç©çš„æ§åˆ¶ä½å€\n",
    "fin_addr = gpio0_address + 0 # çµæŸè¨Šè™Ÿçš„ä½å€\n",
    "\n",
    "# print(hex(start_conv_addr))\n",
    "# print(hex(fin_addr) )\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "# å®šç¾©è³‡æ–™å‚³è¼¸å€çš„è¨˜æ†¶é«”æ˜ å°„åœ°å€\n",
    "\n",
    "mem_addr = 0x10000000 # DDR ä¸»è¨˜æ†¶é«”èµ·å§‹ä½å€\n",
    " \n",
    "bram0_addr = 0xC0000000 # BRAM 0 çš„æ˜ å°„åœ°å€\n",
    "\n",
    "bram1_addr = 0xC2000000 # BRAM 1 çš„æ˜ å°„åœ°å€\n",
    "\n",
    "\n",
    "\n",
    "# å»ºç«‹MMIO\n",
    "in_bytes = 784*4 # è¼¸å…¥è³‡æ–™å¤§å°ï¼ˆ28x28 åœ–åƒï¼‰\n",
    "in_mem = MMIO(mem_addr, in_bytes) \n",
    "\n",
    "out_bytes = 676*4 # è¼¸å‡ºè³‡æ–™å¤§å°ï¼ˆ26x26 çš„å·ç©çµæœï¼‰\n",
    "cdma = MMIO(cdma_addr, out_bytes)\n",
    "\n",
    "\n",
    "\n",
    "start = MMIO(start_conv_addr, 4096) # å»ºç«‹ GPIO æ§åˆ¶çš„ MMIO ç‰©ä»¶ï¼ˆstart ç‚ºå•Ÿå‹•æ§åˆ¶ï¼Œdone ç‚ºå®Œæˆè¨Šè™Ÿï¼‰\n",
    "done = MMIO(fin_addr ,4096)\n",
    "done.write(0x4, 0x1)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [],
   "source": [
    "# å¾ input.hex è®€å–è¼¸å…¥è³‡æ–™ï¼ˆé€šå¸¸ç‚ºå½±åƒæˆ–å…¶ä»–æ¨¡å‹è¼¸å…¥ï¼‰\n",
    "input_file = open('input.hex', 'r')\n",
    "in_lines = input_file.readlines()\n",
    "raddr = 0\n",
    "\n",
    "# å°‡æ¯è¡Œåå…­é€²ä½æ•¸å­—å¯«å…¥DDR\n",
    "for line in in_lines:\n",
    "    hex_string = line[0:8]\n",
    "    to_int = int(hex_string, 16)\n",
    "    # Write to memory\n",
    "    in_mem.write(raddr, to_int)\n",
    "    output = hex(in_mem.read(raddr))\n",
    "    raddr += 4\n",
    "\n",
    "# ä½¿ç”¨ CDMA æ§åˆ¶å™¨å¾ä¸»è¨˜æ†¶é«” (DDR) æ¬ç§»è³‡æ–™åˆ° BRAM \n",
    "cdma.write(0x00, 0x04)\n",
    "cdma.write(0x18, mem_addr)\n",
    "cdma.write(0x20, bram0_addr)\n",
    "cdma.write(0x28, in_bytes)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " IP è¨ˆç®—å®Œæˆï¼\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# å°‡ GPIO è¨­ç‚ºè¼¸å‡ºæ¨¡å¼ï¼š\n",
    "# å‘ GPIO çš„ TRIï¼ˆæ–¹å‘æ§åˆ¶æš«å­˜å™¨ï¼‰å¯«å…¥ 0x00ï¼Œä»£è¡¨ç‚ºã€Œè¼¸å‡ºæ¨¡å¼ã€\n",
    "start.write(0x4, 0x0)  \n",
    "\n",
    "# å‘ GPIO çš„ DATA å¯„å­˜å™¨å¯«å…¥ 1ï¼Œå•Ÿå‹•ç¡¬é«” IP\n",
    "start.write(0x0, 0x1) \n",
    "time.sleep(1) \n",
    "# å°‡ GPIO è¼¸å‡ºæ¸…ç‚º 0\n",
    "start.write(0x0, 0x0) \n",
    "\n",
    "# ç­‰å¾… IP é‹ç®—å®Œæˆ\n",
    "while True:\n",
    "    value = done.read(0x0)\n",
    "    done_bit = value & 0x1  \n",
    "    if done_bit == 1:\n",
    "        break\n",
    "    time.sleep(0.001)  # é¿å… CPU å¿™ç¢Œç­‰å¾…\n",
    "\n",
    "print(\" IP è¨ˆç®—å®Œæˆï¼\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [],
   "source": [
    "# ä½¿ç”¨ CDMA æ§åˆ¶å™¨å°‡è³‡æ–™å¾ BRAM1 æ¬å›ä¸»è¨˜æ†¶é«”ï¼ˆDDRï¼‰\n",
    "\n",
    "# å° CDMA resetï¼Œç¢ºä¿å‰ä¸€æ¬¡å‚³è¼¸ä¸å½±éŸ¿\n",
    "cdma.write(0x00, 0x04)\n",
    "\n",
    "# è¨­å®šä¾†æºä½å€ç‚º BRAM1\n",
    "cdma.write(0x18, bram1_addr)\n",
    "\n",
    "#è¨­å®šç›®æ¨™ä½å€ç‚º mem_addr\n",
    "cdma.write(0x20, mem_addr)\n",
    "\n",
    "# è¨­å®šè¦æ¬ç§»çš„è³‡æ–™é•·åº¦(å·ç©è¼¸å‡ºçš„å¤§å°)\n",
    "cdma.write(0x28, out_bytes)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Congratulations! ALL pass ğŸ‰\n"
     ]
    }
   ],
   "source": [
    "golden_file = open('golden16.hex', 'r')\n",
    "g_lines = golden_file.readlines()\n",
    "err = 0\n",
    "addr = 0\n",
    "\n",
    "# é–‹å•Ÿä¸€å€‹æ–°çš„æª”æ¡ˆä¾†å¯«å›è®€å‡ºçš„å€¼\n",
    "\n",
    "for line in g_lines: \n",
    "    expect = int(line.strip(), 16)\n",
    "    output = in_mem.read(addr)\n",
    "\n",
    "    # å¯«å…¥ readback.hexï¼Œæ¯è¡Œç‚º 8 ä½ hex æ ¼å¼ï¼ˆè£œé›¶å°é½Šï¼‰\n",
    "#     readback_file.write(f\"{output & 0xFFFFFFFF:08X}\\n\")\n",
    "\n",
    "    if output != expect:\n",
    "        print(f\"[Error] Output is {output:08X} expected {expect:08X} at addr {addr}\")\n",
    "        err += 1\n",
    "\n",
    "    addr += 4\n",
    "\n",
    "readback_file.close()\n",
    "\n",
    "if err == 0:\n",
    "    print(\"Congratulations! ALL pass ğŸ‰\")\n",
    "else:\n",
    "    print(f\"Error! Data mismatch! Totally {err} errors.\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
