<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p665" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_665{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_665{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_665{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_665{left:70px;bottom:1084px;}
#t5_665{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_665{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_665{left:70px;bottom:1045px;}
#t8_665{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#t9_665{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_665{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_665{left:70px;bottom:988px;}
#tc_665{left:96px;bottom:991px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_665{left:70px;bottom:965px;}
#te_665{left:96px;bottom:969px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tf_665{left:96px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_665{left:96px;bottom:935px;letter-spacing:-0.14px;}
#th_665{left:70px;bottom:909px;}
#ti_665{left:96px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tj_665{left:96px;bottom:895px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tk_665{left:70px;bottom:827px;letter-spacing:0.15px;}
#tl_665{left:151px;bottom:827px;letter-spacing:0.19px;word-spacing:-1.03px;}
#tm_665{left:150px;bottom:801px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tn_665{left:70px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_665{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_665{left:70px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_665{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_665{left:70px;bottom:699px;}
#ts_665{left:96px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#tt_665{left:447px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tu_665{left:96px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tv_665{left:96px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_665{left:70px;bottom:643px;}
#tx_665{left:96px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#ty_665{left:355px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tz_665{left:96px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_665{left:70px;bottom:603px;}
#t11_665{left:96px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_665{left:96px;bottom:582px;}
#t13_665{left:122px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_665{left:122px;bottom:565px;letter-spacing:-0.17px;}
#t15_665{left:96px;bottom:541px;}
#t16_665{left:122px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t17_665{left:70px;bottom:514px;}
#t18_665{left:96px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_665{left:296px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_665{left:70px;bottom:491px;}
#t1b_665{left:96px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_665{left:293px;bottom:495px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1d_665{left:70px;bottom:469px;}
#t1e_665{left:96px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_665{left:433px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_665{left:70px;bottom:446px;}
#t1h_665{left:96px;bottom:449px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1i_665{left:396px;bottom:449px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1j_665{left:70px;bottom:423px;}
#t1k_665{left:96px;bottom:426px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1l_665{left:431px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1m_665{left:96px;bottom:409px;letter-spacing:-0.14px;}
#t1n_665{left:70px;bottom:383px;}
#t1o_665{left:96px;bottom:386px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1p_665{left:347px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1q_665{left:96px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_665{left:70px;bottom:311px;letter-spacing:0.14px;}
#t1s_665{left:152px;bottom:311px;letter-spacing:0.15px;}
#t1t_665{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_665{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_665{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_665{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_665{left:70px;bottom:203px;}
#t1y_665{left:96px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1z_665{left:96px;bottom:182px;}
#t20_665{left:122px;bottom:182px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t21_665{left:122px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t22_665{left:96px;bottom:140px;}
#t23_665{left:122px;bottom:140px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t24_665{left:122px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.42px;}

.s1_665{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_665{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_665{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_665{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_665{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_665{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_665{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts665" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg665Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg665" style="-webkit-user-select: none;"><object width="935" height="1210" data="665/665.svg" type="image/svg+xml" id="pdf665" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_665" class="t s1_665">Vol. 3B </span><span id="t2_665" class="t s1_665">18-27 </span>
<span id="t3_665" class="t s2_665">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_665" class="t s3_665">• </span><span id="t5_665" class="t s4_665">The processor will not disable the DS save area when the buffer is full and the circular mode has not been </span>
<span id="t6_665" class="t s4_665">selected. The current DS setting must be retained and restored by the ISR on exit. </span>
<span id="t7_665" class="t s3_665">• </span><span id="t8_665" class="t s4_665">After reading the data in the appropriate buffer, up to but not including the current index into the buffer, the ISR </span>
<span id="t9_665" class="t s4_665">must reset the buffer index to the beginning of the buffer. Otherwise, everything up to the index will look like </span>
<span id="ta_665" class="t s4_665">new entries upon the next invocation of the ISR. </span>
<span id="tb_665" class="t s3_665">• </span><span id="tc_665" class="t s4_665">The ISR must clear the mask bit in the performance counter LVT entry. </span>
<span id="td_665" class="t s3_665">• </span><span id="te_665" class="t s4_665">The ISR must re-enable the counters to count via IA32_PERF_GLOBAL_CTRL/IA32_PERF_GLOBAL_OVF_CTRL </span>
<span id="tf_665" class="t s4_665">if it is servicing an overflow PMI due to PEBS (or via CCCR's ENABLE bit on processor based on Intel NetBurst </span>
<span id="tg_665" class="t s4_665">microarchitecture). </span>
<span id="th_665" class="t s3_665">• </span><span id="ti_665" class="t s4_665">The Pentium 4 Processor and Intel Xeon Processor mask PMIs upon receiving an interrupt. Clear this condition </span>
<span id="tj_665" class="t s4_665">before leaving the interrupt handler. </span>
<span id="tk_665" class="t s5_665">18.5 </span><span id="tl_665" class="t s5_665">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (INTEL® CORE™ 2 </span>
<span id="tm_665" class="t s5_665">DUO AND INTEL ATOM® PROCESSORS) </span>
<span id="tn_665" class="t s4_665">The Intel Core 2 Duo processor family and Intel Xeon processors based on Intel Core microarchitecture or </span>
<span id="to_665" class="t s4_665">enhanced Intel Core microarchitecture provide last branch interrupt and exception recording. The facilities </span>
<span id="tp_665" class="t s4_665">described in this section also apply to 45 nm and 32 nm Intel Atom processors. These capabilities are similar to </span>
<span id="tq_665" class="t s4_665">those found in Pentium 4 processors, including support for the following facilities: </span>
<span id="tr_665" class="t s3_665">• </span><span id="ts_665" class="t s6_665">Debug Trace and Branch Recording Control — </span><span id="tt_665" class="t s4_665">The IA32_DEBUGCTL MSR provide bit fields for software to </span>
<span id="tu_665" class="t s4_665">configure mechanisms related to debug trace, branch recording, branch trace store, and performance counter </span>
<span id="tv_665" class="t s4_665">operations. See Section 18.4.1 for a description of the flags. See Figure 18-3 for the MSR layout. </span>
<span id="tw_665" class="t s3_665">• </span><span id="tx_665" class="t s6_665">Last branch record (LBR) stack — </span><span id="ty_665" class="t s4_665">There are a collection of MSR pairs that store the source and destination </span>
<span id="tz_665" class="t s4_665">addresses related to recently executed branches. See Section 18.5.1. </span>
<span id="t10_665" class="t s3_665">• </span><span id="t11_665" class="t s6_665">Monitoring and single-stepping of branches, exceptions, and interrupts </span>
<span id="t12_665" class="t s4_665">— </span><span id="t13_665" class="t s4_665">See Section 18.4.2 and Section 18.4.3. In addition, the ability to freeze the LBR stack on a PMI request is </span>
<span id="t14_665" class="t s4_665">available. </span>
<span id="t15_665" class="t s4_665">— </span><span id="t16_665" class="t s4_665">45 nm and 32 nm Intel Atom processors clear the TR flag when the FREEZE_LBRS_ON_PMI flag is set. </span>
<span id="t17_665" class="t s3_665">• </span><span id="t18_665" class="t s6_665">Branch trace messages — </span><span id="t19_665" class="t s4_665">See Section 18.4.4. </span>
<span id="t1a_665" class="t s3_665">• </span><span id="t1b_665" class="t s6_665">Last exception records — </span><span id="t1c_665" class="t s4_665">See Section 18.13.3. </span>
<span id="t1d_665" class="t s3_665">• </span><span id="t1e_665" class="t s6_665">Branch trace store and CPL-qualified BTS — </span><span id="t1f_665" class="t s4_665">See Section 18.4.5. </span>
<span id="t1g_665" class="t s3_665">• </span><span id="t1h_665" class="t s6_665">FREEZE_LBRS_ON_PMI flag (bit 11) — </span><span id="t1i_665" class="t s4_665">see Section 18.4.7 for legacy Freeze_LBRs_On_PMI operation. </span>
<span id="t1j_665" class="t s3_665">• </span><span id="t1k_665" class="t s6_665">FREEZE_PERFMON_ON_PMI flag (bit 12) — </span><span id="t1l_665" class="t s4_665">see Section 18.4.7 for legacy Freeze_Perfmon_On_PMI </span>
<span id="t1m_665" class="t s4_665">operation. </span>
<span id="t1n_665" class="t s3_665">• </span><span id="t1o_665" class="t s6_665">FREEZE_WHILE_SMM (bit 14) — </span><span id="t1p_665" class="t s4_665">FREEZE_WHILE_SMM is supported if IA32_PERF_CAPABIL- </span>
<span id="t1q_665" class="t s4_665">ITIES.FREEZE_WHILE_SMM[Bit 12] is reporting 1. See Section 18.4.1. </span>
<span id="t1r_665" class="t s7_665">18.5.1 </span><span id="t1s_665" class="t s7_665">LBR Stack </span>
<span id="t1t_665" class="t s4_665">The last branch record stack and top-of-stack (TOS) pointer MSRs are supported across Intel Core 2, Intel Atom </span>
<span id="t1u_665" class="t s4_665">processor families, and Intel processors based on Intel NetBurst microarchitecture. </span>
<span id="t1v_665" class="t s4_665">Four pairs of MSRs are supported in the LBR stack for Intel Core 2 processors families and Intel processors based </span>
<span id="t1w_665" class="t s4_665">on Intel NetBurst microarchitecture: </span>
<span id="t1x_665" class="t s3_665">• </span><span id="t1y_665" class="t s6_665">Last Branch Record (LBR) Stack </span>
<span id="t1z_665" class="t s4_665">— </span><span id="t20_665" class="t s4_665">MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_3_FROM_IP (address 43H) </span>
<span id="t21_665" class="t s4_665">store source addresses </span>
<span id="t22_665" class="t s4_665">— </span><span id="t23_665" class="t s4_665">MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_3_TO_IP (address 63H) store </span>
<span id="t24_665" class="t s4_665">destination addresses </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
