<stg><name>system_top</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %points

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_points

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_18, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %patch_stream_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:7 %patch_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="patch_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:8 %pSlope = alloca i64 1

]]></Node>
<StgValue><ssdm name="pSlope"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:9 %shadow_bottomL_jR = alloca i64 1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:10 %shadow_bottomR_jR = alloca i64 1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:11 %shadow_bottomL_jL = alloca i64 1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:12 %shadow_bottomR_jL = alloca i64 1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:13 %z1_min = alloca i64 1

]]></Node>
<StgValue><ssdm name="z1_min"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:14 %z1_max = alloca i64 1

]]></Node>
<StgValue><ssdm name="z1_max"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:15 %a_corner_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_corner_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:16 %a_corner_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_corner_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:17 %b_corner_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_corner_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:18 %b_corner_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_corner_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:19 %c_corner_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_corner_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:20 %c_corner_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_corner_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:21 %d_corner_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_corner_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:22 %d_corner_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_corner_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:23 %squareAcceptance = alloca i64 1

]]></Node>
<StgValue><ssdm name="squareAcceptance"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:24 %flatTop = alloca i64 1

]]></Node>
<StgValue><ssdm name="flatTop"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:25 %flatBottom = alloca i64 1

]]></Node>
<StgValue><ssdm name="flatBottom"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:26 %triangleAcceptance = alloca i64 1

]]></Node>
<StgValue><ssdm name="triangleAcceptance"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:27 %store_ln1156 = store i2 0, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="store_ln1156"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:28 %store_ln1157 = store i32 0, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="store_ln1157"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i:29 %br_ln1175 = br void %load-store-loop79

]]></Node>
<StgValue><ssdm name="br_ln1175"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
load-store-loop79:0 %loop_index80 = phi i2 0, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i, i2 %empty, void %load-store-loop79.split

]]></Node>
<StgValue><ssdm name="loop_index80"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop79:1 %empty = add i2 %loop_index80, i2 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop79:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop79:3 %exitcond834 = icmp_eq  i2 %loop_index80, i2 3

]]></Node>
<StgValue><ssdm name="exitcond834"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop79:4 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop79:5 %br_ln0 = br i1 %exitcond834, void %load-store-loop79.split, void %load-store-loop76.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop79.split:0 %loop_index80_cast = zext i2 %loop_index80

]]></Node>
<StgValue><ssdm name="loop_index80_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop79.split:1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr = getelementptr i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance, i64 0, i64 %loop_index80_cast

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop79.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop79.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop79.split:3 %squareAcceptance_addr = getelementptr i1 %squareAcceptance, i64 0, i64 %loop_index80_cast

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
load-store-loop79.split:4 %store_ln0 = store i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load, i2 %squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop79.split:5 %br_ln0 = br void %load-store-loop79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop76.preheader:0 %br_ln0 = br void %load-store-loop76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
load-store-loop76:0 %loop_index77 = phi i2 %empty_56, void %load-store-loop76.split, i2 0, void %load-store-loop76.preheader

]]></Node>
<StgValue><ssdm name="loop_index77"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop76:1 %empty_56 = add i2 %loop_index77, i2 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop76:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop76:3 %exitcond823 = icmp_eq  i2 %loop_index77, i2 3

]]></Node>
<StgValue><ssdm name="exitcond823"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop76:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop76:5 %br_ln0 = br i1 %exitcond823, void %load-store-loop76.split, void %load-store-loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop76.split:0 %loop_index77_cast = zext i2 %loop_index77

]]></Node>
<StgValue><ssdm name="loop_index77_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop76.split:1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr = getelementptr i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop, i64 0, i64 %loop_index77_cast

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop76.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop76.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop76.split:3 %flatTop_addr = getelementptr i1 %flatTop, i64 0, i64 %loop_index77_cast

]]></Node>
<StgValue><ssdm name="flatTop_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
load-store-loop76.split:4 %store_ln0 = store i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load, i2 %flatTop_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop76.split:5 %br_ln0 = br void %load-store-loop76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.preheader:0 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
load-store-loop:0 %loop_index = phi i2 %empty_58, void %load-store-loop.split, i2 0, void %load-store-loop.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop:1 %empty_58 = add i2 %loop_index, i2 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop:3 %exitcond812 = icmp_eq  i2 %loop_index, i2 3

]]></Node>
<StgValue><ssdm name="exitcond812"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:4 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond812, void %load-store-loop.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop.split:0 %loop_index_cast = zext i2 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr = getelementptr i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2">
<![CDATA[
load-store-loop.split:2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load = load i2 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr

]]></Node>
<StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:3 %flatBottom_addr = getelementptr i1 %flatBottom, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="flatBottom_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
load-store-loop.split:4 %store_ln0 = store i1 %system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load, i2 %flatBottom_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:5 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_60 = phi i2 %empty_61, void %memset.loop.split, i2 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
memset.loop:1 %empty_61 = add i2 %empty_60, i2 1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
memset.loop:3 %exitcond1 = icmp_eq  i2 %empty_60, i2 3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
memset.loop.split:0 %p_cast = zext i2 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %triangleAcceptance_addr = getelementptr i1 %triangleAcceptance, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="triangleAcceptance_addr"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i1 0, i2 %triangleAcceptance_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="96" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="96" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="26" op_15_bw="32" op_16_bw="26" op_17_bw="32" op_18_bw="26" op_19_bw="32" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="2" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0">
<![CDATA[
split:0 %call_ln1136 = call void @_shadowquilt_main_loop_make_verticle_strip, i128 %points, i32 %num_points, i96 %patch_stream_V, i32 %patch_buffer, i32 %pSlope, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln1136"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="97" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="96" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="26" op_15_bw="32" op_16_bw="26" op_17_bw="32" op_18_bw="26" op_19_bw="32" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="2" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0">
<![CDATA[
split:0 %call_ln1136 = call void @_shadowquilt_main_loop_make_verticle_strip, i128 %points, i32 %num_points, i96 %patch_stream_V, i32 %patch_buffer, i32 %pSlope, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln1136"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
split:1 %ret_ln1194 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1194"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="133" name="points" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="num_points" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="num_points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="patch_stream_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="patch_stream_V"/></StgValue>
</port>
<port id="136" name="latest_patch_index_constprop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="latest_patch_index_constprop"/></StgValue>
</port>
<port id="137" name="num_patches_constprop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_patches_constprop"/></StgValue>
</port>
<port id="138" name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="get_radiiradii" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="get_radiiradii"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="lbVal_constprop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbVal_constprop"/></StgValue>
</port>
<port id="143" name="rbVal_constprop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="rbVal_constprop"/></StgValue>
</port>
<port id="144" name="get_trapezoid_edgestrapezoid_edges" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="get_parallelogram_slopesparallelogram_slopes" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="get_parallelogram_slopesparallelogram_slopes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="146" toId="14">
</dataflow>
<dataflow id="149" from="empty_7" to="spectopmodule_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="15">
</dataflow>
<dataflow id="152" from="points" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="154" from="empty_16" to="specinterface_ln0" fromId="153" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="159" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="15">
</dataflow>
<dataflow id="162" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="163" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="164" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="165" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="166" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="167" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="169" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="170" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="171" from="empty_15" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="172" toId="16">
</dataflow>
<dataflow id="174" from="points" to="specbitsmap_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="17">
</dataflow>
<dataflow id="176" from="num_points" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="177" from="empty_16" to="specinterface_ln0" fromId="153" toId="17">
</dataflow>
<dataflow id="178" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="179" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="180" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="181" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="17">
</dataflow>
<dataflow id="182" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="183" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="184" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="185" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="186" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="187" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="188" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="189" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="190" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="191" from="empty_15" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="172" toId="18">
</dataflow>
<dataflow id="193" from="num_points" to="specbitsmap_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="19">
</dataflow>
<dataflow id="195" from="patch_stream_V" to="specinterface_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="197" from="empty_18" to="specinterface_ln0" fromId="196" toId="19">
</dataflow>
<dataflow id="198" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="200" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="201" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="202" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="203" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="204" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="205" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="206" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="207" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="208" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="209" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="210" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="211" from="empty_15" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="172" toId="20">
</dataflow>
<dataflow id="213" from="patch_stream_V" to="specbitsmap_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="215" from="StgValue_214" to="patch_buffer" fromId="214" toId="21">
</dataflow>
<dataflow id="216" from="StgValue_214" to="pSlope" fromId="214" toId="22">
</dataflow>
<dataflow id="217" from="StgValue_214" to="shadow_bottomL_jR" fromId="214" toId="23">
</dataflow>
<dataflow id="218" from="StgValue_214" to="shadow_bottomR_jR" fromId="214" toId="24">
</dataflow>
<dataflow id="219" from="StgValue_214" to="shadow_bottomL_jL" fromId="214" toId="25">
</dataflow>
<dataflow id="220" from="StgValue_214" to="shadow_bottomR_jL" fromId="214" toId="26">
</dataflow>
<dataflow id="221" from="StgValue_214" to="z1_min" fromId="214" toId="27">
</dataflow>
<dataflow id="222" from="StgValue_214" to="z1_max" fromId="214" toId="28">
</dataflow>
<dataflow id="223" from="StgValue_214" to="a_corner_0" fromId="214" toId="29">
</dataflow>
<dataflow id="224" from="StgValue_214" to="a_corner_1" fromId="214" toId="30">
</dataflow>
<dataflow id="225" from="StgValue_214" to="b_corner_0" fromId="214" toId="31">
</dataflow>
<dataflow id="226" from="StgValue_214" to="b_corner_1" fromId="214" toId="32">
</dataflow>
<dataflow id="227" from="StgValue_214" to="c_corner_0" fromId="214" toId="33">
</dataflow>
<dataflow id="228" from="StgValue_214" to="c_corner_1" fromId="214" toId="34">
</dataflow>
<dataflow id="229" from="StgValue_214" to="d_corner_0" fromId="214" toId="35">
</dataflow>
<dataflow id="230" from="StgValue_214" to="d_corner_1" fromId="214" toId="36">
</dataflow>
<dataflow id="231" from="StgValue_214" to="squareAcceptance" fromId="214" toId="37">
</dataflow>
<dataflow id="232" from="StgValue_214" to="flatTop" fromId="214" toId="38">
</dataflow>
<dataflow id="233" from="StgValue_214" to="flatBottom" fromId="214" toId="39">
</dataflow>
<dataflow id="234" from="StgValue_214" to="triangleAcceptance" fromId="214" toId="40">
</dataflow>
<dataflow id="236" from="StgValue_235" to="store_ln1156" fromId="235" toId="41">
</dataflow>
<dataflow id="237" from="latest_patch_index_constprop" to="store_ln1156" fromId="136" toId="41">
</dataflow>
<dataflow id="238" from="StgValue_155" to="store_ln1157" fromId="155" toId="42">
</dataflow>
<dataflow id="239" from="num_patches_constprop" to="store_ln1157" fromId="137" toId="42">
</dataflow>
<dataflow id="240" from="StgValue_235" to="loop_index80" fromId="235" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln1175" to="loop_index80" fromId="43" toId="44">
</dataflow>
<dataflow id="242" from="empty" to="loop_index80" fromId="45" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond834" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="br_ln0" to="loop_index80" fromId="56" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="244" from="loop_index80" to="empty" fromId="44" toId="45">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty" fromId="245" toId="45">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="247" toId="46">
</dataflow>
<dataflow id="249" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="46">
</dataflow>
<dataflow id="250" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="46">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specpipeline_ln0" fromId="251" toId="46">
</dataflow>
<dataflow id="253" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="46">
</dataflow>
<dataflow id="255" from="p_str" to="specpipeline_ln0" fromId="254" toId="46">
</dataflow>
<dataflow id="256" from="loop_index80" to="exitcond834" fromId="44" toId="47">
</dataflow>
<dataflow id="258" from="StgValue_257" to="exitcond834" fromId="257" toId="47">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecLoopTripCount" to="empty_55" fromId="259" toId="48">
</dataflow>
<dataflow id="262" from="StgValue_261" to="empty_55" fromId="261" toId="48">
</dataflow>
<dataflow id="263" from="StgValue_261" to="empty_55" fromId="261" toId="48">
</dataflow>
<dataflow id="264" from="StgValue_261" to="empty_55" fromId="261" toId="48">
</dataflow>
<dataflow id="265" from="exitcond834" to="br_ln0" fromId="47" toId="49">
</dataflow>
<dataflow id="266" from="loop_index80" to="loop_index80_cast" fromId="44" toId="50">
</dataflow>
<dataflow id="267" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr" fromId="138" toId="51">
</dataflow>
<dataflow id="269" from="StgValue_268" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr" fromId="268" toId="51">
</dataflow>
<dataflow id="270" from="loop_index80_cast" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="271" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load" fromId="51" toId="52">
</dataflow>
<dataflow id="272" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load" fromId="51" toId="53">
</dataflow>
<dataflow id="273" from="squareAcceptance" to="squareAcceptance_addr" fromId="37" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_268" to="squareAcceptance_addr" fromId="268" toId="54">
</dataflow>
<dataflow id="275" from="loop_index80_cast" to="squareAcceptance_addr" fromId="50" toId="54">
</dataflow>
<dataflow id="276" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_load" to="store_ln0" fromId="53" toId="55">
</dataflow>
<dataflow id="277" from="squareAcceptance_addr" to="store_ln0" fromId="54" toId="55">
</dataflow>
<dataflow id="278" from="empty_56" to="loop_index77" fromId="59" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond823" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln0" to="loop_index77" fromId="70" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="280" from="StgValue_235" to="loop_index77" fromId="235" toId="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln0" to="loop_index77" fromId="57" toId="58">
</dataflow>
<dataflow id="282" from="loop_index77" to="empty_56" fromId="58" toId="59">
</dataflow>
<dataflow id="283" from="StgValue_245" to="empty_56" fromId="245" toId="59">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="247" toId="60">
</dataflow>
<dataflow id="285" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="60">
</dataflow>
<dataflow id="286" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="60">
</dataflow>
<dataflow id="287" from="StgValue_251" to="specpipeline_ln0" fromId="251" toId="60">
</dataflow>
<dataflow id="288" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="60">
</dataflow>
<dataflow id="289" from="p_str" to="specpipeline_ln0" fromId="254" toId="60">
</dataflow>
<dataflow id="290" from="loop_index77" to="exitcond823" fromId="58" toId="61">
</dataflow>
<dataflow id="291" from="StgValue_257" to="exitcond823" fromId="257" toId="61">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty_57" fromId="259" toId="62">
</dataflow>
<dataflow id="293" from="StgValue_261" to="empty_57" fromId="261" toId="62">
</dataflow>
<dataflow id="294" from="StgValue_261" to="empty_57" fromId="261" toId="62">
</dataflow>
<dataflow id="295" from="StgValue_261" to="empty_57" fromId="261" toId="62">
</dataflow>
<dataflow id="296" from="exitcond823" to="br_ln0" fromId="61" toId="63">
</dataflow>
<dataflow id="297" from="loop_index77" to="loop_index77_cast" fromId="58" toId="64">
</dataflow>
<dataflow id="298" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr" fromId="139" toId="65">
</dataflow>
<dataflow id="299" from="StgValue_268" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr" fromId="268" toId="65">
</dataflow>
<dataflow id="300" from="loop_index77_cast" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="301" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load" fromId="65" toId="66">
</dataflow>
<dataflow id="302" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load" fromId="65" toId="67">
</dataflow>
<dataflow id="303" from="flatTop" to="flatTop_addr" fromId="38" toId="68">
</dataflow>
<dataflow id="304" from="StgValue_268" to="flatTop_addr" fromId="268" toId="68">
</dataflow>
<dataflow id="305" from="loop_index77_cast" to="flatTop_addr" fromId="64" toId="68">
</dataflow>
<dataflow id="306" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_load" to="store_ln0" fromId="67" toId="69">
</dataflow>
<dataflow id="307" from="flatTop_addr" to="store_ln0" fromId="68" toId="69">
</dataflow>
<dataflow id="308" from="empty_58" to="loop_index" fromId="73" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond812" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="309" from="br_ln0" to="loop_index" fromId="84" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="310" from="StgValue_235" to="loop_index" fromId="235" toId="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="311" from="br_ln0" to="loop_index" fromId="71" toId="72">
</dataflow>
<dataflow id="312" from="loop_index" to="empty_58" fromId="72" toId="73">
</dataflow>
<dataflow id="313" from="StgValue_245" to="empty_58" fromId="245" toId="73">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="247" toId="74">
</dataflow>
<dataflow id="315" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="74">
</dataflow>
<dataflow id="316" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="74">
</dataflow>
<dataflow id="317" from="StgValue_251" to="specpipeline_ln0" fromId="251" toId="74">
</dataflow>
<dataflow id="318" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="74">
</dataflow>
<dataflow id="319" from="p_str" to="specpipeline_ln0" fromId="254" toId="74">
</dataflow>
<dataflow id="320" from="loop_index" to="exitcond812" fromId="72" toId="75">
</dataflow>
<dataflow id="321" from="StgValue_257" to="exitcond812" fromId="257" toId="75">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecLoopTripCount" to="empty_59" fromId="259" toId="76">
</dataflow>
<dataflow id="323" from="StgValue_261" to="empty_59" fromId="261" toId="76">
</dataflow>
<dataflow id="324" from="StgValue_261" to="empty_59" fromId="261" toId="76">
</dataflow>
<dataflow id="325" from="StgValue_261" to="empty_59" fromId="261" toId="76">
</dataflow>
<dataflow id="326" from="exitcond812" to="br_ln0" fromId="75" toId="77">
</dataflow>
<dataflow id="327" from="loop_index" to="loop_index_cast" fromId="72" toId="78">
</dataflow>
<dataflow id="328" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr" fromId="140" toId="79">
</dataflow>
<dataflow id="329" from="StgValue_268" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr" fromId="268" toId="79">
</dataflow>
<dataflow id="330" from="loop_index_cast" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="331" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load" fromId="79" toId="80">
</dataflow>
<dataflow id="332" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_addr" to="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load" fromId="79" toId="81">
</dataflow>
<dataflow id="333" from="flatBottom" to="flatBottom_addr" fromId="39" toId="82">
</dataflow>
<dataflow id="334" from="StgValue_268" to="flatBottom_addr" fromId="268" toId="82">
</dataflow>
<dataflow id="335" from="loop_index_cast" to="flatBottom_addr" fromId="78" toId="82">
</dataflow>
<dataflow id="336" from="system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_load" to="store_ln0" fromId="81" toId="83">
</dataflow>
<dataflow id="337" from="flatBottom_addr" to="store_ln0" fromId="82" toId="83">
</dataflow>
<dataflow id="338" from="empty_61" to="empty_60" fromId="87" toId="86">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="br_ln0" to="empty_60" fromId="95" toId="86">
<BackEdge/>
</dataflow>
<dataflow id="340" from="StgValue_235" to="empty_60" fromId="235" toId="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln0" to="empty_60" fromId="85" toId="86">
</dataflow>
<dataflow id="342" from="empty_60" to="empty_61" fromId="86" toId="87">
</dataflow>
<dataflow id="343" from="StgValue_245" to="empty_61" fromId="245" toId="87">
</dataflow>
<dataflow id="344" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="247" toId="88">
</dataflow>
<dataflow id="345" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="88">
</dataflow>
<dataflow id="346" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="88">
</dataflow>
<dataflow id="347" from="StgValue_251" to="specpipeline_ln0" fromId="251" toId="88">
</dataflow>
<dataflow id="348" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="88">
</dataflow>
<dataflow id="349" from="p_str" to="specpipeline_ln0" fromId="254" toId="88">
</dataflow>
<dataflow id="350" from="empty_60" to="exitcond1" fromId="86" toId="89">
</dataflow>
<dataflow id="351" from="StgValue_257" to="exitcond1" fromId="257" toId="89">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="259" toId="90">
</dataflow>
<dataflow id="353" from="StgValue_261" to="empty_62" fromId="261" toId="90">
</dataflow>
<dataflow id="354" from="StgValue_261" to="empty_62" fromId="261" toId="90">
</dataflow>
<dataflow id="355" from="StgValue_261" to="empty_62" fromId="261" toId="90">
</dataflow>
<dataflow id="356" from="exitcond1" to="br_ln0" fromId="89" toId="91">
</dataflow>
<dataflow id="357" from="empty_60" to="p_cast" fromId="86" toId="92">
</dataflow>
<dataflow id="358" from="triangleAcceptance" to="triangleAcceptance_addr" fromId="40" toId="93">
</dataflow>
<dataflow id="359" from="StgValue_268" to="triangleAcceptance_addr" fromId="268" toId="93">
</dataflow>
<dataflow id="360" from="p_cast" to="triangleAcceptance_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="362" from="StgValue_361" to="store_ln0" fromId="361" toId="94">
</dataflow>
<dataflow id="363" from="triangleAcceptance_addr" to="store_ln0" fromId="93" toId="94">
</dataflow>
<dataflow id="365" from="_shadowquilt_main_loop_make_verticle_strip" to="call_ln1136" fromId="364" toId="96">
</dataflow>
<dataflow id="366" from="points" to="call_ln1136" fromId="133" toId="96">
</dataflow>
<dataflow id="367" from="num_points" to="call_ln1136" fromId="134" toId="96">
</dataflow>
<dataflow id="368" from="patch_stream_V" to="call_ln1136" fromId="135" toId="96">
</dataflow>
<dataflow id="369" from="patch_buffer" to="call_ln1136" fromId="21" toId="96">
</dataflow>
<dataflow id="370" from="pSlope" to="call_ln1136" fromId="22" toId="96">
</dataflow>
<dataflow id="371" from="shadow_bottomL_jR" to="call_ln1136" fromId="23" toId="96">
</dataflow>
<dataflow id="372" from="shadow_bottomR_jR" to="call_ln1136" fromId="24" toId="96">
</dataflow>
<dataflow id="373" from="shadow_bottomL_jL" to="call_ln1136" fromId="25" toId="96">
</dataflow>
<dataflow id="374" from="shadow_bottomR_jL" to="call_ln1136" fromId="26" toId="96">
</dataflow>
<dataflow id="375" from="z1_min" to="call_ln1136" fromId="27" toId="96">
</dataflow>
<dataflow id="376" from="z1_max" to="call_ln1136" fromId="28" toId="96">
</dataflow>
<dataflow id="377" from="a_corner_0" to="call_ln1136" fromId="29" toId="96">
</dataflow>
<dataflow id="378" from="a_corner_1" to="call_ln1136" fromId="30" toId="96">
</dataflow>
<dataflow id="379" from="b_corner_0" to="call_ln1136" fromId="31" toId="96">
</dataflow>
<dataflow id="380" from="b_corner_1" to="call_ln1136" fromId="32" toId="96">
</dataflow>
<dataflow id="381" from="c_corner_0" to="call_ln1136" fromId="33" toId="96">
</dataflow>
<dataflow id="382" from="c_corner_1" to="call_ln1136" fromId="34" toId="96">
</dataflow>
<dataflow id="383" from="d_corner_0" to="call_ln1136" fromId="35" toId="96">
</dataflow>
<dataflow id="384" from="d_corner_1" to="call_ln1136" fromId="36" toId="96">
</dataflow>
<dataflow id="385" from="squareAcceptance" to="call_ln1136" fromId="37" toId="96">
</dataflow>
<dataflow id="386" from="flatTop" to="call_ln1136" fromId="38" toId="96">
</dataflow>
<dataflow id="387" from="flatBottom" to="call_ln1136" fromId="39" toId="96">
</dataflow>
<dataflow id="388" from="triangleAcceptance" to="call_ln1136" fromId="40" toId="96">
</dataflow>
<dataflow id="389" from="get_radiiradii" to="call_ln1136" fromId="141" toId="96">
</dataflow>
<dataflow id="390" from="lbVal_constprop" to="call_ln1136" fromId="142" toId="96">
</dataflow>
<dataflow id="391" from="rbVal_constprop" to="call_ln1136" fromId="143" toId="96">
</dataflow>
<dataflow id="392" from="get_trapezoid_edgestrapezoid_edges" to="call_ln1136" fromId="144" toId="96">
</dataflow>
<dataflow id="393" from="latest_patch_index_constprop" to="call_ln1136" fromId="136" toId="96">
</dataflow>
<dataflow id="394" from="num_patches_constprop" to="call_ln1136" fromId="137" toId="96">
</dataflow>
<dataflow id="395" from="get_parallelogram_slopesparallelogram_slopes" to="call_ln1136" fromId="145" toId="96">
</dataflow>
<dataflow id="396" from="_shadowquilt_main_loop_make_verticle_strip" to="call_ln1136" fromId="364" toId="97">
</dataflow>
<dataflow id="397" from="points" to="call_ln1136" fromId="133" toId="97">
</dataflow>
<dataflow id="398" from="num_points" to="call_ln1136" fromId="134" toId="97">
</dataflow>
<dataflow id="399" from="patch_stream_V" to="call_ln1136" fromId="135" toId="97">
</dataflow>
<dataflow id="400" from="patch_buffer" to="call_ln1136" fromId="21" toId="97">
</dataflow>
<dataflow id="401" from="pSlope" to="call_ln1136" fromId="22" toId="97">
</dataflow>
<dataflow id="402" from="shadow_bottomL_jR" to="call_ln1136" fromId="23" toId="97">
</dataflow>
<dataflow id="403" from="shadow_bottomR_jR" to="call_ln1136" fromId="24" toId="97">
</dataflow>
<dataflow id="404" from="shadow_bottomL_jL" to="call_ln1136" fromId="25" toId="97">
</dataflow>
<dataflow id="405" from="shadow_bottomR_jL" to="call_ln1136" fromId="26" toId="97">
</dataflow>
<dataflow id="406" from="z1_min" to="call_ln1136" fromId="27" toId="97">
</dataflow>
<dataflow id="407" from="z1_max" to="call_ln1136" fromId="28" toId="97">
</dataflow>
<dataflow id="408" from="a_corner_0" to="call_ln1136" fromId="29" toId="97">
</dataflow>
<dataflow id="409" from="a_corner_1" to="call_ln1136" fromId="30" toId="97">
</dataflow>
<dataflow id="410" from="b_corner_0" to="call_ln1136" fromId="31" toId="97">
</dataflow>
<dataflow id="411" from="b_corner_1" to="call_ln1136" fromId="32" toId="97">
</dataflow>
<dataflow id="412" from="c_corner_0" to="call_ln1136" fromId="33" toId="97">
</dataflow>
<dataflow id="413" from="c_corner_1" to="call_ln1136" fromId="34" toId="97">
</dataflow>
<dataflow id="414" from="d_corner_0" to="call_ln1136" fromId="35" toId="97">
</dataflow>
<dataflow id="415" from="d_corner_1" to="call_ln1136" fromId="36" toId="97">
</dataflow>
<dataflow id="416" from="squareAcceptance" to="call_ln1136" fromId="37" toId="97">
</dataflow>
<dataflow id="417" from="flatTop" to="call_ln1136" fromId="38" toId="97">
</dataflow>
<dataflow id="418" from="flatBottom" to="call_ln1136" fromId="39" toId="97">
</dataflow>
<dataflow id="419" from="triangleAcceptance" to="call_ln1136" fromId="40" toId="97">
</dataflow>
<dataflow id="420" from="get_radiiradii" to="call_ln1136" fromId="141" toId="97">
</dataflow>
<dataflow id="421" from="lbVal_constprop" to="call_ln1136" fromId="142" toId="97">
</dataflow>
<dataflow id="422" from="rbVal_constprop" to="call_ln1136" fromId="143" toId="97">
</dataflow>
<dataflow id="423" from="get_trapezoid_edgestrapezoid_edges" to="call_ln1136" fromId="144" toId="97">
</dataflow>
<dataflow id="424" from="latest_patch_index_constprop" to="call_ln1136" fromId="136" toId="97">
</dataflow>
<dataflow id="425" from="num_patches_constprop" to="call_ln1136" fromId="137" toId="97">
</dataflow>
<dataflow id="426" from="get_parallelogram_slopesparallelogram_slopes" to="call_ln1136" fromId="145" toId="97">
</dataflow>
<dataflow id="427" from="exitcond834" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="428" from="exitcond834" to="StgValue_3" fromId="47" toId="3">
</dataflow>
<dataflow id="429" from="exitcond823" to="StgValue_5" fromId="61" toId="5">
</dataflow>
<dataflow id="430" from="exitcond823" to="StgValue_6" fromId="61" toId="6">
</dataflow>
<dataflow id="431" from="exitcond812" to="StgValue_8" fromId="75" toId="8">
</dataflow>
<dataflow id="432" from="exitcond812" to="StgValue_9" fromId="75" toId="9">
</dataflow>
<dataflow id="433" from="exitcond1" to="StgValue_11" fromId="89" toId="11">
</dataflow>
</dataflows>


</stg>
