

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_46_6'
================================================================
* Date:           Mon Jun 26 11:20:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_6  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|     213|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_325_1_1_1_U137  |mux_325_1_1_1  |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_335_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln48_fu_346_p2   |         +|   0|  0|  12|           5|           5|
    |icmp_ln46_fu_329_p2  |      icmp|   0|  0|   9|           5|           5|
    |tmp_1_fu_360_p33     |    select|   0|  0|   5|           1|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          16|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    5|         10|
    |i_fu_100              |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_100     |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_46_6|  return value|
|trunc_ln3         |   in|    5|     ap_none|                        trunc_ln3|        scalar|
|icmp_ln39_lcssa   |   in|    1|     ap_none|                  icmp_ln39_lcssa|        scalar|
|temp_V_address0   |  out|    5|   ap_memory|                           temp_V|         array|
|temp_V_ce0        |  out|    1|   ap_memory|                           temp_V|         array|
|temp_V_we0        |  out|    1|   ap_memory|                           temp_V|         array|
|temp_V_d0         |  out|    1|   ap_memory|                           temp_V|         array|
|crc_V_65_reload   |   in|    1|     ap_none|                  crc_V_65_reload|        scalar|
|crc_V_66_reload   |   in|    1|     ap_none|                  crc_V_66_reload|        scalar|
|crc_V_67_reload   |   in|    1|     ap_none|                  crc_V_67_reload|        scalar|
|crc_V_68_reload   |   in|    1|     ap_none|                  crc_V_68_reload|        scalar|
|crc_V_69_reload   |   in|    1|     ap_none|                  crc_V_69_reload|        scalar|
|crc_V_70_reload   |   in|    1|     ap_none|                  crc_V_70_reload|        scalar|
|crc_V_71_reload   |   in|    1|     ap_none|                  crc_V_71_reload|        scalar|
|crc_V_135_reload  |   in|    1|     ap_none|                 crc_V_135_reload|        scalar|
|crc_V_73_reload   |   in|    1|     ap_none|                  crc_V_73_reload|        scalar|
|crc_V_74_reload   |   in|    1|     ap_none|                  crc_V_74_reload|        scalar|
|crc_V_75_reload   |   in|    1|     ap_none|                  crc_V_75_reload|        scalar|
|crc_V_76_reload   |   in|    1|     ap_none|                  crc_V_76_reload|        scalar|
|crc_V_136_reload  |   in|    1|     ap_none|                 crc_V_136_reload|        scalar|
|crc_V_137_reload  |   in|    1|     ap_none|                 crc_V_137_reload|        scalar|
|crc_V_79_reload   |   in|    1|     ap_none|                  crc_V_79_reload|        scalar|
|crc_V_80_reload   |   in|    1|     ap_none|                  crc_V_80_reload|        scalar|
|crc_V_138_reload  |   in|    1|     ap_none|                 crc_V_138_reload|        scalar|
|crc_V_82_reload   |   in|    1|     ap_none|                  crc_V_82_reload|        scalar|
|crc_V_83_reload   |   in|    1|     ap_none|                  crc_V_83_reload|        scalar|
|crc_V_139_reload  |   in|    1|     ap_none|                 crc_V_139_reload|        scalar|
|crc_V_140_reload  |   in|    1|     ap_none|                 crc_V_140_reload|        scalar|
|crc_V_86_reload   |   in|    1|     ap_none|                  crc_V_86_reload|        scalar|
|crc_V_87_reload   |   in|    1|     ap_none|                  crc_V_87_reload|        scalar|
|crc_V_141_reload  |   in|    1|     ap_none|                 crc_V_141_reload|        scalar|
|crc_V_142_reload  |   in|    1|     ap_none|                 crc_V_142_reload|        scalar|
|crc_V_143_reload  |   in|    1|     ap_none|                 crc_V_143_reload|        scalar|
|crc_V_144_reload  |   in|    1|     ap_none|                 crc_V_144_reload|        scalar|
|crc_V_145_reload  |   in|    1|     ap_none|                 crc_V_145_reload|        scalar|
|crc_V_93_reload   |   in|    1|     ap_none|                  crc_V_93_reload|        scalar|
|crc_V_146_reload  |   in|    1|     ap_none|                 crc_V_146_reload|        scalar|
|crc_V_147_reload  |   in|    1|     ap_none|                 crc_V_147_reload|        scalar|
|crc_V_96_reload   |   in|    1|     ap_none|                  crc_V_96_reload|        scalar|
+------------------+-----+-----+------------+---------------------------------+--------------+

