#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff4b926e0 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x7ffff4bb9620_0 .var "clk", 0 0;
v0x7ffff4bb96c0_0 .var/i "i", 31 0;
v0x7ffff4bb97a0_0 .var "rstn", 0 0;
S_0x7ffff4b923c0 .scope module, "my_cpu" "simple_cpu" 2 39, 3 4 0, S_0x7ffff4b926e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
P_0x7ffff4b907a0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x7ffff4b907e0 .param/l "NUM_INSTS" 1 3 37, +C4<00000000000000000000000001000000>;
L_0x7ffff4b72ea0 .functor BUFZ 32, L_0x7ffff4bc9910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff4b7a1b0 .functor BUFZ 32, L_0x7ffff4b6e7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff4b3a5c0 .functor BUFZ 32, L_0x7ffff4b6e710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff4bcb1b0 .functor BUFZ 32, v0x7ffff4bb63a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff4bcb3b0 .functor BUFZ 32, v0x7ffff4bb3280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff4bb7760_0 .net "NEXT_PC", 31 0, L_0x7ffff4bcb1b0;  1 drivers
v0x7ffff4bb7860_0 .var "PC", 31 0;
v0x7ffff4bb7950_0 .net "PC_PLUS_4", 31 0, v0x7ffff4bb63a0_0;  1 drivers
v0x7ffff4bb7a50_0 .net *"_s2", 31 0, L_0x7ffff4bc9910;  1 drivers
v0x7ffff4bb7af0_0 .net *"_s5", 5 0, L_0x7ffff4bc9a10;  1 drivers
v0x7ffff4bb7bd0_0 .net *"_s6", 7 0, L_0x7ffff4bc9b30;  1 drivers
L_0x7f59b65b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb7cb0_0 .net *"_s9", 1 0, L_0x7f59b65b0060;  1 drivers
v0x7ffff4bb7d90_0 .net "alu_check", 0 0, v0x7ffff4bb3020_0;  1 drivers
v0x7ffff4bb7e80_0 .net "alu_func", 3 0, v0x7ffff4bb3760_0;  1 drivers
v0x7ffff4bb7fd0_0 .net "alu_in1", 31 0, L_0x7ffff4b3a5c0;  1 drivers
v0x7ffff4bb8090_0 .net "alu_in2", 31 0, L_0x7ffff4b7a1b0;  1 drivers
v0x7ffff4bb8130_0 .net "alu_op", 1 0, L_0x7ffff4bca770;  1 drivers
v0x7ffff4bb8220_0 .net "alu_out", 31 0, v0x7ffff4bb3280_0;  1 drivers
v0x7ffff4bb82e0_0 .net "alu_src", 0 0, L_0x7ffff4bca8f0;  1 drivers
v0x7ffff4bb8380_0 .net "branch", 0 0, L_0x7ffff4bca460;  1 drivers
v0x7ffff4bb8470_0 .net "clk", 0 0, v0x7ffff4bb9620_0;  1 drivers
v0x7ffff4bb8560_0 .net "funct3", 2 0, L_0x7ffff4bc9f70;  1 drivers
v0x7ffff4bb8600_0 .net "funct7", 6 0, L_0x7ffff4bc9e80;  1 drivers
v0x7ffff4bb86a0 .array "inst_memory", 63 0, 31 0;
v0x7ffff4bb8740_0 .net "instruction", 31 0, L_0x7ffff4b72ea0;  1 drivers
v0x7ffff4bb8800_0 .net "jump", 1 0, L_0x7ffff4bca370;  1 drivers
v0x7ffff4bb88f0_0 .net "mem_read", 0 0, L_0x7ffff4bca550;  1 drivers
v0x7ffff4bb89e0_0 .net "mem_to_reg", 0 0, L_0x7ffff4bca5f0;  1 drivers
v0x7ffff4bb8a80_0 .net "mem_write", 0 0, L_0x7ffff4bca810;  1 drivers
v0x7ffff4bb8b70_0 .net "opcode", 6 0, L_0x7ffff4bc9d10;  1 drivers
v0x7ffff4bb8c10_0 .net "rd", 4 0, L_0x7ffff4bca280;  1 drivers
v0x7ffff4bb8ce0_0 .net "read_data", 31 0, v0x7ffff4bb5ab0_0;  1 drivers
v0x7ffff4bb8db0_0 .net "reg_write", 0 0, L_0x7ffff4bca990;  1 drivers
v0x7ffff4bb8ea0_0 .net "rs1", 4 0, L_0x7ffff4bca0a0;  1 drivers
v0x7ffff4bb8f40_0 .net "rs1_out", 31 0, L_0x7ffff4b6e710;  1 drivers
v0x7ffff4bb9010_0 .net "rs2", 4 0, L_0x7ffff4bca140;  1 drivers
v0x7ffff4bb90e0_0 .net "rs2_out", 31 0, L_0x7ffff4b6e7c0;  1 drivers
v0x7ffff4bb91b0_0 .net "rstn", 0 0, v0x7ffff4bb97a0_0;  1 drivers
v0x7ffff4bb9460_0 .net "taken", 0 0, v0x7ffff4bb4080_0;  1 drivers
v0x7ffff4bb9530_0 .net "write_data", 31 0, L_0x7ffff4bcb3b0;  1 drivers
E_0x7ffff4b60330 .event posedge, v0x7ffff4bb5680_0;
L_0x7ffff4bc9910 .array/port v0x7ffff4bb86a0, L_0x7ffff4bc9b30;
L_0x7ffff4bc9a10 .part v0x7ffff4bb7860_0, 2, 6;
L_0x7ffff4bc9b30 .concat [ 6 2 0 0], L_0x7ffff4bc9a10, L_0x7f59b65b0060;
L_0x7ffff4bc9d10 .part L_0x7ffff4b72ea0, 0, 7;
L_0x7ffff4bc9e80 .part L_0x7ffff4b72ea0, 25, 7;
L_0x7ffff4bc9f70 .part L_0x7ffff4b72ea0, 12, 3;
L_0x7ffff4bca0a0 .part L_0x7ffff4b72ea0, 15, 5;
L_0x7ffff4bca140 .part L_0x7ffff4b72ea0, 20, 5;
L_0x7ffff4bca280 .part L_0x7ffff4b72ea0, 7, 5;
S_0x7ffff4b920d0 .scope module, "m_ALU" "ALU" 3 150, 4 10 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /INPUT 4 "alu_func"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "check"
P_0x7ffff4b6c2e0 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v0x7ffff4b5e710_0 .net "alu_func", 3 0, v0x7ffff4bb3760_0;  alias, 1 drivers
v0x7ffff4bb3020_0 .var "check", 0 0;
v0x7ffff4bb30e0_0 .net "in_a", 31 0, L_0x7ffff4b3a5c0;  alias, 1 drivers
v0x7ffff4bb31a0_0 .net "in_b", 31 0, L_0x7ffff4b7a1b0;  alias, 1 drivers
v0x7ffff4bb3280_0 .var "result", 31 0;
E_0x7ffff4b3aaa0 .event edge, v0x7ffff4b5e710_0;
E_0x7ffff4b5f7f0 .event edge, v0x7ffff4b5e710_0, v0x7ffff4bb30e0_0, v0x7ffff4bb31a0_0;
S_0x7ffff4bb3450 .scope module, "m_ALU_control" "ALU_control" 3 127, 5 30 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op"
    .port_info 1 /INPUT 7 "funct7"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /OUTPUT 4 "alu_func"
v0x7ffff4bb3660_0 .net *"_s1", 0 0, L_0x7ffff4bcaf80;  1 drivers
v0x7ffff4bb3760_0 .var "alu_func", 3 0;
v0x7ffff4bb3850_0 .net "alu_op", 1 0, L_0x7ffff4bca770;  alias, 1 drivers
v0x7ffff4bb3920_0 .net "funct", 3 0, L_0x7ffff4bcb020;  1 drivers
v0x7ffff4bb3a00_0 .net "funct3", 2 0, L_0x7ffff4bc9f70;  alias, 1 drivers
v0x7ffff4bb3b30_0 .net "funct7", 6 0, L_0x7ffff4bc9e80;  alias, 1 drivers
E_0x7ffff4b600d0 .event edge, v0x7ffff4bb3850_0, v0x7ffff4bb3920_0;
L_0x7ffff4bcaf80 .part L_0x7ffff4bc9e80, 5, 1;
L_0x7ffff4bcb020 .concat [ 3 1 0 0], L_0x7ffff4bc9f70, L_0x7ffff4bcaf80;
S_0x7ffff4bb3c90 .scope module, "m_branch_control" "branch_control" 3 168, 6 1 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "check"
    .port_info 2 /OUTPUT 1 "taken"
v0x7ffff4bb3eb0_0 .net "branch", 0 0, L_0x7ffff4bca460;  alias, 1 drivers
v0x7ffff4bb3f90_0 .net "check", 0 0, v0x7ffff4bb3020_0;  alias, 1 drivers
v0x7ffff4bb4080_0 .var "taken", 0 0;
S_0x7ffff4bb4190 .scope module, "m_control" "control" 3 85, 7 6 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 2 "jump"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "mem_read"
    .port_info 4 /OUTPUT 1 "mem_to_reg"
    .port_info 5 /OUTPUT 2 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_write"
v0x7ffff4bb44b0_0 .net *"_s10", 9 0, v0x7ffff4bb4840_0;  1 drivers
v0x7ffff4bb45b0_0 .net "alu_op", 1 0, L_0x7ffff4bca770;  alias, 1 drivers
v0x7ffff4bb46a0_0 .net "alu_src", 0 0, L_0x7ffff4bca8f0;  alias, 1 drivers
v0x7ffff4bb4770_0 .net "branch", 0 0, L_0x7ffff4bca460;  alias, 1 drivers
v0x7ffff4bb4840_0 .var "controls", 9 0;
v0x7ffff4bb4930_0 .net "jump", 1 0, L_0x7ffff4bca370;  alias, 1 drivers
v0x7ffff4bb4a10_0 .net "mem_read", 0 0, L_0x7ffff4bca550;  alias, 1 drivers
v0x7ffff4bb4ad0_0 .net "mem_to_reg", 0 0, L_0x7ffff4bca5f0;  alias, 1 drivers
v0x7ffff4bb4b90_0 .net "mem_write", 0 0, L_0x7ffff4bca810;  alias, 1 drivers
v0x7ffff4bb4c50_0 .net "opcode", 6 0, L_0x7ffff4bc9d10;  alias, 1 drivers
v0x7ffff4bb4d30_0 .net "reg_write", 0 0, L_0x7ffff4bca990;  alias, 1 drivers
E_0x7ffff4b98b30 .event edge, v0x7ffff4bb4c50_0;
L_0x7ffff4bca370 .part v0x7ffff4bb4840_0, 8, 2;
L_0x7ffff4bca460 .part v0x7ffff4bb4840_0, 7, 1;
L_0x7ffff4bca550 .part v0x7ffff4bb4840_0, 6, 1;
L_0x7ffff4bca5f0 .part v0x7ffff4bb4840_0, 5, 1;
L_0x7ffff4bca770 .part v0x7ffff4bb4840_0, 3, 2;
L_0x7ffff4bca810 .part v0x7ffff4bb4840_0, 2, 1;
L_0x7ffff4bca8f0 .part v0x7ffff4bb4840_0, 1, 1;
L_0x7ffff4bca990 .part v0x7ffff4bb4840_0, 0, 1;
S_0x7ffff4bb4f10 .scope module, "m_data_memory" "data_memory" 3 186, 8 3 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_write"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 2 "maskmode"
    .port_info 4 /INPUT 1 "sext"
    .port_info 5 /INPUT 32 "address"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x7ffff4bb50e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x7ffff4bb5120 .param/l "MEM_ADDR_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
L_0x7f59b65b01c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb54a0_0 .net "address", 31 0, L_0x7f59b65b01c8;  1 drivers
v0x7ffff4bb55a0_0 .net "address_internal", 7 0, L_0x7ffff4bcb270;  1 drivers
v0x7ffff4bb5680_0 .net "clk", 0 0, v0x7ffff4bb9620_0;  alias, 1 drivers
L_0x7f59b65b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb5750_0 .net "maskmode", 1 0, L_0x7f59b65b0138;  1 drivers
v0x7ffff4bb5830 .array "mem_array", 255 0, 31 0;
v0x7ffff4bb5940_0 .net "mem_read", 0 0, L_0x7ffff4bca550;  alias, 1 drivers
v0x7ffff4bb59e0_0 .net "mem_write", 0 0, L_0x7ffff4bca810;  alias, 1 drivers
v0x7ffff4bb5ab0_0 .var "read_data", 31 0;
L_0x7f59b65b0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb5b50_0 .net "sext", 0 0, L_0x7f59b65b0180;  1 drivers
L_0x7f59b65b0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb5c10_0 .net "write_data", 31 0, L_0x7f59b65b0210;  1 drivers
E_0x7ffff4bb53c0 .event edge, v0x7ffff4bb4a10_0;
E_0x7ffff4bb5440 .event negedge, v0x7ffff4bb5680_0;
L_0x7ffff4bcb270 .part L_0x7f59b65b01c8, 2, 8;
S_0x7ffff4bb5df0 .scope module, "m_next_pc_adder" "adder" 3 20, 9 1 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /OUTPUT 32 "result"
P_0x7ffff4bb5f70 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0x7ffff4bb61c0_0 .net "in_a", 31 0, v0x7ffff4bb7860_0;  1 drivers
L_0x7f59b65b0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb62c0_0 .net "in_b", 31 0, L_0x7f59b65b0018;  1 drivers
v0x7ffff4bb63a0_0 .var "result", 31 0;
E_0x7ffff4bb6140 .event edge, v0x7ffff4bb61c0_0, v0x7ffff4bb62c0_0;
S_0x7ffff4bb6510 .scope module, "m_register_file" "register_file" 3 102, 10 4 0, S_0x7ffff4b923c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "rs1"
    .port_info 2 /INPUT 5 "rs2"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "reg_write"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "rs1_out"
    .port_info 7 /OUTPUT 32 "rs2_out"
P_0x7ffff4bb6010 .param/l "ADDR_WIDTH" 0 10 6, +C4<00000000000000000000000000000101>;
P_0x7ffff4bb6050 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x7ffff4b6e710 .functor BUFZ 32, L_0x7ffff4bcaa80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff4b6e7c0 .functor BUFZ 32, L_0x7ffff4bcad00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff4bb6990_0 .net *"_s0", 31 0, L_0x7ffff4bcaa80;  1 drivers
v0x7ffff4bb6a70_0 .net *"_s10", 6 0, L_0x7ffff4bcada0;  1 drivers
L_0x7f59b65b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb6b50_0 .net *"_s13", 1 0, L_0x7f59b65b00f0;  1 drivers
v0x7ffff4bb6c40_0 .net *"_s2", 6 0, L_0x7ffff4bcab20;  1 drivers
L_0x7f59b65b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff4bb6d20_0 .net *"_s5", 1 0, L_0x7f59b65b00a8;  1 drivers
v0x7ffff4bb6e50_0 .net *"_s8", 31 0, L_0x7ffff4bcad00;  1 drivers
v0x7ffff4bb6f30_0 .net "clk", 0 0, v0x7ffff4bb9620_0;  alias, 1 drivers
v0x7ffff4bb6fd0_0 .net "rd", 4 0, L_0x7ffff4bca280;  alias, 1 drivers
v0x7ffff4bb7090 .array "reg_array", 31 0, 31 0;
v0x7ffff4bb7150_0 .net "reg_write", 0 0, L_0x7ffff4bca990;  alias, 1 drivers
v0x7ffff4bb7220_0 .net "rs1", 4 0, L_0x7ffff4bca0a0;  alias, 1 drivers
v0x7ffff4bb72e0_0 .net "rs1_out", 31 0, L_0x7ffff4b6e710;  alias, 1 drivers
v0x7ffff4bb73c0_0 .net "rs2", 4 0, L_0x7ffff4bca140;  alias, 1 drivers
v0x7ffff4bb74a0_0 .net "rs2_out", 31 0, L_0x7ffff4b6e7c0;  alias, 1 drivers
v0x7ffff4bb7580_0 .net "write_data", 31 0, L_0x7ffff4bcb3b0;  alias, 1 drivers
L_0x7ffff4bcaa80 .array/port v0x7ffff4bb7090, L_0x7ffff4bcab20;
L_0x7ffff4bcab20 .concat [ 5 2 0 0], L_0x7ffff4bca0a0, L_0x7f59b65b00a8;
L_0x7ffff4bcad00 .array/port v0x7ffff4bb7090, L_0x7ffff4bcada0;
L_0x7ffff4bcada0 .concat [ 5 2 0 0], L_0x7ffff4bca140, L_0x7f59b65b00f0;
    .scope S_0x7ffff4bb5df0;
T_0 ;
    %wait E_0x7ffff4bb6140;
    %load/vec4 v0x7ffff4bb61c0_0;
    %load/vec4 v0x7ffff4bb62c0_0;
    %add;
    %store/vec4 v0x7ffff4bb63a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffff4bb4190;
T_1 ;
    %wait E_0x7ffff4b98b30;
    %load/vec4 v0x7ffff4bb4c50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7ffff4bb4840_0, 0, 10;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x7ffff4bb4840_0, 0, 10;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff4bb6510;
T_2 ;
    %vpi_call 10 21 "$readmemh", "data/register.mem", v0x7ffff4bb7090 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffff4bb6510;
T_3 ;
    %wait E_0x7ffff4bb5440;
    %load/vec4 v0x7ffff4bb7150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7ffff4bb7580_0;
    %load/vec4 v0x7ffff4bb6fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4bb7090, 0, 4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4bb7090, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff4bb3450;
T_4 ;
    %wait E_0x7ffff4b600d0;
    %load/vec4 v0x7ffff4bb3850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %jmp T_4.5;
T_4.1 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7ffff4bb3920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7ffff4bb3760_0, 0, 4;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.3 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff4b920d0;
T_5 ;
    %wait E_0x7ffff4b5f7f0;
    %load/vec4 v0x7ffff4b5e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7ffff4bb30e0_0;
    %load/vec4 v0x7ffff4bb31a0_0;
    %add;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x7ffff4bb30e0_0;
    %load/vec4 v0x7ffff4bb31a0_0;
    %sub;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7ffff4bb30e0_0;
    %load/vec4 v0x7ffff4bb31a0_0;
    %xor;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7ffff4bb30e0_0;
    %load/vec4 v0x7ffff4bb31a0_0;
    %or;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7ffff4bb30e0_0;
    %load/vec4 v0x7ffff4bb31a0_0;
    %and;
    %store/vec4 v0x7ffff4bb3280_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffff4b920d0;
T_6 ;
    %wait E_0x7ffff4b3aaa0;
    %load/vec4 v0x7ffff4b5e710_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4bb3020_0, 0, 1;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff4bb4f10;
T_7 ;
    %vpi_call 8 19 "$readmemh", "data/data_memory.mem", v0x7ffff4bb5830 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7ffff4bb4f10;
T_8 ;
    %wait E_0x7ffff4bb5440;
    %load/vec4 v0x7ffff4bb59e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffff4bb4f10;
T_9 ;
    %wait E_0x7ffff4bb53c0;
    %load/vec4 v0x7ffff4bb5940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4bb5ab0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff4b923c0;
T_10 ;
    %wait E_0x7ffff4b60330;
    %load/vec4 v0x7ffff4bb91b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff4bb7860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ffff4bb7760_0;
    %assign/vec4 v0x7ffff4bb7860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffff4b923c0;
T_11 ;
    %vpi_call 3 40 "$readmemb", "data/inst.mem", v0x7ffff4bb86a0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff4b926e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4bb9620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4bb97a0_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7ffff4bb96c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 15 "$display", $time, " INST[%2d]: %b", v0x7ffff4bb96c0_0, &A<v0x7ffff4bb86a0, v0x7ffff4bb96c0_0 > {0 0 0};
    %load/vec4 v0x7ffff4bb96c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 2 16 "$monitor", $time, " [PC] pc : %d", v0x7ffff4bb7860_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4bb97a0_0, 0, 1;
    %delay 376000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4bb97a0_0, 0, 1;
    %vpi_call 2 20 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 21 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7ffff4bb96c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 4, v0x7ffff4bb96c0_0;
    %load/vec4a v0x7ffff4bb7090, 4;
    %vpi_call 2 22 "$display", $time, " Reg[%d]: %d (%b)", v0x7ffff4bb96c0_0, S<0,vec4,s32>, &A<v0x7ffff4bb7090, v0x7ffff4bb96c0_0 > {1 0 0};
    %load/vec4 v0x7ffff4bb96c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 23 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x7ffff4bb96c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 4, v0x7ffff4bb96c0_0;
    %load/vec4a v0x7ffff4bb5830, 4;
    %vpi_call 2 24 "$display", $time, " Mem[%d]: %d (%b)", v0x7ffff4bb96c0_0, S<0,vec4,s32>, &A<v0x7ffff4bb5830, v0x7ffff4bb96c0_0 > {1 0 0};
    %load/vec4 v0x7ffff4bb96c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff4bb96c0_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7ffff4b926e0;
T_13 ;
    %delay 2000, 0;
    %load/vec4 v0x7ffff4bb9620_0;
    %inv;
    %store/vec4 v0x7ffff4bb9620_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffff4b926e0;
T_14 ;
    %vpi_call 2 35 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff4b926e0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/ALU.v";
    "src/modules/ALU_control.v";
    "src/modules/branch_control.v";
    "src/modules/control.v";
    "src/modules/data_memory.v";
    "src/modules/adder.v";
    "src/modules/register_file.v";
