//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Jul 25 05:36:16 2014 (1406288176)
// Cuda compilation tools, release 6.5, V6.5.13
//

.version 4.1
.target sm_20
.address_size 64

.global .align 1 .b8 d_assert[1024];

.visible .func  (.param .b32 func_retval0) _Z8_Pow_intIfET_S0_i(
	.param .b32 _Z8_Pow_intIfET_S0_i_param_0,
	.param .b32 _Z8_Pow_intIfET_S0_i_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .s32 	%r<12>;
	.reg .f32 	%f<14>;


	ld.param.f32 	%f12, [_Z8_Pow_intIfET_S0_i_param_0];
	ld.param.u32 	%r4, [_Z8_Pow_intIfET_S0_i_param_1];
	shr.s32 	%r5, %r4, 31;
	add.s32 	%r6, %r4, %r5;
	xor.b32  	%r7, %r6, %r5;
	and.b32  	%r8, %r6, 1;
	setp.eq.b32	%p1, %r8, 1;
	and.b32  	%r9, %r5, 1;
	setp.eq.b32	%p2, %r9, 1;
	xor.pred  	%p3, %p1, %p2;
	not.pred 	%p4, %p3;
	mul.f32 	%f10, %f12, 0f3F800000;
	selp.f32	%f13, 0f3F800000, %f10, %p4;
	shr.u32 	%r11, %r7, 1;
	setp.eq.s32	%p5, %r11, 0;
	@%p5 bra 	BB0_2;

BB0_1:
	and.b32  	%r10, %r11, 1;
	setp.eq.b32	%p6, %r10, 1;
	not.pred 	%p7, %p6;
	mul.f32 	%f12, %f12, %f12;
	mul.f32 	%f11, %f13, %f12;
	selp.f32	%f13, %f13, %f11, %p7;
	shr.u32 	%r11, %r11, 1;
	setp.ne.s32	%p8, %r11, 0;
	@%p8 bra 	BB0_1;

BB0_2:
	setp.gt.s32	%p9, %r4, -1;
	@%p9 bra 	BB0_4;

	rcp.rn.f32 	%f13, %f13;

BB0_4:
	st.param.f32	[func_retval0+0], %f13;
	ret;
}

.visible .func _Z14kernel_MatInvNPfS_S_i(
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_0,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_1,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_2,
	.param .b32 _Z14kernel_MatInvNPfS_S_i_param_3
)
{
	.local .align 4 .b8 	__local_depot1[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<29>;
	.reg .s32 	%r<68>;
	.reg .f32 	%f<56>;
	.reg .s64 	%rd<46>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd6, [_Z14kernel_MatInvNPfS_S_i_param_0];
	ld.param.u64 	%rd7, [_Z14kernel_MatInvNPfS_S_i_param_1];
	ld.param.u64 	%rd8, [_Z14kernel_MatInvNPfS_S_i_param_2];
	ld.param.u32 	%r32, [_Z14kernel_MatInvNPfS_S_i_param_3];
	add.u64 	%rd9, %SPL, 0;
	setp.lt.s32	%p1, %r32, 1;
	@%p1 bra 	BB1_36;

	mov.u32 	%r60, 0;

BB1_2:
	mov.u32 	%r1, %r60;
	setp.lt.s32	%p2, %r1, 0;
	@%p2 bra 	BB1_11;

	mul.lo.s32 	%r2, %r1, %r32;
	mov.u32 	%r56, 0;

BB1_4:
	setp.lt.s32	%p3, %r56, 1;
	@%p3 bra 	BB1_10;

	add.s32 	%r4, %r56, -1;
	setp.gt.s32	%p4, %r4, -1;
	@%p4 bra 	BB1_7;

	mov.f32 	%f52, 0f00000000;
	bra.uni 	BB1_9;

BB1_7:
	mov.u32 	%r57, 0;
	mov.f32 	%f52, 0f00000000;

BB1_8:
	mad.lo.s32 	%r36, %r57, %r32, %r56;
	mul.wide.s32 	%rd10, %r36, 4;
	add.s64 	%rd11, %rd6, %rd10;
	add.s32 	%r37, %r57, %r2;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f14, [%rd13];
	ld.f32 	%f15, [%rd11];
	fma.rn.f32 	%f52, %f15, %f14, %f52;
	add.s32 	%r57, %r57, 1;
	setp.le.s32	%p5, %r57, %r4;
	@%p5 bra 	BB1_8;

BB1_9:
	add.s32 	%r38, %r56, %r2;
	mul.wide.s32 	%rd14, %r38, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.f32 	%f17, [%rd15];
	sub.f32 	%f18, %f17, %f52;
	st.f32 	[%rd15], %f18;

BB1_10:
	add.s32 	%r56, %r56, 1;
	setp.le.s32	%p6, %r56, %r1;
	@%p6 bra 	BB1_4;

BB1_11:
	add.s32 	%r60, %r1, 1;
	setp.ge.s32	%p7, %r60, %r32;
	@%p7 bra 	BB1_22;

	add.s32 	%r9, %r1, -1;
	mul.lo.s32 	%r10, %r1, %r32;
	add.s32 	%r39, %r10, %r1;
	mul.wide.s32 	%rd16, %r39, 4;
	add.s64 	%rd2, %rd6, %rd16;
	mov.u32 	%r59, %r60;

BB1_13:
	add.s32 	%r40, %r59, %r10;
	mul.wide.s32 	%rd17, %r40, 4;
	add.s64 	%rd3, %rd6, %rd17;
	setp.gt.s32	%p8, %r1, 0;
	@%p8 bra 	BB1_15;

	ld.f32 	%f19, [%rd2];
	rcp.rn.f32 	%f20, %f19;
	ld.f32 	%f21, [%rd3];
	mul.f32 	%f22, %f20, %f21;
	st.f32 	[%rd3], %f22;
	bra.uni 	BB1_20;

BB1_15:
	setp.gt.s32	%p9, %r9, -1;
	@%p9 bra 	BB1_17;

	mov.f32 	%f53, 0f00000000;
	bra.uni 	BB1_19;

BB1_17:
	mov.u32 	%r61, 0;
	mov.f32 	%f53, 0f00000000;

BB1_18:
	mad.lo.s32 	%r42, %r61, %r32, %r59;
	mul.wide.s32 	%rd18, %r42, 4;
	add.s64 	%rd19, %rd6, %rd18;
	add.s32 	%r43, %r61, %r10;
	mul.wide.s32 	%rd20, %r43, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.f32 	%f24, [%rd21];
	ld.f32 	%f25, [%rd19];
	fma.rn.f32 	%f53, %f25, %f24, %f53;
	add.s32 	%r61, %r61, 1;
	setp.le.s32	%p10, %r61, %r9;
	@%p10 bra 	BB1_18;

BB1_19:
	ld.f32 	%f27, [%rd2];
	rcp.rn.f32 	%f28, %f27;
	ld.f32 	%f29, [%rd3];
	sub.f32 	%f30, %f29, %f53;
	mul.f32 	%f31, %f28, %f30;
	st.f32 	[%rd3], %f31;

BB1_20:
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p11, %r59, %r32;
	@%p11 bra 	BB1_13;

	setp.lt.s32	%p12, %r60, %r32;
	@%p12 bra 	BB1_2;

BB1_22:
	@%p1 bra 	BB1_36;

	add.s32 	%r15, %r32, -1;
	mul.wide.s32 	%rd22, %r15, 4;
	add.s64 	%rd4, %rd9, %rd22;
	mad.lo.s32 	%r45, %r15, %r32, %r15;
	mul.wide.s32 	%rd23, %r45, 4;
	add.s64 	%rd5, %rd6, %rd23;
	add.s32 	%r16, %r32, -2;
	mov.u32 	%r62, 0;

BB1_24:
	setp.eq.s32	%p14, %r62, 0;
	selp.f32	%f32, 0f3F800000, 0f00000000, %p14;
	st.local.f32 	[%rd9], %f32;
	setp.lt.s32	%p15, %r32, 2;
	@%p15 bra 	BB1_31;

	mov.u32 	%r63, 1;

BB1_26:
	add.s32 	%r19, %r63, -1;
	setp.gt.s32	%p16, %r19, -1;
	@%p16 bra 	BB1_28;

	mov.f32 	%f54, 0f00000000;
	bra.uni 	BB1_30;

BB1_28:
	mov.u32 	%r64, 0;
	mov.f32 	%f54, 0f00000000;

BB1_29:
	mad.lo.s32 	%r48, %r64, %r32, %r63;
	mul.wide.s32 	%rd24, %r48, 4;
	add.s64 	%rd25, %rd6, %rd24;
	mul.wide.s32 	%rd26, %r64, 4;
	add.s64 	%rd27, %rd9, %rd26;
	ld.local.f32 	%f34, [%rd27];
	ld.f32 	%f35, [%rd25];
	fma.rn.f32 	%f54, %f35, %f34, %f54;
	add.s32 	%r64, %r64, 1;
	setp.le.s32	%p17, %r64, %r19;
	@%p17 bra 	BB1_29;

BB1_30:
	setp.eq.s32	%p18, %r63, %r62;
	selp.f32	%f37, 0f3F800000, 0f00000000, %p18;
	mul.wide.s32 	%rd28, %r63, 4;
	add.s64 	%rd29, %rd9, %rd28;
	sub.f32 	%f38, %f37, %f54;
	st.local.f32 	[%rd29], %f38;
	add.s32 	%r63, %r63, 1;
	setp.lt.s32	%p19, %r63, %r32;
	@%p19 bra 	BB1_26;

BB1_31:
	ld.f32 	%f39, [%rd5];
	ld.local.f32 	%f40, [%rd4];
	div.rn.f32 	%f41, %f40, %f39;
	mul.lo.s32 	%r23, %r62, %r32;
	add.s32 	%r49, %r23, %r15;
	mul.wide.s32 	%rd30, %r49, 4;
	add.s64 	%rd31, %rd7, %rd30;
	st.f32 	[%rd31], %f41;
	setp.lt.s32	%p20, %r16, 0;
	mov.u32 	%r65, %r16;
	@%p20 bra 	BB1_35;

BB1_32:
	mov.u32 	%r24, %r65;
	add.s32 	%r66, %r24, 1;
	mov.f32 	%f55, 0f00000000;
	setp.lt.s32	%p21, %r66, %r32;
	@%p21 bra 	BB1_33;
	bra.uni 	BB1_34;

BB1_33:
	mad.lo.s32 	%r50, %r66, %r32, %r24;
	mul.wide.s32 	%rd32, %r50, 4;
	add.s64 	%rd33, %rd6, %rd32;
	add.s32 	%r51, %r66, %r23;
	mul.wide.s32 	%rd34, %r51, 4;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f44, [%rd35];
	ld.f32 	%f45, [%rd33];
	fma.rn.f32 	%f55, %f45, %f44, %f55;
	add.s32 	%r66, %r66, 1;
	setp.lt.s32	%p22, %r66, %r32;
	@%p22 bra 	BB1_33;

BB1_34:
	mad.lo.s32 	%r52, %r24, %r32, %r24;
	mul.wide.s32 	%rd36, %r52, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.f32 	%f46, [%rd37];
	rcp.rn.f32 	%f47, %f46;
	mul.wide.s32 	%rd38, %r24, 4;
	add.s64 	%rd39, %rd9, %rd38;
	ld.local.f32 	%f48, [%rd39];
	sub.f32 	%f49, %f48, %f55;
	mul.f32 	%f50, %f47, %f49;
	add.s32 	%r53, %r24, %r23;
	mul.wide.s32 	%rd40, %r53, 4;
	add.s64 	%rd41, %rd7, %rd40;
	st.f32 	[%rd41], %f50;
	add.s32 	%r28, %r24, -1;
	setp.gt.s32	%p23, %r24, 0;
	mov.u32 	%r65, %r28;
	@%p23 bra 	BB1_32;

BB1_35:
	add.s32 	%r62, %r62, 1;
	setp.lt.s32	%p24, %r62, %r32;
	@%p24 bra 	BB1_24;

BB1_36:
	setp.gt.s32	%p25, %r32, 0;
	setp.ne.s64	%p26, %rd8, 0;
	and.pred  	%p27, %p26, %p25;
	@!%p27 bra 	BB1_39;
	bra.uni 	BB1_37;

BB1_37:
	mov.u32 	%r67, 0;

BB1_38:
	mad.lo.s32 	%r55, %r67, %r32, %r67;
	mul.wide.s32 	%rd42, %r55, 4;
	add.s64 	%rd43, %rd7, %rd42;
	mul.wide.s32 	%rd44, %r67, 4;
	add.s64 	%rd45, %rd8, %rd44;
	ld.f32 	%f51, [%rd43];
	st.f32 	[%rd45], %f51;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p28, %r67, %r32;
	@%p28 bra 	BB1_38;

BB1_39:
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z17kernel_IntGauss1Diff(
	.param .b32 _Z17kernel_IntGauss1Diff_param_0,
	.param .b32 _Z17kernel_IntGauss1Diff_param_1,
	.param .b32 _Z17kernel_IntGauss1Diff_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<12>;
	.reg .f32 	%f<84>;


	ld.param.u32 	%r1, [_Z17kernel_IntGauss1Diff_param_0];
	ld.param.f32 	%f13, [_Z17kernel_IntGauss1Diff_param_1];
	ld.param.f32 	%f14, [_Z17kernel_IntGauss1Diff_param_2];
	mov.f32 	%f15, 0f3F000000;
	div.rn.f32 	%f16, %f15, %f14;
	div.rn.f32 	%f17, %f16, %f14;
	cvt.rn.f32.s32	%f18, %r1;
	sub.f32 	%f1, %f18, %f13;
	add.f32 	%f19, %f1, 0f3F800000;
	sqrt.rn.f32 	%f2, %f17;
	mul.f32 	%f3, %f19, %f2;
	abs.f32 	%f4, %f3;
	setp.ltu.f32	%p1, %f4, 0f3F800000;
	@%p1 bra 	BB2_2;

	mov.f32 	%f22, 0f3A03BB71;
	mov.f32 	%f23, 0fB7B730FB;
	fma.rn.f32 	%f24, %f23, %f4, %f22;
	mov.f32 	%f25, 0fBBACA3B3;
	fma.rn.f32 	%f26, %f24, %f4, %f25;
	mov.f32 	%f27, 0f3D0A7445;
	fma.rn.f32 	%f28, %f26, %f4, %f27;
	mov.f32 	%f29, 0fBE1B3B75;
	fma.rn.f32 	%f30, %f28, %f4, %f29;
	mov.f32 	%f31, 0fBF6B385A;
	fma.rn.f32 	%f32, %f30, %f4, %f31;
	mov.f32 	%f33, 0fBFD0316E;
	fma.rn.f32 	%f34, %f32, %f4, %f33;
	mov.f32 	%f35, 0fBA031CCE;
	fma.rn.f32 	%f21, %f34, %f4, %f35;
	// inline asm
	ex2.approx.ftz.f32 %f20,%f21;
	// inline asm
	mov.f32 	%f36, 0f3F800000;
	sub.f32 	%f37, %f36, %f20;
	mov.b32 	 %r2, %f37;
	setp.ltu.f32	%p2, %f4, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f3;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f82, %r6;
	bra.uni 	BB2_3;

BB2_2:
	mul.f32 	%f38, %f3, %f3;
	mov.f32 	%f39, 0f3BA0C9F8;
	mov.f32 	%f40, 0fBA1268FB;
	fma.rn.f32 	%f41, %f40, %f38, %f39;
	mov.f32 	%f42, 0fBCDABFD4;
	fma.rn.f32 	%f43, %f41, %f38, %f42;
	mov.f32 	%f44, 0f3DE70331;
	fma.rn.f32 	%f45, %f43, %f38, %f44;
	mov.f32 	%f46, 0fBEC09330;
	fma.rn.f32 	%f47, %f45, %f38, %f46;
	mov.f32 	%f48, 0f3F906EBA;
	fma.rn.f32 	%f49, %f47, %f38, %f48;
	mul.f32 	%f82, %f49, %f3;

BB2_3:
	mul.f32 	%f8, %f1, %f2;
	abs.f32 	%f9, %f8;
	setp.ltu.f32	%p3, %f9, 0f3F800000;
	@%p3 bra 	BB2_5;

	mov.f32 	%f52, 0f3A03BB71;
	mov.f32 	%f53, 0fB7B730FB;
	fma.rn.f32 	%f54, %f53, %f9, %f52;
	mov.f32 	%f55, 0fBBACA3B3;
	fma.rn.f32 	%f56, %f54, %f9, %f55;
	mov.f32 	%f57, 0f3D0A7445;
	fma.rn.f32 	%f58, %f56, %f9, %f57;
	mov.f32 	%f59, 0fBE1B3B75;
	fma.rn.f32 	%f60, %f58, %f9, %f59;
	mov.f32 	%f61, 0fBF6B385A;
	fma.rn.f32 	%f62, %f60, %f9, %f61;
	mov.f32 	%f63, 0fBFD0316E;
	fma.rn.f32 	%f64, %f62, %f9, %f63;
	mov.f32 	%f65, 0fBA031CCE;
	fma.rn.f32 	%f51, %f64, %f9, %f65;
	// inline asm
	ex2.approx.ftz.f32 %f50,%f51;
	// inline asm
	mov.f32 	%f66, 0f3F800000;
	sub.f32 	%f67, %f66, %f50;
	mov.b32 	 %r7, %f67;
	setp.ltu.f32	%p4, %f9, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f8;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f83, %r11;
	bra.uni 	BB2_6;

BB2_5:
	mul.f32 	%f68, %f8, %f8;
	mov.f32 	%f69, 0f3BA0C9F8;
	mov.f32 	%f70, 0fBA1268FB;
	fma.rn.f32 	%f71, %f70, %f68, %f69;
	mov.f32 	%f72, 0fBCDABFD4;
	fma.rn.f32 	%f73, %f71, %f68, %f72;
	mov.f32 	%f74, 0f3DE70331;
	fma.rn.f32 	%f75, %f73, %f68, %f74;
	mov.f32 	%f76, 0fBEC09330;
	fma.rn.f32 	%f77, %f75, %f68, %f76;
	mov.f32 	%f78, 0f3F906EBA;
	fma.rn.f32 	%f79, %f77, %f68, %f78;
	mul.f32 	%f83, %f79, %f8;

BB2_6:
	sub.f32 	%f80, %f82, %f83;
	mul.f32 	%f81, %f80, 0f3F000000;
	st.param.f32	[func_retval0+0], %f81;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z12kernel_alphaffff(
	.param .b32 _Z12kernel_alphaffff_param_0,
	.param .b32 _Z12kernel_alphaffff_param_1,
	.param .b32 _Z12kernel_alphaffff_param_2,
	.param .b32 _Z12kernel_alphaffff_param_3
)
{
	.reg .f32 	%f<14>;


	ld.param.f32 	%f1, [_Z12kernel_alphaffff_param_0];
	ld.param.f32 	%f2, [_Z12kernel_alphaffff_param_1];
	ld.param.f32 	%f3, [_Z12kernel_alphaffff_param_2];
	ld.param.f32 	%f4, [_Z12kernel_alphaffff_param_3];
	div.rn.f32 	%f5, %f1, %f4;
	mul.f32 	%f6, %f5, 0f3F800000;
	mul.f32 	%f7, %f5, %f5;
	mul.f32 	%f8, %f6, %f7;
	fma.rn.f32 	%f9, %f7, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f10, %f8, %f2, %f9;
	mul.f32 	%f11, %f7, %f7;
	mul.f32 	%f12, %f11, 0f3F800000;
	fma.rn.f32 	%f13, %f12, %f3, %f10;
	st.param.f32	[func_retval0+0], %f13;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z15kernel_dalphadzffff(
	.param .b32 _Z15kernel_dalphadzffff_param_0,
	.param .b32 _Z15kernel_dalphadzffff_param_1,
	.param .b32 _Z15kernel_dalphadzffff_param_2,
	.param .b32 _Z15kernel_dalphadzffff_param_3
)
{
	.reg .f32 	%f<23>;


	ld.param.f32 	%f1, [_Z15kernel_dalphadzffff_param_0];
	ld.param.f32 	%f2, [_Z15kernel_dalphadzffff_param_1];
	ld.param.f32 	%f3, [_Z15kernel_dalphadzffff_param_2];
	ld.param.f32 	%f4, [_Z15kernel_dalphadzffff_param_3];
	add.f32 	%f5, %f1, %f1;
	mul.f32 	%f6, %f4, %f4;
	div.rn.f32 	%f7, %f5, %f6;
	mul.f32 	%f8, %f1, 0f3F800000;
	mul.f32 	%f9, %f1, %f1;
	mul.f32 	%f10, %f9, 0f3F800000;
	mul.f32 	%f11, %f2, 0f40400000;
	mul.f32 	%f12, %f11, %f10;
	mul.f32 	%f13, %f6, %f4;
	div.rn.f32 	%f14, %f12, %f13;
	add.f32 	%f15, %f7, %f14;
	mul.f32 	%f16, %f8, %f9;
	mul.f32 	%f17, %f3, 0f40800000;
	mul.f32 	%f18, %f17, %f16;
	mul.f32 	%f19, %f6, %f6;
	mul.f32 	%f20, %f19, 0f3F800000;
	div.rn.f32 	%f21, %f18, %f20;
	add.f32 	%f22, %f15, %f21;
	st.param.f32	[func_retval0+0], %f22;
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z17kernel_d2alphadz2ffff(
	.param .b32 _Z17kernel_d2alphadz2ffff_param_0,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_1,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_2,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_3
)
{
	.reg .f32 	%f<21>;


	ld.param.f32 	%f1, [_Z17kernel_d2alphadz2ffff_param_0];
	ld.param.f32 	%f2, [_Z17kernel_d2alphadz2ffff_param_1];
	ld.param.f32 	%f3, [_Z17kernel_d2alphadz2ffff_param_2];
	ld.param.f32 	%f4, [_Z17kernel_d2alphadz2ffff_param_3];
	mul.f32 	%f5, %f4, %f4;
	mov.f32 	%f6, 0f40000000;
	div.rn.f32 	%f7, %f6, %f5;
	mul.f32 	%f8, %f2, 0f40C00000;
	mul.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f5, %f4;
	div.rn.f32 	%f11, %f9, %f10;
	add.f32 	%f12, %f7, %f11;
	mul.f32 	%f13, %f1, %f1;
	mul.f32 	%f14, %f13, 0f3F800000;
	mul.f32 	%f15, %f3, 0f41400000;
	mul.f32 	%f16, %f15, %f14;
	mul.f32 	%f17, %f5, %f5;
	mul.f32 	%f18, %f17, 0f3F800000;
	div.rn.f32 	%f19, %f16, %f18;
	add.f32 	%f20, %f12, %f19;
	st.param.f32	[func_retval0+0], %f20;
	ret;
}

.visible .func _Z27kernel_DerivativeIntGauss1DiffffPfS_(
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_0,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_1,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_2,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_3,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_4,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_5,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_6
)
{
	.reg .pred 	%p<54>;
	.reg .s32 	%r<18>;
	.reg .f32 	%f<259>;
	.reg .s64 	%rd<4>;


	ld.param.u32 	%r1, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	ld.param.f32 	%f34, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	ld.param.f32 	%f35, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.u64 	%rd2, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_6];
	cvt.rn.f32.s32	%f1, %r1;
	add.f32 	%f38, %f1, 0f3F800000;
	mov.f32 	%f39, 0f3F800000;
	sub.f32 	%f2, %f38, %f34;
	div.rn.f32 	%f3, %f2, %f35;
	cvt.rzi.f32.f32	%f40, %f39;
	add.f32 	%f41, %f40, %f40;
	mov.f32 	%f42, 0f40000000;
	sub.f32 	%f43, %f42, %f41;
	abs.f32 	%f4, %f43;
	setp.neu.f32	%p1, %f3, 0f3F800000;
	@%p1 bra 	BB6_2;

	mov.f32 	%f256, 0f3F800000;
	bra.uni 	BB6_17;

BB6_2:
	abs.f32 	%f5, %f3;
	setp.gtu.f32	%p2, %f5, 0f7F800000;
	@%p2 bra 	BB6_16;

	abs.f32 	%f6, %f42;
	setp.gtu.f32	%p3, %f6, 0f7F800000;
	@%p3 bra 	BB6_16;

	setp.eq.f32	%p4, %f6, 0f7F800000;
	@%p4 bra 	BB6_15;

	setp.eq.f32	%p5, %f5, 0f7F800000;
	@%p5 bra 	BB6_14;

	setp.eq.f32	%p6, %f3, 0f00000000;
	@%p6 bra 	BB6_13;

	setp.geu.f32	%p7, %f3, 0f00000000;
	@%p7 bra 	BB6_10;

	cvt.rzi.f32.f32	%f46, %f42;
	setp.eq.f32	%p8, %f46, 0f40000000;
	@%p8 bra 	BB6_10;

	mov.f32 	%f256, 0f7FFFFFFF;
	bra.uni 	BB6_17;

BB6_10:
	setp.lt.f32	%p9, %f5, 0f00800000;
	selp.f32	%f51, 0fC3170000, 0fC2FE0000, %p9;
	mul.f32 	%f52, %f5, 0f4B800000;
	selp.f32	%f53, %f52, %f5, %p9;
	mov.b32 	 %r2, %f53;
	and.b32  	%r3, %r2, 8388607;
	or.b32  	%r4, %r3, 1065353216;
	mov.b32 	 %f54, %r4;
	shr.u32 	%r5, %r2, 23;
	cvt.rn.f32.u32	%f55, %r5;
	add.f32 	%f56, %f51, %f55;
	setp.gt.f32	%p10, %f54, 0f3FB504F3;
	mul.f32 	%f57, %f54, 0f3F000000;
	add.f32 	%f58, %f56, 0f3F800000;
	selp.f32	%f59, %f57, %f54, %p10;
	selp.f32	%f60, %f58, %f56, %p10;
	add.f32 	%f61, %f59, 0fBF800000;
	add.f32 	%f48, %f59, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f47,%f48;
	// inline asm
	add.f32 	%f62, %f61, %f61;
	mul.f32 	%f63, %f62, %f47;
	mul.f32 	%f64, %f63, %f63;
	mov.f32 	%f65, 0f3C4CAF63;
	mov.f32 	%f66, 0f3B18F0FE;
	fma.rn.f32 	%f67, %f66, %f64, %f65;
	mov.f32 	%f68, 0f3DAAAABD;
	fma.rn.f32 	%f69, %f67, %f64, %f68;
	mul.rn.f32 	%f70, %f69, %f64;
	mul.rn.f32 	%f71, %f70, %f63;
	sub.f32 	%f72, %f61, %f63;
	add.f32 	%f73, %f72, %f72;
	neg.f32 	%f74, %f63;
	fma.rn.f32 	%f75, %f74, %f61, %f73;
	mul.rn.f32 	%f76, %f47, %f75;
	add.f32 	%f77, %f63, %f71;
	sub.f32 	%f78, %f63, %f77;
	add.f32 	%f79, %f78, %f71;
	add.f32 	%f80, %f79, %f76;
	add.f32 	%f81, %f77, %f80;
	sub.f32 	%f82, %f77, %f81;
	add.f32 	%f83, %f82, %f80;
	mov.f32 	%f84, 0f3F317200;
	mul.rn.f32 	%f85, %f60, %f84;
	mov.f32 	%f86, 0f35BFBE8E;
	mul.rn.f32 	%f87, %f60, %f86;
	add.f32 	%f88, %f85, %f81;
	sub.f32 	%f89, %f85, %f88;
	add.f32 	%f90, %f89, %f81;
	add.f32 	%f91, %f90, %f83;
	add.f32 	%f92, %f91, %f87;
	add.f32 	%f93, %f88, %f92;
	sub.f32 	%f94, %f88, %f93;
	add.f32 	%f95, %f94, %f92;
	setp.gt.f32	%p11, %f6, 0f77F684DF;
	selp.f32	%f96, 0f39800000, 0f40000000, %p11;
	mul.rn.f32 	%f97, %f96, %f93;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f93, %f98;
	fma.rn.f32 	%f100, %f96, %f95, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f93, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	 %r6, %f103;
	setp.eq.s32	%p12, %r6, 1118925336;
	add.s32 	%r7, %r6, -1;
	mov.b32 	 %f107, %r7;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32	%f7, %f108, %f106, %p12;
	selp.f32	%f109, %f107, %f103, %p12;
	mul.f32 	%f110, %f109, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f111, %f110;
	mov.f32 	%f112, 0fBF317200;
	fma.rn.f32 	%f113, %f111, %f112, %f109;
	mov.f32 	%f114, 0fB5BFBE8E;
	fma.rn.f32 	%f115, %f111, %f114, %f113;
	mul.f32 	%f50, %f115, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f49,%f50;
	// inline asm
	add.f32 	%f116, %f111, 0f00000000;
	ex2.approx.f32 	%f117, %f116;
	mul.f32 	%f118, %f49, %f117;
	setp.lt.f32	%p13, %f109, 0fC2D20000;
	selp.f32	%f119, 0f00000000, %f118, %p13;
	setp.gt.f32	%p14, %f109, 0f42D20000;
	selp.f32	%f255, 0f7F800000, %f119, %p14;
	setp.eq.f32	%p15, %f255, 0f7F800000;
	@%p15 bra 	BB6_12;

	fma.rn.f32 	%f255, %f255, %f7, %f255;

BB6_12:
	setp.eq.f32	%p16, %f4, 0f3F800000;
	setp.lt.f32	%p17, %f3, 0f00000000;
	and.pred  	%p18, %p17, %p16;
	mov.b32 	 %r8, %f255;
	xor.b32  	%r9, %r8, -2147483648;
	mov.b32 	 %f120, %r9;
	selp.f32	%f256, %f120, %f255, %p18;
	bra.uni 	BB6_17;

BB6_13:
	setp.eq.f32	%p19, %f4, 0f3F800000;
	add.f32 	%f122, %f3, %f3;
	selp.f32	%f256, %f122, 0f00000000, %p19;
	bra.uni 	BB6_17;

BB6_14:
	setp.eq.f32	%p20, %f4, 0f3F800000;
	setp.lt.f32	%p21, %f3, 0f00000000;
	and.pred  	%p22, %p21, %p20;
	selp.f32	%f256, 0fFF800000, 0f7F800000, %p22;
	bra.uni 	BB6_17;

BB6_15:
	setp.gt.f32	%p23, %f5, 0f3F800000;
	selp.f32	%f123, 0f7F800000, 0f00000000, %p23;
	setp.eq.f32	%p24, %f3, 0fBF800000;
	selp.f32	%f256, 0f3F800000, %f123, %p24;
	bra.uni 	BB6_17;

BB6_16:
	add.f32 	%f256, %f3, 0f40000000;

BB6_17:
	ld.param.f32 	%f253, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.f32 	%f252, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	mul.f32 	%f127, %f256, 0fBF000000;
	mul.f32 	%f128, %f127, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f129, %f128;
	mov.f32 	%f130, 0fBF317200;
	fma.rn.f32 	%f131, %f129, %f130, %f127;
	mov.f32 	%f132, 0fB5BFBE8E;
	fma.rn.f32 	%f133, %f129, %f132, %f131;
	mul.f32 	%f126, %f133, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f125,%f126;
	// inline asm
	add.f32 	%f134, %f129, 0f00000000;
	ex2.approx.f32 	%f135, %f134;
	mul.f32 	%f136, %f125, %f135;
	setp.lt.f32	%p25, %f127, 0fC2D20000;
	selp.f32	%f137, 0f00000000, %f136, %p25;
	setp.gt.f32	%p26, %f127, 0f42D20000;
	selp.f32	%f17, 0f7F800000, %f137, %p26;
	sub.f32 	%f18, %f1, %f252;
	div.rn.f32 	%f19, %f18, %f253;
	setp.neu.f32	%p27, %f19, 0f3F800000;
	@%p27 bra 	BB6_19;

	mov.f32 	%f258, 0f3F800000;
	bra.uni 	BB6_34;

BB6_19:
	abs.f32 	%f20, %f19;
	setp.gtu.f32	%p28, %f20, 0f7F800000;
	@%p28 bra 	BB6_33;

	abs.f32 	%f21, %f42;
	setp.gtu.f32	%p29, %f21, 0f7F800000;
	@%p29 bra 	BB6_33;

	setp.eq.f32	%p30, %f21, 0f7F800000;
	@%p30 bra 	BB6_32;

	setp.eq.f32	%p31, %f20, 0f7F800000;
	@%p31 bra 	BB6_31;

	setp.eq.f32	%p32, %f19, 0f00000000;
	@%p32 bra 	BB6_30;

	setp.geu.f32	%p33, %f19, 0f00000000;
	@%p33 bra 	BB6_27;

	cvt.rzi.f32.f32	%f140, %f42;
	setp.eq.f32	%p34, %f140, 0f40000000;
	@%p34 bra 	BB6_27;

	mov.f32 	%f258, 0f7FFFFFFF;
	bra.uni 	BB6_34;

BB6_27:
	setp.lt.f32	%p35, %f20, 0f00800000;
	selp.f32	%f145, 0fC3170000, 0fC2FE0000, %p35;
	mul.f32 	%f146, %f20, 0f4B800000;
	selp.f32	%f147, %f146, %f20, %p35;
	mov.b32 	 %r10, %f147;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f148, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f149, %r13;
	add.f32 	%f150, %f145, %f149;
	setp.gt.f32	%p36, %f148, 0f3FB504F3;
	mul.f32 	%f151, %f148, 0f3F000000;
	add.f32 	%f152, %f150, 0f3F800000;
	selp.f32	%f153, %f151, %f148, %p36;
	selp.f32	%f154, %f152, %f150, %p36;
	add.f32 	%f155, %f153, 0fBF800000;
	add.f32 	%f142, %f153, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f141,%f142;
	// inline asm
	add.f32 	%f156, %f155, %f155;
	mul.f32 	%f157, %f156, %f141;
	mul.f32 	%f158, %f157, %f157;
	mov.f32 	%f159, 0f3C4CAF63;
	mov.f32 	%f160, 0f3B18F0FE;
	fma.rn.f32 	%f161, %f160, %f158, %f159;
	mov.f32 	%f162, 0f3DAAAABD;
	fma.rn.f32 	%f163, %f161, %f158, %f162;
	mul.rn.f32 	%f164, %f163, %f158;
	mul.rn.f32 	%f165, %f164, %f157;
	sub.f32 	%f166, %f155, %f157;
	add.f32 	%f167, %f166, %f166;
	neg.f32 	%f168, %f157;
	fma.rn.f32 	%f169, %f168, %f155, %f167;
	mul.rn.f32 	%f170, %f141, %f169;
	add.f32 	%f171, %f157, %f165;
	sub.f32 	%f172, %f157, %f171;
	add.f32 	%f173, %f172, %f165;
	add.f32 	%f174, %f173, %f170;
	add.f32 	%f175, %f171, %f174;
	sub.f32 	%f176, %f171, %f175;
	add.f32 	%f177, %f176, %f174;
	mov.f32 	%f178, 0f3F317200;
	mul.rn.f32 	%f179, %f154, %f178;
	mov.f32 	%f180, 0f35BFBE8E;
	mul.rn.f32 	%f181, %f154, %f180;
	add.f32 	%f182, %f179, %f175;
	sub.f32 	%f183, %f179, %f182;
	add.f32 	%f184, %f183, %f175;
	add.f32 	%f185, %f184, %f177;
	add.f32 	%f186, %f185, %f181;
	add.f32 	%f187, %f182, %f186;
	sub.f32 	%f188, %f182, %f187;
	add.f32 	%f189, %f188, %f186;
	setp.gt.f32	%p37, %f21, 0f77F684DF;
	selp.f32	%f190, 0f39800000, 0f40000000, %p37;
	mul.rn.f32 	%f191, %f190, %f187;
	neg.f32 	%f192, %f191;
	fma.rn.f32 	%f193, %f190, %f187, %f192;
	fma.rn.f32 	%f194, %f190, %f189, %f193;
	mov.f32 	%f195, 0f00000000;
	fma.rn.f32 	%f196, %f195, %f187, %f194;
	add.rn.f32 	%f197, %f191, %f196;
	neg.f32 	%f198, %f197;
	add.rn.f32 	%f199, %f191, %f198;
	add.rn.f32 	%f200, %f199, %f196;
	mov.b32 	 %r14, %f197;
	setp.eq.s32	%p38, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f201, %r15;
	add.f32 	%f202, %f200, 0f37000000;
	selp.f32	%f22, %f202, %f200, %p38;
	selp.f32	%f203, %f201, %f197, %p38;
	mul.f32 	%f204, %f203, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f205, %f204;
	fma.rn.f32 	%f207, %f205, %f130, %f203;
	fma.rn.f32 	%f209, %f205, %f132, %f207;
	mul.f32 	%f144, %f209, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f143,%f144;
	// inline asm
	add.f32 	%f210, %f205, 0f00000000;
	ex2.approx.f32 	%f211, %f210;
	mul.f32 	%f212, %f143, %f211;
	setp.lt.f32	%p39, %f203, 0fC2D20000;
	selp.f32	%f213, 0f00000000, %f212, %p39;
	setp.gt.f32	%p40, %f203, 0f42D20000;
	selp.f32	%f257, 0f7F800000, %f213, %p40;
	setp.eq.f32	%p41, %f257, 0f7F800000;
	@%p41 bra 	BB6_29;

	fma.rn.f32 	%f257, %f257, %f22, %f257;

BB6_29:
	setp.eq.f32	%p42, %f4, 0f3F800000;
	setp.lt.f32	%p43, %f19, 0f00000000;
	and.pred  	%p44, %p43, %p42;
	mov.b32 	 %r16, %f257;
	xor.b32  	%r17, %r16, -2147483648;
	mov.b32 	 %f214, %r17;
	selp.f32	%f258, %f214, %f257, %p44;
	bra.uni 	BB6_34;

BB6_30:
	setp.eq.f32	%p45, %f4, 0f3F800000;
	add.f32 	%f216, %f19, %f19;
	selp.f32	%f258, %f216, 0f00000000, %p45;
	bra.uni 	BB6_34;

BB6_31:
	setp.eq.f32	%p46, %f4, 0f3F800000;
	setp.lt.f32	%p47, %f19, 0f00000000;
	and.pred  	%p48, %p47, %p46;
	selp.f32	%f258, 0fFF800000, 0f7F800000, %p48;
	bra.uni 	BB6_34;

BB6_32:
	setp.gt.f32	%p49, %f20, 0f3F800000;
	selp.f32	%f217, 0f7F800000, 0f00000000, %p49;
	setp.eq.f32	%p50, %f19, 0fBF800000;
	selp.f32	%f258, 0f3F800000, %f217, %p50;
	bra.uni 	BB6_34;

BB6_33:
	add.f32 	%f258, %f19, 0f40000000;

BB6_34:
	ld.param.u64 	%rd3, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_5];
	ld.param.f32 	%f249, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	ld.param.f32 	%f248, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_3];
	mov.f32 	%f247, 0fB5BFBE8E;
	mov.f32 	%f246, 0fBF317200;
	ld.param.f32 	%f245, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	mul.f32 	%f221, %f258, 0fBF000000;
	mul.f32 	%f222, %f221, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f223, %f222;
	fma.rn.f32 	%f225, %f223, %f246, %f221;
	fma.rn.f32 	%f227, %f223, %f247, %f225;
	mul.f32 	%f220, %f227, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f219,%f220;
	// inline asm
	add.f32 	%f228, %f223, 0f00000000;
	ex2.approx.f32 	%f229, %f228;
	mul.f32 	%f230, %f219, %f229;
	setp.lt.f32	%p51, %f221, 0fC2D20000;
	selp.f32	%f231, 0f00000000, %f230, %p51;
	setp.gt.f32	%p52, %f221, 0f42D20000;
	selp.f32	%f32, 0f7F800000, %f231, %p52;
	div.rn.f32 	%f33, %f248, 0fC0206C98;
	div.rn.f32 	%f232, %f33, %f245;
	sub.f32 	%f233, %f17, %f32;
	mul.f32 	%f234, %f232, %f233;
	mul.f32 	%f235, %f234, %f249;
	st.f32 	[%rd3], %f235;
	setp.eq.s64	%p53, %rd2, 0;
	@%p53 bra 	BB6_36;

	ld.param.f32 	%f251, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	ld.param.f32 	%f250, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	mul.f32 	%f236, %f250, 0f3F800000;
	mul.f32 	%f237, %f250, %f250;
	mul.f32 	%f238, %f236, %f237;
	div.rn.f32 	%f239, %f33, %f238;
	mul.f32 	%f240, %f18, %f32;
	mul.f32 	%f241, %f2, %f17;
	sub.f32 	%f242, %f241, %f240;
	mul.f32 	%f243, %f239, %f242;
	mul.f32 	%f244, %f243, %f251;
	st.f32 	[%rd2], %f244;

BB6_36:
	ret;
}

.visible .func _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6
)
{
	.reg .pred 	%p<54>;
	.reg .s32 	%r<18>;
	.reg .f32 	%f<274>;
	.reg .s64 	%rd<4>;


	ld.param.u32 	%r1, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0];
	ld.param.f32 	%f34, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	ld.param.f32 	%f35, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6];
	cvt.rn.f32.s32	%f1, %r1;
	add.f32 	%f38, %f1, 0f3F800000;
	mov.f32 	%f39, 0f3F800000;
	sub.f32 	%f40, %f38, %f34;
	div.rn.f32 	%f2, %f40, %f35;
	cvt.rzi.f32.f32	%f41, %f39;
	add.f32 	%f42, %f41, %f41;
	mov.f32 	%f43, 0f40000000;
	sub.f32 	%f44, %f43, %f42;
	abs.f32 	%f3, %f44;
	setp.neu.f32	%p1, %f2, 0f3F800000;
	@%p1 bra 	BB7_2;

	mov.f32 	%f271, 0f3F800000;
	bra.uni 	BB7_17;

BB7_2:
	abs.f32 	%f4, %f2;
	setp.gtu.f32	%p2, %f4, 0f7F800000;
	@%p2 bra 	BB7_16;

	abs.f32 	%f5, %f43;
	setp.gtu.f32	%p3, %f5, 0f7F800000;
	@%p3 bra 	BB7_16;

	setp.eq.f32	%p4, %f5, 0f7F800000;
	@%p4 bra 	BB7_15;

	setp.eq.f32	%p5, %f4, 0f7F800000;
	@%p5 bra 	BB7_14;

	setp.eq.f32	%p6, %f2, 0f00000000;
	@%p6 bra 	BB7_13;

	setp.geu.f32	%p7, %f2, 0f00000000;
	@%p7 bra 	BB7_10;

	cvt.rzi.f32.f32	%f47, %f43;
	setp.eq.f32	%p8, %f47, 0f40000000;
	@%p8 bra 	BB7_10;

	mov.f32 	%f271, 0f7FFFFFFF;
	bra.uni 	BB7_17;

BB7_10:
	setp.lt.f32	%p9, %f4, 0f00800000;
	selp.f32	%f52, 0fC3170000, 0fC2FE0000, %p9;
	mul.f32 	%f53, %f4, 0f4B800000;
	selp.f32	%f54, %f53, %f4, %p9;
	mov.b32 	 %r2, %f54;
	and.b32  	%r3, %r2, 8388607;
	or.b32  	%r4, %r3, 1065353216;
	mov.b32 	 %f55, %r4;
	shr.u32 	%r5, %r2, 23;
	cvt.rn.f32.u32	%f56, %r5;
	add.f32 	%f57, %f52, %f56;
	setp.gt.f32	%p10, %f55, 0f3FB504F3;
	mul.f32 	%f58, %f55, 0f3F000000;
	add.f32 	%f59, %f57, 0f3F800000;
	selp.f32	%f60, %f58, %f55, %p10;
	selp.f32	%f61, %f59, %f57, %p10;
	add.f32 	%f62, %f60, 0fBF800000;
	add.f32 	%f49, %f60, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f48,%f49;
	// inline asm
	add.f32 	%f63, %f62, %f62;
	mul.f32 	%f64, %f63, %f48;
	mul.f32 	%f65, %f64, %f64;
	mov.f32 	%f66, 0f3C4CAF63;
	mov.f32 	%f67, 0f3B18F0FE;
	fma.rn.f32 	%f68, %f67, %f65, %f66;
	mov.f32 	%f69, 0f3DAAAABD;
	fma.rn.f32 	%f70, %f68, %f65, %f69;
	mul.rn.f32 	%f71, %f70, %f65;
	mul.rn.f32 	%f72, %f71, %f64;
	sub.f32 	%f73, %f62, %f64;
	add.f32 	%f74, %f73, %f73;
	neg.f32 	%f75, %f64;
	fma.rn.f32 	%f76, %f75, %f62, %f74;
	mul.rn.f32 	%f77, %f48, %f76;
	add.f32 	%f78, %f64, %f72;
	sub.f32 	%f79, %f64, %f78;
	add.f32 	%f80, %f79, %f72;
	add.f32 	%f81, %f80, %f77;
	add.f32 	%f82, %f78, %f81;
	sub.f32 	%f83, %f78, %f82;
	add.f32 	%f84, %f83, %f81;
	mov.f32 	%f85, 0f3F317200;
	mul.rn.f32 	%f86, %f61, %f85;
	mov.f32 	%f87, 0f35BFBE8E;
	mul.rn.f32 	%f88, %f61, %f87;
	add.f32 	%f89, %f86, %f82;
	sub.f32 	%f90, %f86, %f89;
	add.f32 	%f91, %f90, %f82;
	add.f32 	%f92, %f91, %f84;
	add.f32 	%f93, %f92, %f88;
	add.f32 	%f94, %f89, %f93;
	sub.f32 	%f95, %f89, %f94;
	add.f32 	%f96, %f95, %f93;
	setp.gt.f32	%p11, %f5, 0f77F684DF;
	selp.f32	%f97, 0f39800000, 0f40000000, %p11;
	mul.rn.f32 	%f98, %f97, %f94;
	neg.f32 	%f99, %f98;
	fma.rn.f32 	%f100, %f97, %f94, %f99;
	fma.rn.f32 	%f101, %f97, %f96, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f103, %f102, %f94, %f101;
	add.rn.f32 	%f104, %f98, %f103;
	neg.f32 	%f105, %f104;
	add.rn.f32 	%f106, %f98, %f105;
	add.rn.f32 	%f107, %f106, %f103;
	mov.b32 	 %r6, %f104;
	setp.eq.s32	%p12, %r6, 1118925336;
	add.s32 	%r7, %r6, -1;
	mov.b32 	 %f108, %r7;
	add.f32 	%f109, %f107, 0f37000000;
	selp.f32	%f6, %f109, %f107, %p12;
	selp.f32	%f110, %f108, %f104, %p12;
	mul.f32 	%f111, %f110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f112, %f111;
	mov.f32 	%f113, 0fBF317200;
	fma.rn.f32 	%f114, %f112, %f113, %f110;
	mov.f32 	%f115, 0fB5BFBE8E;
	fma.rn.f32 	%f116, %f112, %f115, %f114;
	mul.f32 	%f51, %f116, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f50,%f51;
	// inline asm
	add.f32 	%f117, %f112, 0f00000000;
	ex2.approx.f32 	%f118, %f117;
	mul.f32 	%f119, %f50, %f118;
	setp.lt.f32	%p13, %f110, 0fC2D20000;
	selp.f32	%f120, 0f00000000, %f119, %p13;
	setp.gt.f32	%p14, %f110, 0f42D20000;
	selp.f32	%f270, 0f7F800000, %f120, %p14;
	setp.eq.f32	%p15, %f270, 0f7F800000;
	@%p15 bra 	BB7_12;

	fma.rn.f32 	%f270, %f270, %f6, %f270;

BB7_12:
	setp.eq.f32	%p16, %f3, 0f3F800000;
	setp.lt.f32	%p17, %f2, 0f00000000;
	and.pred  	%p18, %p17, %p16;
	mov.b32 	 %r8, %f270;
	xor.b32  	%r9, %r8, -2147483648;
	mov.b32 	 %f121, %r9;
	selp.f32	%f271, %f121, %f270, %p18;
	bra.uni 	BB7_17;

BB7_13:
	setp.eq.f32	%p19, %f3, 0f3F800000;
	add.f32 	%f123, %f2, %f2;
	selp.f32	%f271, %f123, 0f00000000, %p19;
	bra.uni 	BB7_17;

BB7_14:
	setp.eq.f32	%p20, %f3, 0f3F800000;
	setp.lt.f32	%p21, %f2, 0f00000000;
	and.pred  	%p22, %p21, %p20;
	selp.f32	%f271, 0fFF800000, 0f7F800000, %p22;
	bra.uni 	BB7_17;

BB7_15:
	setp.gt.f32	%p23, %f4, 0f3F800000;
	selp.f32	%f124, 0f7F800000, 0f00000000, %p23;
	setp.eq.f32	%p24, %f2, 0fBF800000;
	selp.f32	%f271, 0f3F800000, %f124, %p24;
	bra.uni 	BB7_17;

BB7_16:
	add.f32 	%f271, %f2, 0f40000000;

BB7_17:
	ld.param.f32 	%f268, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f267, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	mul.f32 	%f128, %f271, 0fBF000000;
	mul.f32 	%f129, %f128, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f130, %f129;
	mov.f32 	%f131, 0fBF317200;
	fma.rn.f32 	%f132, %f130, %f131, %f128;
	mov.f32 	%f133, 0fB5BFBE8E;
	fma.rn.f32 	%f134, %f130, %f133, %f132;
	mul.f32 	%f127, %f134, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f126,%f127;
	// inline asm
	add.f32 	%f135, %f130, 0f00000000;
	ex2.approx.f32 	%f136, %f135;
	mul.f32 	%f137, %f126, %f136;
	setp.lt.f32	%p25, %f128, 0fC2D20000;
	selp.f32	%f138, 0f00000000, %f137, %p25;
	setp.gt.f32	%p26, %f128, 0f42D20000;
	selp.f32	%f16, 0f7F800000, %f138, %p26;
	sub.f32 	%f17, %f1, %f267;
	div.rn.f32 	%f18, %f17, %f268;
	setp.neu.f32	%p27, %f18, 0f3F800000;
	@%p27 bra 	BB7_19;

	mov.f32 	%f273, 0f3F800000;
	bra.uni 	BB7_34;

BB7_19:
	abs.f32 	%f19, %f18;
	setp.gtu.f32	%p28, %f19, 0f7F800000;
	@%p28 bra 	BB7_33;

	abs.f32 	%f20, %f43;
	setp.gtu.f32	%p29, %f20, 0f7F800000;
	@%p29 bra 	BB7_33;

	setp.eq.f32	%p30, %f20, 0f7F800000;
	@%p30 bra 	BB7_32;

	setp.eq.f32	%p31, %f19, 0f7F800000;
	@%p31 bra 	BB7_31;

	setp.eq.f32	%p32, %f18, 0f00000000;
	@%p32 bra 	BB7_30;

	setp.geu.f32	%p33, %f18, 0f00000000;
	@%p33 bra 	BB7_27;

	cvt.rzi.f32.f32	%f141, %f43;
	setp.eq.f32	%p34, %f141, 0f40000000;
	@%p34 bra 	BB7_27;

	mov.f32 	%f273, 0f7FFFFFFF;
	bra.uni 	BB7_34;

BB7_27:
	setp.lt.f32	%p35, %f19, 0f00800000;
	selp.f32	%f146, 0fC3170000, 0fC2FE0000, %p35;
	mul.f32 	%f147, %f19, 0f4B800000;
	selp.f32	%f148, %f147, %f19, %p35;
	mov.b32 	 %r10, %f148;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f149, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f150, %r13;
	add.f32 	%f151, %f146, %f150;
	setp.gt.f32	%p36, %f149, 0f3FB504F3;
	mul.f32 	%f152, %f149, 0f3F000000;
	add.f32 	%f153, %f151, 0f3F800000;
	selp.f32	%f154, %f152, %f149, %p36;
	selp.f32	%f155, %f153, %f151, %p36;
	add.f32 	%f156, %f154, 0fBF800000;
	add.f32 	%f143, %f154, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f142,%f143;
	// inline asm
	add.f32 	%f157, %f156, %f156;
	mul.f32 	%f158, %f157, %f142;
	mul.f32 	%f159, %f158, %f158;
	mov.f32 	%f160, 0f3C4CAF63;
	mov.f32 	%f161, 0f3B18F0FE;
	fma.rn.f32 	%f162, %f161, %f159, %f160;
	mov.f32 	%f163, 0f3DAAAABD;
	fma.rn.f32 	%f164, %f162, %f159, %f163;
	mul.rn.f32 	%f165, %f164, %f159;
	mul.rn.f32 	%f166, %f165, %f158;
	sub.f32 	%f167, %f156, %f158;
	add.f32 	%f168, %f167, %f167;
	neg.f32 	%f169, %f158;
	fma.rn.f32 	%f170, %f169, %f156, %f168;
	mul.rn.f32 	%f171, %f142, %f170;
	add.f32 	%f172, %f158, %f166;
	sub.f32 	%f173, %f158, %f172;
	add.f32 	%f174, %f173, %f166;
	add.f32 	%f175, %f174, %f171;
	add.f32 	%f176, %f172, %f175;
	sub.f32 	%f177, %f172, %f176;
	add.f32 	%f178, %f177, %f175;
	mov.f32 	%f179, 0f3F317200;
	mul.rn.f32 	%f180, %f155, %f179;
	mov.f32 	%f181, 0f35BFBE8E;
	mul.rn.f32 	%f182, %f155, %f181;
	add.f32 	%f183, %f180, %f176;
	sub.f32 	%f184, %f180, %f183;
	add.f32 	%f185, %f184, %f176;
	add.f32 	%f186, %f185, %f178;
	add.f32 	%f187, %f186, %f182;
	add.f32 	%f188, %f183, %f187;
	sub.f32 	%f189, %f183, %f188;
	add.f32 	%f190, %f189, %f187;
	setp.gt.f32	%p37, %f20, 0f77F684DF;
	selp.f32	%f191, 0f39800000, 0f40000000, %p37;
	mul.rn.f32 	%f192, %f191, %f188;
	neg.f32 	%f193, %f192;
	fma.rn.f32 	%f194, %f191, %f188, %f193;
	fma.rn.f32 	%f195, %f191, %f190, %f194;
	mov.f32 	%f196, 0f00000000;
	fma.rn.f32 	%f197, %f196, %f188, %f195;
	add.rn.f32 	%f198, %f192, %f197;
	neg.f32 	%f199, %f198;
	add.rn.f32 	%f200, %f192, %f199;
	add.rn.f32 	%f201, %f200, %f197;
	mov.b32 	 %r14, %f198;
	setp.eq.s32	%p38, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f202, %r15;
	add.f32 	%f203, %f201, 0f37000000;
	selp.f32	%f21, %f203, %f201, %p38;
	selp.f32	%f204, %f202, %f198, %p38;
	mul.f32 	%f205, %f204, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f206, %f205;
	fma.rn.f32 	%f208, %f206, %f131, %f204;
	fma.rn.f32 	%f210, %f206, %f133, %f208;
	mul.f32 	%f145, %f210, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f144,%f145;
	// inline asm
	add.f32 	%f211, %f206, 0f00000000;
	ex2.approx.f32 	%f212, %f211;
	mul.f32 	%f213, %f144, %f212;
	setp.lt.f32	%p39, %f204, 0fC2D20000;
	selp.f32	%f214, 0f00000000, %f213, %p39;
	setp.gt.f32	%p40, %f204, 0f42D20000;
	selp.f32	%f272, 0f7F800000, %f214, %p40;
	setp.eq.f32	%p41, %f272, 0f7F800000;
	@%p41 bra 	BB7_29;

	fma.rn.f32 	%f272, %f272, %f21, %f272;

BB7_29:
	setp.eq.f32	%p42, %f3, 0f3F800000;
	setp.lt.f32	%p43, %f18, 0f00000000;
	and.pred  	%p44, %p43, %p42;
	mov.b32 	 %r16, %f272;
	xor.b32  	%r17, %r16, -2147483648;
	mov.b32 	 %f215, %r17;
	selp.f32	%f273, %f215, %f272, %p44;
	bra.uni 	BB7_34;

BB7_30:
	setp.eq.f32	%p45, %f3, 0f3F800000;
	add.f32 	%f217, %f18, %f18;
	selp.f32	%f273, %f217, 0f00000000, %p45;
	bra.uni 	BB7_34;

BB7_31:
	setp.eq.f32	%p46, %f3, 0f3F800000;
	setp.lt.f32	%p47, %f18, 0f00000000;
	and.pred  	%p48, %p47, %p46;
	selp.f32	%f273, 0fFF800000, 0f7F800000, %p48;
	bra.uni 	BB7_34;

BB7_32:
	setp.gt.f32	%p49, %f19, 0f3F800000;
	selp.f32	%f218, 0f7F800000, 0f00000000, %p49;
	setp.eq.f32	%p50, %f18, 0fBF800000;
	selp.f32	%f273, 0f3F800000, %f218, %p50;
	bra.uni 	BB7_34;

BB7_33:
	add.f32 	%f273, %f18, 0f40000000;

BB7_34:
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5];
	ld.param.f32 	%f264, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.f32 	%f263, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3];
	mov.f32 	%f262, 0fB5BFBE8E;
	mov.f32 	%f261, 0fBF317200;
	ld.param.f32 	%f260, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	mul.f32 	%f222, %f273, 0fBF000000;
	mul.f32 	%f223, %f222, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f224, %f223;
	fma.rn.f32 	%f226, %f224, %f261, %f222;
	fma.rn.f32 	%f228, %f224, %f262, %f226;
	mul.f32 	%f221, %f228, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f220,%f221;
	// inline asm
	add.f32 	%f229, %f224, 0f00000000;
	ex2.approx.f32 	%f230, %f229;
	mul.f32 	%f231, %f220, %f230;
	setp.lt.f32	%p51, %f222, 0fC2D20000;
	selp.f32	%f232, 0f00000000, %f231, %p51;
	setp.gt.f32	%p52, %f222, 0f42D20000;
	selp.f32	%f31, 0f7F800000, %f232, %p52;
	div.rn.f32 	%f233, %f263, 0fC0206C98;
	div.rn.f32 	%f234, %f233, %f260;
	div.rn.f32 	%f235, %f234, %f260;
	add.f32 	%f32, %f17, 0f3F800000;
	mul.f32 	%f236, %f16, %f32;
	mul.f32 	%f237, %f31, %f17;
	sub.f32 	%f238, %f236, %f237;
	mul.f32 	%f239, %f235, %f238;
	mul.f32 	%f33, %f239, %f264;
	st.f32 	[%rd3], %f33;
	setp.eq.s64	%p53, %rd2, 0;
	@%p53 bra 	BB7_36;

	ld.param.f32 	%f266, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.f32 	%f265, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	mov.f32 	%f240, 0fC0000000;
	div.rn.f32 	%f241, %f240, %f265;
	mul.f32 	%f242, %f265, %f265;
	mul.f32 	%f243, %f242, %f242;
	mul.f32 	%f244, %f265, 0f3F800000;
	mul.f32 	%f245, %f244, %f243;
	mul.f32 	%f246, %f32, %f32;
	mul.f32 	%f247, %f32, 0f3F800000;
	mul.f32 	%f248, %f247, %f246;
	mul.f32 	%f249, %f17, %f17;
	mul.f32 	%f250, %f17, 0f3F800000;
	mul.f32 	%f251, %f250, %f249;
	mul.f32 	%f252, %f16, %f248;
	mul.f32 	%f253, %f31, %f251;
	sub.f32 	%f254, %f252, %f253;
	div.rn.f32 	%f256, %f233, %f245;
	mul.f32 	%f257, %f256, %f254;
	mul.f32 	%f258, %f257, %f266;
	fma.rn.f32 	%f259, %f241, %f33, %f258;
	st.f32 	[%rd2], %f259;

BB7_36:
	ret;
}

.visible .func _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9
)
{
	.reg .pred 	%p<106>;
	.reg .s32 	%r<37>;
	.reg .f32 	%f<537>;
	.reg .s64 	%rd<4>;


	ld.param.u32 	%r2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0];
	ld.param.f32 	%f66, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	ld.param.f32 	%f68, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9];
	cvt.rn.f32.s32	%f1, %r2;
	add.f32 	%f72, %f1, 0f3F800000;
	mov.f32 	%f73, 0f3F800000;
	sub.f32 	%f74, %f72, %f66;
	div.rn.f32 	%f2, %f74, %f68;
	cvt.rzi.f32.f32	%f75, %f73;
	add.f32 	%f76, %f75, %f75;
	mov.f32 	%f77, 0f40000000;
	sub.f32 	%f78, %f77, %f76;
	abs.f32 	%f3, %f78;
	setp.neu.f32	%p1, %f2, 0f3F800000;
	@%p1 bra 	BB8_2;

	mov.f32 	%f530, 0f3F800000;
	bra.uni 	BB8_17;

BB8_2:
	abs.f32 	%f4, %f2;
	setp.gtu.f32	%p2, %f4, 0f7F800000;
	@%p2 bra 	BB8_16;

	abs.f32 	%f5, %f77;
	setp.gtu.f32	%p3, %f5, 0f7F800000;
	@%p3 bra 	BB8_16;

	setp.eq.f32	%p4, %f5, 0f7F800000;
	@%p4 bra 	BB8_15;

	setp.eq.f32	%p5, %f4, 0f7F800000;
	@%p5 bra 	BB8_14;

	setp.eq.f32	%p6, %f2, 0f00000000;
	@%p6 bra 	BB8_13;

	setp.geu.f32	%p7, %f2, 0f00000000;
	@%p7 bra 	BB8_10;

	cvt.rzi.f32.f32	%f81, %f77;
	setp.eq.f32	%p8, %f81, 0f40000000;
	@%p8 bra 	BB8_10;

	mov.f32 	%f530, 0f7FFFFFFF;
	bra.uni 	BB8_17;

BB8_10:
	setp.lt.f32	%p9, %f4, 0f00800000;
	selp.f32	%f86, 0fC3170000, 0fC2FE0000, %p9;
	mul.f32 	%f87, %f4, 0f4B800000;
	selp.f32	%f88, %f87, %f4, %p9;
	mov.b32 	 %r3, %f88;
	and.b32  	%r4, %r3, 8388607;
	or.b32  	%r5, %r4, 1065353216;
	mov.b32 	 %f89, %r5;
	shr.u32 	%r6, %r3, 23;
	cvt.rn.f32.u32	%f90, %r6;
	add.f32 	%f91, %f86, %f90;
	setp.gt.f32	%p10, %f89, 0f3FB504F3;
	mul.f32 	%f92, %f89, 0f3F000000;
	add.f32 	%f93, %f91, 0f3F800000;
	selp.f32	%f94, %f92, %f89, %p10;
	selp.f32	%f95, %f93, %f91, %p10;
	add.f32 	%f96, %f94, 0fBF800000;
	add.f32 	%f83, %f94, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f82,%f83;
	// inline asm
	add.f32 	%f97, %f96, %f96;
	mul.f32 	%f98, %f97, %f82;
	mul.f32 	%f99, %f98, %f98;
	mov.f32 	%f100, 0f3C4CAF63;
	mov.f32 	%f101, 0f3B18F0FE;
	fma.rn.f32 	%f102, %f101, %f99, %f100;
	mov.f32 	%f103, 0f3DAAAABD;
	fma.rn.f32 	%f104, %f102, %f99, %f103;
	mul.rn.f32 	%f105, %f104, %f99;
	mul.rn.f32 	%f106, %f105, %f98;
	sub.f32 	%f107, %f96, %f98;
	add.f32 	%f108, %f107, %f107;
	neg.f32 	%f109, %f98;
	fma.rn.f32 	%f110, %f109, %f96, %f108;
	mul.rn.f32 	%f111, %f82, %f110;
	add.f32 	%f112, %f98, %f106;
	sub.f32 	%f113, %f98, %f112;
	add.f32 	%f114, %f113, %f106;
	add.f32 	%f115, %f114, %f111;
	add.f32 	%f116, %f112, %f115;
	sub.f32 	%f117, %f112, %f116;
	add.f32 	%f118, %f117, %f115;
	mov.f32 	%f119, 0f3F317200;
	mul.rn.f32 	%f120, %f95, %f119;
	mov.f32 	%f121, 0f35BFBE8E;
	mul.rn.f32 	%f122, %f95, %f121;
	add.f32 	%f123, %f120, %f116;
	sub.f32 	%f124, %f120, %f123;
	add.f32 	%f125, %f124, %f116;
	add.f32 	%f126, %f125, %f118;
	add.f32 	%f127, %f126, %f122;
	add.f32 	%f128, %f123, %f127;
	sub.f32 	%f129, %f123, %f128;
	add.f32 	%f130, %f129, %f127;
	setp.gt.f32	%p11, %f5, 0f77F684DF;
	selp.f32	%f131, 0f39800000, 0f40000000, %p11;
	mul.rn.f32 	%f132, %f131, %f128;
	neg.f32 	%f133, %f132;
	fma.rn.f32 	%f134, %f131, %f128, %f133;
	fma.rn.f32 	%f135, %f131, %f130, %f134;
	mov.f32 	%f136, 0f00000000;
	fma.rn.f32 	%f137, %f136, %f128, %f135;
	add.rn.f32 	%f138, %f132, %f137;
	neg.f32 	%f139, %f138;
	add.rn.f32 	%f140, %f132, %f139;
	add.rn.f32 	%f141, %f140, %f137;
	mov.b32 	 %r7, %f138;
	setp.eq.s32	%p12, %r7, 1118925336;
	add.s32 	%r8, %r7, -1;
	mov.b32 	 %f142, %r8;
	add.f32 	%f143, %f141, 0f37000000;
	selp.f32	%f6, %f143, %f141, %p12;
	selp.f32	%f144, %f142, %f138, %p12;
	mul.f32 	%f145, %f144, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f146, %f145;
	mov.f32 	%f147, 0fBF317200;
	fma.rn.f32 	%f148, %f146, %f147, %f144;
	mov.f32 	%f149, 0fB5BFBE8E;
	fma.rn.f32 	%f150, %f146, %f149, %f148;
	mul.f32 	%f85, %f150, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f84,%f85;
	// inline asm
	add.f32 	%f151, %f146, 0f00000000;
	ex2.approx.f32 	%f152, %f151;
	mul.f32 	%f153, %f84, %f152;
	setp.lt.f32	%p13, %f144, 0fC2D20000;
	selp.f32	%f154, 0f00000000, %f153, %p13;
	setp.gt.f32	%p14, %f144, 0f42D20000;
	selp.f32	%f529, 0f7F800000, %f154, %p14;
	setp.eq.f32	%p15, %f529, 0f7F800000;
	@%p15 bra 	BB8_12;

	fma.rn.f32 	%f529, %f529, %f6, %f529;

BB8_12:
	setp.eq.f32	%p16, %f3, 0f3F800000;
	setp.lt.f32	%p17, %f2, 0f00000000;
	and.pred  	%p18, %p17, %p16;
	mov.b32 	 %r9, %f529;
	xor.b32  	%r10, %r9, -2147483648;
	mov.b32 	 %f155, %r10;
	selp.f32	%f530, %f155, %f529, %p18;
	bra.uni 	BB8_17;

BB8_13:
	setp.eq.f32	%p19, %f3, 0f3F800000;
	add.f32 	%f157, %f2, %f2;
	selp.f32	%f530, %f157, 0f00000000, %p19;
	bra.uni 	BB8_17;

BB8_14:
	setp.eq.f32	%p20, %f3, 0f3F800000;
	setp.lt.f32	%p21, %f2, 0f00000000;
	and.pred  	%p22, %p21, %p20;
	selp.f32	%f530, 0fFF800000, 0f7F800000, %p22;
	bra.uni 	BB8_17;

BB8_15:
	setp.gt.f32	%p23, %f4, 0f3F800000;
	selp.f32	%f158, 0f7F800000, 0f00000000, %p23;
	setp.eq.f32	%p24, %f2, 0fBF800000;
	selp.f32	%f530, 0f3F800000, %f158, %p24;
	bra.uni 	BB8_17;

BB8_16:
	add.f32 	%f530, %f2, 0f40000000;

BB8_17:
	ld.param.f32 	%f512, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	mul.f32 	%f162, %f530, 0fBF000000;
	mul.f32 	%f163, %f162, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f164, %f163;
	mov.f32 	%f165, 0fBF317200;
	fma.rn.f32 	%f166, %f164, %f165, %f162;
	mov.f32 	%f167, 0fB5BFBE8E;
	fma.rn.f32 	%f168, %f164, %f167, %f166;
	mul.f32 	%f161, %f168, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f160,%f161;
	// inline asm
	add.f32 	%f169, %f164, 0f00000000;
	ex2.approx.f32 	%f170, %f169;
	mul.f32 	%f171, %f160, %f170;
	setp.lt.f32	%p25, %f162, 0fC2D20000;
	selp.f32	%f172, 0f00000000, %f171, %p25;
	setp.gt.f32	%p26, %f162, 0f42D20000;
	selp.f32	%f16, 0f7F800000, %f172, %p26;
	sub.f32 	%f17, %f1, %f512;
	div.rn.f32 	%f18, %f17, %f68;
	setp.neu.f32	%p27, %f18, 0f3F800000;
	@%p27 bra 	BB8_19;

	mov.f32 	%f532, 0f3F800000;
	bra.uni 	BB8_34;

BB8_19:
	abs.f32 	%f19, %f18;
	setp.gtu.f32	%p28, %f19, 0f7F800000;
	@%p28 bra 	BB8_33;

	abs.f32 	%f20, %f77;
	setp.gtu.f32	%p29, %f20, 0f7F800000;
	@%p29 bra 	BB8_33;

	setp.eq.f32	%p30, %f20, 0f7F800000;
	@%p30 bra 	BB8_32;

	setp.eq.f32	%p31, %f19, 0f7F800000;
	@%p31 bra 	BB8_31;

	setp.eq.f32	%p32, %f18, 0f00000000;
	@%p32 bra 	BB8_30;

	setp.geu.f32	%p33, %f18, 0f00000000;
	@%p33 bra 	BB8_27;

	cvt.rzi.f32.f32	%f175, %f77;
	setp.eq.f32	%p34, %f175, 0f40000000;
	@%p34 bra 	BB8_27;

	mov.f32 	%f532, 0f7FFFFFFF;
	bra.uni 	BB8_34;

BB8_27:
	setp.lt.f32	%p35, %f19, 0f00800000;
	selp.f32	%f180, 0fC3170000, 0fC2FE0000, %p35;
	mul.f32 	%f181, %f19, 0f4B800000;
	selp.f32	%f182, %f181, %f19, %p35;
	mov.b32 	 %r11, %f182;
	and.b32  	%r12, %r11, 8388607;
	or.b32  	%r13, %r12, 1065353216;
	mov.b32 	 %f183, %r13;
	shr.u32 	%r14, %r11, 23;
	cvt.rn.f32.u32	%f184, %r14;
	add.f32 	%f185, %f180, %f184;
	setp.gt.f32	%p36, %f183, 0f3FB504F3;
	mul.f32 	%f186, %f183, 0f3F000000;
	add.f32 	%f187, %f185, 0f3F800000;
	selp.f32	%f188, %f186, %f183, %p36;
	selp.f32	%f189, %f187, %f185, %p36;
	add.f32 	%f190, %f188, 0fBF800000;
	add.f32 	%f177, %f188, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f176,%f177;
	// inline asm
	add.f32 	%f191, %f190, %f190;
	mul.f32 	%f192, %f191, %f176;
	mul.f32 	%f193, %f192, %f192;
	mov.f32 	%f194, 0f3C4CAF63;
	mov.f32 	%f195, 0f3B18F0FE;
	fma.rn.f32 	%f196, %f195, %f193, %f194;
	mov.f32 	%f197, 0f3DAAAABD;
	fma.rn.f32 	%f198, %f196, %f193, %f197;
	mul.rn.f32 	%f199, %f198, %f193;
	mul.rn.f32 	%f200, %f199, %f192;
	sub.f32 	%f201, %f190, %f192;
	add.f32 	%f202, %f201, %f201;
	neg.f32 	%f203, %f192;
	fma.rn.f32 	%f204, %f203, %f190, %f202;
	mul.rn.f32 	%f205, %f176, %f204;
	add.f32 	%f206, %f192, %f200;
	sub.f32 	%f207, %f192, %f206;
	add.f32 	%f208, %f207, %f200;
	add.f32 	%f209, %f208, %f205;
	add.f32 	%f210, %f206, %f209;
	sub.f32 	%f211, %f206, %f210;
	add.f32 	%f212, %f211, %f209;
	mov.f32 	%f213, 0f3F317200;
	mul.rn.f32 	%f214, %f189, %f213;
	mov.f32 	%f215, 0f35BFBE8E;
	mul.rn.f32 	%f216, %f189, %f215;
	add.f32 	%f217, %f214, %f210;
	sub.f32 	%f218, %f214, %f217;
	add.f32 	%f219, %f218, %f210;
	add.f32 	%f220, %f219, %f212;
	add.f32 	%f221, %f220, %f216;
	add.f32 	%f222, %f217, %f221;
	sub.f32 	%f223, %f217, %f222;
	add.f32 	%f224, %f223, %f221;
	setp.gt.f32	%p37, %f20, 0f77F684DF;
	selp.f32	%f225, 0f39800000, 0f40000000, %p37;
	mul.rn.f32 	%f226, %f225, %f222;
	neg.f32 	%f227, %f226;
	fma.rn.f32 	%f228, %f225, %f222, %f227;
	fma.rn.f32 	%f229, %f225, %f224, %f228;
	mov.f32 	%f230, 0f00000000;
	fma.rn.f32 	%f231, %f230, %f222, %f229;
	add.rn.f32 	%f232, %f226, %f231;
	neg.f32 	%f233, %f232;
	add.rn.f32 	%f234, %f226, %f233;
	add.rn.f32 	%f235, %f234, %f231;
	mov.b32 	 %r15, %f232;
	setp.eq.s32	%p38, %r15, 1118925336;
	add.s32 	%r16, %r15, -1;
	mov.b32 	 %f236, %r16;
	add.f32 	%f237, %f235, 0f37000000;
	selp.f32	%f21, %f237, %f235, %p38;
	selp.f32	%f238, %f236, %f232, %p38;
	mul.f32 	%f239, %f238, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f240, %f239;
	fma.rn.f32 	%f242, %f240, %f165, %f238;
	fma.rn.f32 	%f244, %f240, %f167, %f242;
	mul.f32 	%f179, %f244, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f178,%f179;
	// inline asm
	add.f32 	%f245, %f240, 0f00000000;
	ex2.approx.f32 	%f246, %f245;
	mul.f32 	%f247, %f178, %f246;
	setp.lt.f32	%p39, %f238, 0fC2D20000;
	selp.f32	%f248, 0f00000000, %f247, %p39;
	setp.gt.f32	%p40, %f238, 0f42D20000;
	selp.f32	%f531, 0f7F800000, %f248, %p40;
	setp.eq.f32	%p41, %f531, 0f7F800000;
	@%p41 bra 	BB8_29;

	fma.rn.f32 	%f531, %f531, %f21, %f531;

BB8_29:
	setp.eq.f32	%p42, %f3, 0f3F800000;
	setp.lt.f32	%p43, %f18, 0f00000000;
	and.pred  	%p44, %p43, %p42;
	mov.b32 	 %r17, %f531;
	xor.b32  	%r18, %r17, -2147483648;
	mov.b32 	 %f249, %r18;
	selp.f32	%f532, %f249, %f531, %p44;
	bra.uni 	BB8_34;

BB8_30:
	setp.eq.f32	%p45, %f3, 0f3F800000;
	add.f32 	%f251, %f18, %f18;
	selp.f32	%f532, %f251, 0f00000000, %p45;
	bra.uni 	BB8_34;

BB8_31:
	setp.eq.f32	%p46, %f3, 0f3F800000;
	setp.lt.f32	%p47, %f18, 0f00000000;
	and.pred  	%p48, %p47, %p46;
	selp.f32	%f532, 0fFF800000, 0f7F800000, %p48;
	bra.uni 	BB8_34;

BB8_32:
	setp.gt.f32	%p49, %f19, 0f3F800000;
	selp.f32	%f252, 0f7F800000, 0f00000000, %p49;
	setp.eq.f32	%p50, %f18, 0fBF800000;
	selp.f32	%f532, 0f3F800000, %f252, %p50;
	bra.uni 	BB8_34;

BB8_33:
	add.f32 	%f532, %f18, 0f40000000;

BB8_34:
	mov.f32 	%f526, 0fB5BFBE8E;
	mov.f32 	%f525, 0fBF317200;
	ld.param.f32 	%f516, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.f32 	%f515, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	ld.param.u32 	%r36, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1];
	ld.param.f32 	%f514, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7];
	ld.param.f32 	%f513, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5];
	mul.f32 	%f256, %f532, 0fBF000000;
	mul.f32 	%f257, %f256, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f258, %f257;
	fma.rn.f32 	%f260, %f258, %f525, %f256;
	fma.rn.f32 	%f262, %f258, %f526, %f260;
	mul.f32 	%f255, %f262, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f254,%f255;
	// inline asm
	add.f32 	%f263, %f258, 0f00000000;
	ex2.approx.f32 	%f264, %f263;
	mul.f32 	%f265, %f254, %f264;
	setp.lt.f32	%p51, %f256, 0fC2D20000;
	selp.f32	%f266, 0f00000000, %f265, %p51;
	setp.gt.f32	%p52, %f256, 0f42D20000;
	selp.f32	%f267, 0f7F800000, %f266, %p52;
	neg.f32 	%f268, %f513;
	div.rn.f32 	%f269, %f268, 0f40206C98;
	div.rn.f32 	%f270, %f269, %f516;
	div.rn.f32 	%f31, %f270, %f516;
	add.f32 	%f271, %f17, 0f3F800000;
	mul.f32 	%f272, %f16, %f271;
	mul.f32 	%f273, %f267, %f17;
	sub.f32 	%f274, %f272, %f273;
	mul.f32 	%f275, %f31, %f274;
	mul.f32 	%f32, %f275, %f514;
	mov.f32 	%f276, 0fC0000000;
	div.rn.f32 	%f33, %f276, %f516;
	mul.f32 	%f277, %f33, %f32;
	mul.f32 	%f278, %f516, %f516;
	mul.f32 	%f279, %f278, %f278;
	mul.f32 	%f280, %f516, 0f3F800000;
	mul.f32 	%f281, %f280, %f279;
	mul.f32 	%f282, %f271, 0f3F800000;
	mul.f32 	%f283, %f271, %f271;
	mul.f32 	%f284, %f282, %f283;
	div.rn.f32 	%f285, %f513, 0f40206C98;
	div.rn.f32 	%f34, %f285, %f281;
	mul.f32 	%f286, %f17, %f17;
	mul.f32 	%f287, %f17, 0f3F800000;
	mul.f32 	%f288, %f287, %f286;
	mul.f32 	%f289, %f16, %f284;
	mul.f32 	%f290, %f267, %f288;
	sub.f32 	%f291, %f289, %f290;
	mul.f32 	%f292, %f34, %f291;
	mul.f32 	%f293, %f292, %f514;
	sub.f32 	%f35, %f277, %f293;
	cvt.rn.f32.s32	%f36, %r36;
	add.f32 	%f294, %f36, 0f3F800000;
	sub.f32 	%f295, %f294, %f515;
	div.rn.f32 	%f37, %f295, %f516;
	setp.neu.f32	%p53, %f37, 0f3F800000;
	@%p53 bra 	BB8_36;

	mov.f32 	%f534, 0f3F800000;
	bra.uni 	BB8_51;

BB8_36:
	abs.f32 	%f38, %f37;
	setp.gtu.f32	%p54, %f38, 0f7F800000;
	@%p54 bra 	BB8_50;

	mov.f32 	%f517, 0f40000000;
	abs.f32 	%f39, %f517;
	setp.gtu.f32	%p55, %f39, 0f7F800000;
	@%p55 bra 	BB8_50;

	setp.eq.f32	%p56, %f39, 0f7F800000;
	@%p56 bra 	BB8_49;

	setp.eq.f32	%p57, %f38, 0f7F800000;
	@%p57 bra 	BB8_48;

	setp.eq.f32	%p58, %f37, 0f00000000;
	@%p58 bra 	BB8_47;

	setp.geu.f32	%p59, %f37, 0f00000000;
	@%p59 bra 	BB8_44;

	mov.f32 	%f518, 0f40000000;
	cvt.rzi.f32.f32	%f298, %f518;
	setp.eq.f32	%p60, %f298, 0f40000000;
	@%p60 bra 	BB8_44;

	mov.f32 	%f534, 0f7FFFFFFF;
	bra.uni 	BB8_51;

BB8_44:
	mov.f32 	%f528, 0fB5BFBE8E;
	mov.f32 	%f527, 0fBF317200;
	setp.lt.f32	%p61, %f38, 0f00800000;
	selp.f32	%f303, 0fC3170000, 0fC2FE0000, %p61;
	mul.f32 	%f304, %f38, 0f4B800000;
	selp.f32	%f305, %f304, %f38, %p61;
	mov.b32 	 %r19, %f305;
	and.b32  	%r20, %r19, 8388607;
	or.b32  	%r21, %r20, 1065353216;
	mov.b32 	 %f306, %r21;
	shr.u32 	%r22, %r19, 23;
	cvt.rn.f32.u32	%f307, %r22;
	add.f32 	%f308, %f303, %f307;
	setp.gt.f32	%p62, %f306, 0f3FB504F3;
	mul.f32 	%f309, %f306, 0f3F000000;
	add.f32 	%f310, %f308, 0f3F800000;
	selp.f32	%f311, %f309, %f306, %p62;
	selp.f32	%f312, %f310, %f308, %p62;
	add.f32 	%f313, %f311, 0fBF800000;
	add.f32 	%f300, %f311, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f299,%f300;
	// inline asm
	add.f32 	%f314, %f313, %f313;
	mul.f32 	%f315, %f314, %f299;
	mul.f32 	%f316, %f315, %f315;
	mov.f32 	%f317, 0f3C4CAF63;
	mov.f32 	%f318, 0f3B18F0FE;
	fma.rn.f32 	%f319, %f318, %f316, %f317;
	mov.f32 	%f320, 0f3DAAAABD;
	fma.rn.f32 	%f321, %f319, %f316, %f320;
	mul.rn.f32 	%f322, %f321, %f316;
	mul.rn.f32 	%f323, %f322, %f315;
	sub.f32 	%f324, %f313, %f315;
	add.f32 	%f325, %f324, %f324;
	neg.f32 	%f326, %f315;
	fma.rn.f32 	%f327, %f326, %f313, %f325;
	mul.rn.f32 	%f328, %f299, %f327;
	add.f32 	%f329, %f315, %f323;
	sub.f32 	%f330, %f315, %f329;
	add.f32 	%f331, %f330, %f323;
	add.f32 	%f332, %f331, %f328;
	add.f32 	%f333, %f329, %f332;
	sub.f32 	%f334, %f329, %f333;
	add.f32 	%f335, %f334, %f332;
	mov.f32 	%f336, 0f3F317200;
	mul.rn.f32 	%f337, %f312, %f336;
	mov.f32 	%f338, 0f35BFBE8E;
	mul.rn.f32 	%f339, %f312, %f338;
	add.f32 	%f340, %f337, %f333;
	sub.f32 	%f341, %f337, %f340;
	add.f32 	%f342, %f341, %f333;
	add.f32 	%f343, %f342, %f335;
	add.f32 	%f344, %f343, %f339;
	add.f32 	%f345, %f340, %f344;
	sub.f32 	%f346, %f340, %f345;
	add.f32 	%f347, %f346, %f344;
	setp.gt.f32	%p63, %f39, 0f77F684DF;
	selp.f32	%f348, 0f39800000, 0f40000000, %p63;
	mul.rn.f32 	%f349, %f348, %f345;
	neg.f32 	%f350, %f349;
	fma.rn.f32 	%f351, %f348, %f345, %f350;
	fma.rn.f32 	%f352, %f348, %f347, %f351;
	mov.f32 	%f353, 0f00000000;
	fma.rn.f32 	%f354, %f353, %f345, %f352;
	add.rn.f32 	%f355, %f349, %f354;
	neg.f32 	%f356, %f355;
	add.rn.f32 	%f357, %f349, %f356;
	add.rn.f32 	%f358, %f357, %f354;
	mov.b32 	 %r23, %f355;
	setp.eq.s32	%p64, %r23, 1118925336;
	add.s32 	%r24, %r23, -1;
	mov.b32 	 %f359, %r24;
	add.f32 	%f360, %f358, 0f37000000;
	selp.f32	%f40, %f360, %f358, %p64;
	selp.f32	%f361, %f359, %f355, %p64;
	mul.f32 	%f362, %f361, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f363, %f362;
	fma.rn.f32 	%f365, %f363, %f527, %f361;
	fma.rn.f32 	%f367, %f363, %f528, %f365;
	mul.f32 	%f302, %f367, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f301,%f302;
	// inline asm
	add.f32 	%f368, %f363, 0f00000000;
	ex2.approx.f32 	%f369, %f368;
	mul.f32 	%f370, %f301, %f369;
	setp.lt.f32	%p65, %f361, 0fC2D20000;
	selp.f32	%f371, 0f00000000, %f370, %p65;
	setp.gt.f32	%p66, %f361, 0f42D20000;
	selp.f32	%f533, 0f7F800000, %f371, %p66;
	setp.eq.f32	%p67, %f533, 0f7F800000;
	@%p67 bra 	BB8_46;

	fma.rn.f32 	%f533, %f533, %f40, %f533;

BB8_46:
	setp.eq.f32	%p68, %f3, 0f3F800000;
	setp.lt.f32	%p69, %f37, 0f00000000;
	and.pred  	%p70, %p69, %p68;
	mov.b32 	 %r25, %f533;
	xor.b32  	%r26, %r25, -2147483648;
	mov.b32 	 %f372, %r26;
	selp.f32	%f534, %f372, %f533, %p70;
	bra.uni 	BB8_51;

BB8_47:
	setp.eq.f32	%p71, %f3, 0f3F800000;
	add.f32 	%f374, %f37, %f37;
	selp.f32	%f534, %f374, 0f00000000, %p71;
	bra.uni 	BB8_51;

BB8_48:
	setp.eq.f32	%p72, %f3, 0f3F800000;
	setp.lt.f32	%p73, %f37, 0f00000000;
	and.pred  	%p74, %p73, %p72;
	selp.f32	%f534, 0fFF800000, 0f7F800000, %p74;
	bra.uni 	BB8_51;

BB8_49:
	setp.gt.f32	%p75, %f38, 0f3F800000;
	selp.f32	%f375, 0f7F800000, 0f00000000, %p75;
	setp.eq.f32	%p76, %f37, 0fBF800000;
	selp.f32	%f534, 0f3F800000, %f375, %p76;
	bra.uni 	BB8_51;

BB8_50:
	add.f32 	%f534, %f37, 0f40000000;

BB8_51:
	mov.f32 	%f522, 0fB5BFBE8E;
	mov.f32 	%f521, 0fBF317200;
	ld.param.u32 	%r35, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1];
	cvt.rn.f32.s32	%f507, %r35;
	ld.param.f32 	%f506, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	ld.param.f32 	%f505, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mul.f32 	%f379, %f534, 0fBF000000;
	mul.f32 	%f380, %f379, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f381, %f380;
	fma.rn.f32 	%f383, %f381, %f521, %f379;
	fma.rn.f32 	%f385, %f381, %f522, %f383;
	mul.f32 	%f378, %f385, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f377,%f378;
	// inline asm
	add.f32 	%f386, %f381, 0f00000000;
	ex2.approx.f32 	%f387, %f386;
	mul.f32 	%f388, %f377, %f387;
	setp.lt.f32	%p77, %f379, 0fC2D20000;
	selp.f32	%f389, 0f00000000, %f388, %p77;
	setp.gt.f32	%p78, %f379, 0f42D20000;
	selp.f32	%f50, 0f7F800000, %f389, %p78;
	sub.f32 	%f51, %f507, %f506;
	div.rn.f32 	%f52, %f51, %f505;
	setp.neu.f32	%p79, %f52, 0f3F800000;
	@%p79 bra 	BB8_53;

	mov.f32 	%f536, 0f3F800000;
	bra.uni 	BB8_68;

BB8_53:
	abs.f32 	%f53, %f52;
	setp.gtu.f32	%p80, %f53, 0f7F800000;
	@%p80 bra 	BB8_67;

	mov.f32 	%f508, 0f40000000;
	abs.f32 	%f54, %f508;
	setp.gtu.f32	%p81, %f54, 0f7F800000;
	@%p81 bra 	BB8_67;

	setp.eq.f32	%p82, %f54, 0f7F800000;
	@%p82 bra 	BB8_66;

	setp.eq.f32	%p83, %f53, 0f7F800000;
	@%p83 bra 	BB8_65;

	setp.eq.f32	%p84, %f52, 0f00000000;
	@%p84 bra 	BB8_64;

	setp.geu.f32	%p85, %f52, 0f00000000;
	@%p85 bra 	BB8_61;

	mov.f32 	%f510, 0f40000000;
	cvt.rzi.f32.f32	%f392, %f510;
	setp.eq.f32	%p86, %f392, 0f40000000;
	@%p86 bra 	BB8_61;

	mov.f32 	%f536, 0f7FFFFFFF;
	bra.uni 	BB8_68;

BB8_61:
	mov.f32 	%f524, 0fB5BFBE8E;
	mov.f32 	%f523, 0fBF317200;
	setp.lt.f32	%p87, %f53, 0f00800000;
	selp.f32	%f397, 0fC3170000, 0fC2FE0000, %p87;
	mul.f32 	%f398, %f53, 0f4B800000;
	selp.f32	%f399, %f398, %f53, %p87;
	mov.b32 	 %r27, %f399;
	and.b32  	%r28, %r27, 8388607;
	or.b32  	%r29, %r28, 1065353216;
	mov.b32 	 %f400, %r29;
	shr.u32 	%r30, %r27, 23;
	cvt.rn.f32.u32	%f401, %r30;
	add.f32 	%f402, %f397, %f401;
	setp.gt.f32	%p88, %f400, 0f3FB504F3;
	mul.f32 	%f403, %f400, 0f3F000000;
	add.f32 	%f404, %f402, 0f3F800000;
	selp.f32	%f405, %f403, %f400, %p88;
	selp.f32	%f406, %f404, %f402, %p88;
	add.f32 	%f407, %f405, 0fBF800000;
	add.f32 	%f394, %f405, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f393,%f394;
	// inline asm
	add.f32 	%f408, %f407, %f407;
	mul.f32 	%f409, %f408, %f393;
	mul.f32 	%f410, %f409, %f409;
	mov.f32 	%f411, 0f3C4CAF63;
	mov.f32 	%f412, 0f3B18F0FE;
	fma.rn.f32 	%f413, %f412, %f410, %f411;
	mov.f32 	%f414, 0f3DAAAABD;
	fma.rn.f32 	%f415, %f413, %f410, %f414;
	mul.rn.f32 	%f416, %f415, %f410;
	mul.rn.f32 	%f417, %f416, %f409;
	sub.f32 	%f418, %f407, %f409;
	add.f32 	%f419, %f418, %f418;
	neg.f32 	%f420, %f409;
	fma.rn.f32 	%f421, %f420, %f407, %f419;
	mul.rn.f32 	%f422, %f393, %f421;
	add.f32 	%f423, %f409, %f417;
	sub.f32 	%f424, %f409, %f423;
	add.f32 	%f425, %f424, %f417;
	add.f32 	%f426, %f425, %f422;
	add.f32 	%f427, %f423, %f426;
	sub.f32 	%f428, %f423, %f427;
	add.f32 	%f429, %f428, %f426;
	mov.f32 	%f430, 0f3F317200;
	mul.rn.f32 	%f431, %f406, %f430;
	mov.f32 	%f432, 0f35BFBE8E;
	mul.rn.f32 	%f433, %f406, %f432;
	add.f32 	%f434, %f431, %f427;
	sub.f32 	%f435, %f431, %f434;
	add.f32 	%f436, %f435, %f427;
	add.f32 	%f437, %f436, %f429;
	add.f32 	%f438, %f437, %f433;
	add.f32 	%f439, %f434, %f438;
	sub.f32 	%f440, %f434, %f439;
	add.f32 	%f441, %f440, %f438;
	setp.gt.f32	%p89, %f54, 0f77F684DF;
	selp.f32	%f442, 0f39800000, 0f40000000, %p89;
	mul.rn.f32 	%f443, %f442, %f439;
	neg.f32 	%f444, %f443;
	fma.rn.f32 	%f445, %f442, %f439, %f444;
	fma.rn.f32 	%f446, %f442, %f441, %f445;
	mov.f32 	%f447, 0f00000000;
	fma.rn.f32 	%f448, %f447, %f439, %f446;
	add.rn.f32 	%f449, %f443, %f448;
	neg.f32 	%f450, %f449;
	add.rn.f32 	%f451, %f443, %f450;
	add.rn.f32 	%f452, %f451, %f448;
	mov.b32 	 %r31, %f449;
	setp.eq.s32	%p90, %r31, 1118925336;
	add.s32 	%r32, %r31, -1;
	mov.b32 	 %f453, %r32;
	add.f32 	%f454, %f452, 0f37000000;
	selp.f32	%f55, %f454, %f452, %p90;
	selp.f32	%f455, %f453, %f449, %p90;
	mul.f32 	%f456, %f455, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f457, %f456;
	fma.rn.f32 	%f459, %f457, %f523, %f455;
	fma.rn.f32 	%f461, %f457, %f524, %f459;
	mul.f32 	%f396, %f461, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f395,%f396;
	// inline asm
	add.f32 	%f462, %f457, 0f00000000;
	ex2.approx.f32 	%f463, %f462;
	mul.f32 	%f464, %f395, %f463;
	setp.lt.f32	%p91, %f455, 0fC2D20000;
	selp.f32	%f465, 0f00000000, %f464, %p91;
	setp.gt.f32	%p92, %f455, 0f42D20000;
	selp.f32	%f535, 0f7F800000, %f465, %p92;
	setp.eq.f32	%p93, %f535, 0f7F800000;
	@%p93 bra 	BB8_63;

	fma.rn.f32 	%f535, %f535, %f55, %f535;

BB8_63:
	setp.eq.f32	%p94, %f3, 0f3F800000;
	setp.lt.f32	%p95, %f52, 0f00000000;
	and.pred  	%p96, %p95, %p94;
	mov.b32 	 %r33, %f535;
	xor.b32  	%r34, %r33, -2147483648;
	mov.b32 	 %f466, %r34;
	selp.f32	%f536, %f466, %f535, %p96;
	bra.uni 	BB8_68;

BB8_64:
	setp.eq.f32	%p97, %f3, 0f3F800000;
	add.f32 	%f468, %f52, %f52;
	selp.f32	%f536, %f468, 0f00000000, %p97;
	bra.uni 	BB8_68;

BB8_65:
	setp.eq.f32	%p98, %f3, 0f3F800000;
	setp.lt.f32	%p99, %f52, 0f00000000;
	and.pred  	%p100, %p99, %p98;
	selp.f32	%f536, 0fFF800000, 0f7F800000, %p100;
	bra.uni 	BB8_68;

BB8_66:
	setp.gt.f32	%p101, %f53, 0f3F800000;
	selp.f32	%f469, 0f7F800000, 0f00000000, %p101;
	setp.eq.f32	%p102, %f52, 0fBF800000;
	selp.f32	%f536, 0f3F800000, %f469, %p102;
	bra.uni 	BB8_68;

BB8_67:
	add.f32 	%f536, %f52, 0f40000000;

BB8_68:
	mov.f32 	%f520, 0fB5BFBE8E;
	mov.f32 	%f519, 0fBF317200;
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8];
	ld.param.f32 	%f509, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6];
	mul.f32 	%f473, %f536, 0fBF000000;
	mul.f32 	%f474, %f473, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f475, %f474;
	fma.rn.f32 	%f477, %f475, %f519, %f473;
	fma.rn.f32 	%f479, %f475, %f520, %f477;
	mul.f32 	%f472, %f479, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f471,%f472;
	// inline asm
	add.f32 	%f480, %f51, 0f3F800000;
	mul.f32 	%f481, %f480, 0f3F800000;
	mul.f32 	%f482, %f480, %f480;
	mul.f32 	%f483, %f481, %f482;
	add.f32 	%f484, %f475, 0f00000000;
	ex2.approx.f32 	%f485, %f484;
	mul.f32 	%f486, %f471, %f485;
	setp.lt.f32	%p103, %f473, 0fC2D20000;
	selp.f32	%f487, 0f00000000, %f486, %p103;
	setp.gt.f32	%p104, %f473, 0f42D20000;
	selp.f32	%f488, 0f7F800000, %f487, %p104;
	mul.f32 	%f489, %f50, %f480;
	mul.f32 	%f490, %f488, %f51;
	sub.f32 	%f491, %f489, %f490;
	mul.f32 	%f492, %f31, %f491;
	mul.f32 	%f493, %f492, %f509;
	mul.f32 	%f494, %f33, %f493;
	mul.f32 	%f495, %f51, %f51;
	mul.f32 	%f496, %f51, 0f3F800000;
	mul.f32 	%f497, %f496, %f495;
	mul.f32 	%f498, %f50, %f483;
	mul.f32 	%f499, %f488, %f497;
	sub.f32 	%f500, %f498, %f499;
	mul.f32 	%f501, %f34, %f500;
	mul.f32 	%f502, %f501, %f509;
	sub.f32 	%f65, %f494, %f502;
	add.f32 	%f503, %f32, %f493;
	st.f32 	[%rd3], %f503;
	setp.eq.s64	%p105, %rd2, 0;
	@%p105 bra 	BB8_70;

	add.f32 	%f504, %f35, %f65;
	st.f32 	[%rd2], %f504;

BB8_70:
	ret;
}

.visible .func _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_(
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14
)
{
	.reg .pred 	%p<266>;
	.reg .s32 	%r<108>;
	.reg .f32 	%f<1535>;
	.reg .s64 	%rd<14>;


	ld.param.u32 	%r2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	ld.param.u32 	%r1, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	ld.param.u64 	%rd2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	ld.param.f32 	%f208, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	ld.param.f32 	%f209, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f210, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f211, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f212, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f213, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f214, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	ld.param.f32 	%f215, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.u64 	%rd3, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11];
	ld.param.u64 	%rd4, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12];
	ld.param.u64 	%rd6, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	ld.f32 	%f1, [%rd2+16];
	sub.f32 	%f216, %f1, %f214;
	div.rn.f32 	%f217, %f216, %f215;
	mul.f32 	%f218, %f217, 0f3F800000;
	mul.f32 	%f219, %f217, %f217;
	mul.f32 	%f220, %f218, %f219;
	fma.rn.f32 	%f221, %f219, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f222, %f220, %f210, %f221;
	mul.f32 	%f223, %f219, %f219;
	mul.f32 	%f224, %f223, 0f3F800000;
	fma.rn.f32 	%f2, %f224, %f212, %f222;
	add.f32 	%f225, %f1, %f214;
	div.rn.f32 	%f226, %f225, %f215;
	mul.f32 	%f227, %f226, 0f3F800000;
	mul.f32 	%f228, %f226, %f226;
	mul.f32 	%f229, %f227, %f228;
	fma.rn.f32 	%f230, %f228, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f231, %f229, %f211, %f230;
	mul.f32 	%f232, %f228, %f228;
	mul.f32 	%f233, %f232, 0f3F800000;
	fma.rn.f32 	%f3, %f233, %f213, %f231;
	sqrt.rn.f32 	%f4, %f2;
	mul.f32 	%f5, %f4, %f208;
	sqrt.rn.f32 	%f6, %f3;
	mul.f32 	%f7, %f6, %f209;
	mov.f32 	%f234, 0f3F000000;
	div.rn.f32 	%f235, %f234, %f5;
	div.rn.f32 	%f236, %f235, %f5;
	cvt.rn.f32.s32	%f8, %r2;
	ld.f32 	%f237, [%rd2];
	sub.f32 	%f9, %f8, %f237;
	add.f32 	%f238, %f9, 0f3F800000;
	sqrt.rn.f32 	%f10, %f236;
	mul.f32 	%f11, %f238, %f10;
	abs.f32 	%f12, %f11;
	setp.ltu.f32	%p1, %f12, 0f3F800000;
	@%p1 bra 	BB9_2;

	mov.f32 	%f241, 0f3A03BB71;
	mov.f32 	%f242, 0fB7B730FB;
	fma.rn.f32 	%f243, %f242, %f12, %f241;
	mov.f32 	%f244, 0fBBACA3B3;
	fma.rn.f32 	%f245, %f243, %f12, %f244;
	mov.f32 	%f246, 0f3D0A7445;
	fma.rn.f32 	%f247, %f245, %f12, %f246;
	mov.f32 	%f248, 0fBE1B3B75;
	fma.rn.f32 	%f249, %f247, %f12, %f248;
	mov.f32 	%f250, 0fBF6B385A;
	fma.rn.f32 	%f251, %f249, %f12, %f250;
	mov.f32 	%f252, 0fBFD0316E;
	fma.rn.f32 	%f253, %f251, %f12, %f252;
	mov.f32 	%f254, 0fBA031CCE;
	fma.rn.f32 	%f240, %f253, %f12, %f254;
	// inline asm
	ex2.approx.ftz.f32 %f239,%f240;
	// inline asm
	mov.f32 	%f255, 0f3F800000;
	sub.f32 	%f256, %f255, %f239;
	mov.b32 	 %r3, %f256;
	setp.ltu.f32	%p2, %f12, 0f407AD445;
	selp.b32	%r4, %r3, 1065353216, %p2;
	mov.b32 	 %r5, %f11;
	and.b32  	%r6, %r5, -2147483648;
	or.b32  	%r7, %r4, %r6;
	mov.b32 	 %f1511, %r7;
	bra.uni 	BB9_3;

BB9_2:
	mul.f32 	%f257, %f11, %f11;
	mov.f32 	%f258, 0f3BA0C9F8;
	mov.f32 	%f259, 0fBA1268FB;
	fma.rn.f32 	%f260, %f259, %f257, %f258;
	mov.f32 	%f261, 0fBCDABFD4;
	fma.rn.f32 	%f262, %f260, %f257, %f261;
	mov.f32 	%f263, 0f3DE70331;
	fma.rn.f32 	%f264, %f262, %f257, %f263;
	mov.f32 	%f265, 0fBEC09330;
	fma.rn.f32 	%f266, %f264, %f257, %f265;
	mov.f32 	%f267, 0f3F906EBA;
	fma.rn.f32 	%f268, %f266, %f257, %f267;
	mul.f32 	%f1511, %f268, %f11;

BB9_3:
	mul.f32 	%f16, %f9, %f10;
	abs.f32 	%f17, %f16;
	setp.ltu.f32	%p3, %f17, 0f3F800000;
	@%p3 bra 	BB9_5;

	mov.f32 	%f271, 0f3A03BB71;
	mov.f32 	%f272, 0fB7B730FB;
	fma.rn.f32 	%f273, %f272, %f17, %f271;
	mov.f32 	%f274, 0fBBACA3B3;
	fma.rn.f32 	%f275, %f273, %f17, %f274;
	mov.f32 	%f276, 0f3D0A7445;
	fma.rn.f32 	%f277, %f275, %f17, %f276;
	mov.f32 	%f278, 0fBE1B3B75;
	fma.rn.f32 	%f279, %f277, %f17, %f278;
	mov.f32 	%f280, 0fBF6B385A;
	fma.rn.f32 	%f281, %f279, %f17, %f280;
	mov.f32 	%f282, 0fBFD0316E;
	fma.rn.f32 	%f283, %f281, %f17, %f282;
	mov.f32 	%f284, 0fBA031CCE;
	fma.rn.f32 	%f270, %f283, %f17, %f284;
	// inline asm
	ex2.approx.ftz.f32 %f269,%f270;
	// inline asm
	mov.f32 	%f285, 0f3F800000;
	sub.f32 	%f286, %f285, %f269;
	mov.b32 	 %r8, %f286;
	setp.ltu.f32	%p4, %f17, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p4;
	mov.b32 	 %r10, %f16;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f1512, %r12;
	bra.uni 	BB9_6;

BB9_5:
	mul.f32 	%f287, %f16, %f16;
	mov.f32 	%f288, 0f3BA0C9F8;
	mov.f32 	%f289, 0fBA1268FB;
	fma.rn.f32 	%f290, %f289, %f287, %f288;
	mov.f32 	%f291, 0fBCDABFD4;
	fma.rn.f32 	%f292, %f290, %f287, %f291;
	mov.f32 	%f293, 0f3DE70331;
	fma.rn.f32 	%f294, %f292, %f287, %f293;
	mov.f32 	%f295, 0fBEC09330;
	fma.rn.f32 	%f296, %f294, %f287, %f295;
	mov.f32 	%f297, 0f3F906EBA;
	fma.rn.f32 	%f298, %f296, %f287, %f297;
	mul.f32 	%f1512, %f298, %f16;

BB9_6:
	sub.f32 	%f299, %f1511, %f1512;
	mul.f32 	%f21, %f299, 0f3F000000;
	div.rn.f32 	%f301, %f234, %f7;
	div.rn.f32 	%f302, %f301, %f7;
	cvt.rn.f32.s32	%f22, %r1;
	ld.f32 	%f303, [%rd2+4];
	sub.f32 	%f23, %f22, %f303;
	add.f32 	%f304, %f23, 0f3F800000;
	sqrt.rn.f32 	%f24, %f302;
	mul.f32 	%f25, %f304, %f24;
	abs.f32 	%f26, %f25;
	setp.ltu.f32	%p5, %f26, 0f3F800000;
	@%p5 bra 	BB9_8;

	mov.f32 	%f307, 0f3A03BB71;
	mov.f32 	%f308, 0fB7B730FB;
	fma.rn.f32 	%f309, %f308, %f26, %f307;
	mov.f32 	%f310, 0fBBACA3B3;
	fma.rn.f32 	%f311, %f309, %f26, %f310;
	mov.f32 	%f312, 0f3D0A7445;
	fma.rn.f32 	%f313, %f311, %f26, %f312;
	mov.f32 	%f314, 0fBE1B3B75;
	fma.rn.f32 	%f315, %f313, %f26, %f314;
	mov.f32 	%f316, 0fBF6B385A;
	fma.rn.f32 	%f317, %f315, %f26, %f316;
	mov.f32 	%f318, 0fBFD0316E;
	fma.rn.f32 	%f319, %f317, %f26, %f318;
	mov.f32 	%f320, 0fBA031CCE;
	fma.rn.f32 	%f306, %f319, %f26, %f320;
	// inline asm
	ex2.approx.ftz.f32 %f305,%f306;
	// inline asm
	mov.f32 	%f321, 0f3F800000;
	sub.f32 	%f322, %f321, %f305;
	mov.b32 	 %r13, %f322;
	setp.ltu.f32	%p6, %f26, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p6;
	mov.b32 	 %r15, %f25;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f1513, %r17;
	bra.uni 	BB9_9;

BB9_8:
	mul.f32 	%f323, %f25, %f25;
	mov.f32 	%f324, 0f3BA0C9F8;
	mov.f32 	%f325, 0fBA1268FB;
	fma.rn.f32 	%f326, %f325, %f323, %f324;
	mov.f32 	%f327, 0fBCDABFD4;
	fma.rn.f32 	%f328, %f326, %f323, %f327;
	mov.f32 	%f329, 0f3DE70331;
	fma.rn.f32 	%f330, %f328, %f323, %f329;
	mov.f32 	%f331, 0fBEC09330;
	fma.rn.f32 	%f332, %f330, %f323, %f331;
	mov.f32 	%f333, 0f3F906EBA;
	fma.rn.f32 	%f334, %f332, %f323, %f333;
	mul.f32 	%f1513, %f334, %f25;

BB9_9:
	mul.f32 	%f30, %f23, %f24;
	abs.f32 	%f31, %f30;
	setp.ltu.f32	%p7, %f31, 0f3F800000;
	@%p7 bra 	BB9_11;

	mov.f32 	%f337, 0f3A03BB71;
	mov.f32 	%f338, 0fB7B730FB;
	fma.rn.f32 	%f339, %f338, %f31, %f337;
	mov.f32 	%f340, 0fBBACA3B3;
	fma.rn.f32 	%f341, %f339, %f31, %f340;
	mov.f32 	%f342, 0f3D0A7445;
	fma.rn.f32 	%f343, %f341, %f31, %f342;
	mov.f32 	%f344, 0fBE1B3B75;
	fma.rn.f32 	%f345, %f343, %f31, %f344;
	mov.f32 	%f346, 0fBF6B385A;
	fma.rn.f32 	%f347, %f345, %f31, %f346;
	mov.f32 	%f348, 0fBFD0316E;
	fma.rn.f32 	%f349, %f347, %f31, %f348;
	mov.f32 	%f350, 0fBA031CCE;
	fma.rn.f32 	%f336, %f349, %f31, %f350;
	// inline asm
	ex2.approx.ftz.f32 %f335,%f336;
	// inline asm
	mov.f32 	%f351, 0f3F800000;
	sub.f32 	%f352, %f351, %f335;
	mov.b32 	 %r18, %f352;
	setp.ltu.f32	%p8, %f31, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p8;
	mov.b32 	 %r20, %f30;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f1514, %r22;
	bra.uni 	BB9_12;

BB9_11:
	mul.f32 	%f353, %f30, %f30;
	mov.f32 	%f354, 0f3BA0C9F8;
	mov.f32 	%f355, 0fBA1268FB;
	fma.rn.f32 	%f356, %f355, %f353, %f354;
	mov.f32 	%f357, 0fBCDABFD4;
	fma.rn.f32 	%f358, %f356, %f353, %f357;
	mov.f32 	%f359, 0f3DE70331;
	fma.rn.f32 	%f360, %f358, %f353, %f359;
	mov.f32 	%f361, 0fBEC09330;
	fma.rn.f32 	%f362, %f360, %f353, %f361;
	mov.f32 	%f363, 0f3F906EBA;
	fma.rn.f32 	%f364, %f362, %f353, %f363;
	mul.f32 	%f1514, %f364, %f30;

BB9_12:
	sub.f32 	%f365, %f1513, %f1514;
	mul.f32 	%f35, %f365, 0f3F000000;
	st.f32 	[%rd3], %f21;
	st.f32 	[%rd4], %f35;
	ld.f32 	%f36, [%rd2+8];
	add.f32 	%f366, %f8, 0f3F800000;
	mov.f32 	%f367, 0f3F800000;
	ld.f32 	%f37, [%rd2];
	sub.f32 	%f38, %f366, %f37;
	div.rn.f32 	%f39, %f38, %f5;
	cvt.rzi.f32.f32	%f368, %f367;
	add.f32 	%f369, %f368, %f368;
	mov.f32 	%f370, 0f40000000;
	sub.f32 	%f371, %f370, %f369;
	abs.f32 	%f40, %f371;
	setp.neu.f32	%p9, %f39, 0f3F800000;
	@%p9 bra 	BB9_14;

	mov.f32 	%f1516, 0f3F800000;
	bra.uni 	BB9_29;

BB9_14:
	abs.f32 	%f41, %f39;
	setp.gtu.f32	%p10, %f41, 0f7F800000;
	@%p10 bra 	BB9_28;

	abs.f32 	%f42, %f370;
	setp.gtu.f32	%p11, %f42, 0f7F800000;
	@%p11 bra 	BB9_28;

	setp.eq.f32	%p12, %f42, 0f7F800000;
	@%p12 bra 	BB9_27;

	setp.eq.f32	%p13, %f41, 0f7F800000;
	@%p13 bra 	BB9_26;

	setp.eq.f32	%p14, %f39, 0f00000000;
	@%p14 bra 	BB9_25;

	setp.geu.f32	%p15, %f39, 0f00000000;
	@%p15 bra 	BB9_22;

	cvt.rzi.f32.f32	%f374, %f370;
	setp.eq.f32	%p16, %f374, 0f40000000;
	@%p16 bra 	BB9_22;

	mov.f32 	%f1516, 0f7FFFFFFF;
	bra.uni 	BB9_29;

BB9_22:
	setp.lt.f32	%p17, %f41, 0f00800000;
	selp.f32	%f379, 0fC3170000, 0fC2FE0000, %p17;
	mul.f32 	%f380, %f41, 0f4B800000;
	selp.f32	%f381, %f380, %f41, %p17;
	mov.b32 	 %r23, %f381;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	 %f382, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32	%f383, %r26;
	add.f32 	%f384, %f379, %f383;
	setp.gt.f32	%p18, %f382, 0f3FB504F3;
	mul.f32 	%f385, %f382, 0f3F000000;
	add.f32 	%f386, %f384, 0f3F800000;
	selp.f32	%f387, %f385, %f382, %p18;
	selp.f32	%f388, %f386, %f384, %p18;
	add.f32 	%f389, %f387, 0fBF800000;
	add.f32 	%f376, %f387, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f375,%f376;
	// inline asm
	add.f32 	%f390, %f389, %f389;
	mul.f32 	%f391, %f390, %f375;
	mul.f32 	%f392, %f391, %f391;
	mov.f32 	%f393, 0f3C4CAF63;
	mov.f32 	%f394, 0f3B18F0FE;
	fma.rn.f32 	%f395, %f394, %f392, %f393;
	mov.f32 	%f396, 0f3DAAAABD;
	fma.rn.f32 	%f397, %f395, %f392, %f396;
	mul.rn.f32 	%f398, %f397, %f392;
	mul.rn.f32 	%f399, %f398, %f391;
	sub.f32 	%f400, %f389, %f391;
	add.f32 	%f401, %f400, %f400;
	neg.f32 	%f402, %f391;
	fma.rn.f32 	%f403, %f402, %f389, %f401;
	mul.rn.f32 	%f404, %f375, %f403;
	add.f32 	%f405, %f391, %f399;
	sub.f32 	%f406, %f391, %f405;
	add.f32 	%f407, %f406, %f399;
	add.f32 	%f408, %f407, %f404;
	add.f32 	%f409, %f405, %f408;
	sub.f32 	%f410, %f405, %f409;
	add.f32 	%f411, %f410, %f408;
	mov.f32 	%f412, 0f3F317200;
	mul.rn.f32 	%f413, %f388, %f412;
	mov.f32 	%f414, 0f35BFBE8E;
	mul.rn.f32 	%f415, %f388, %f414;
	add.f32 	%f416, %f413, %f409;
	sub.f32 	%f417, %f413, %f416;
	add.f32 	%f418, %f417, %f409;
	add.f32 	%f419, %f418, %f411;
	add.f32 	%f420, %f419, %f415;
	add.f32 	%f421, %f416, %f420;
	sub.f32 	%f422, %f416, %f421;
	add.f32 	%f423, %f422, %f420;
	setp.gt.f32	%p19, %f42, 0f77F684DF;
	selp.f32	%f424, 0f39800000, 0f40000000, %p19;
	mul.rn.f32 	%f425, %f424, %f421;
	neg.f32 	%f426, %f425;
	fma.rn.f32 	%f427, %f424, %f421, %f426;
	fma.rn.f32 	%f428, %f424, %f423, %f427;
	mov.f32 	%f429, 0f00000000;
	fma.rn.f32 	%f430, %f429, %f421, %f428;
	add.rn.f32 	%f431, %f425, %f430;
	neg.f32 	%f432, %f431;
	add.rn.f32 	%f433, %f425, %f432;
	add.rn.f32 	%f434, %f433, %f430;
	mov.b32 	 %r27, %f431;
	setp.eq.s32	%p20, %r27, 1118925336;
	add.s32 	%r28, %r27, -1;
	mov.b32 	 %f435, %r28;
	add.f32 	%f436, %f434, 0f37000000;
	selp.f32	%f43, %f436, %f434, %p20;
	selp.f32	%f437, %f435, %f431, %p20;
	mul.f32 	%f438, %f437, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f439, %f438;
	mov.f32 	%f440, 0fBF317200;
	fma.rn.f32 	%f441, %f439, %f440, %f437;
	mov.f32 	%f442, 0fB5BFBE8E;
	fma.rn.f32 	%f443, %f439, %f442, %f441;
	mul.f32 	%f378, %f443, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f377,%f378;
	// inline asm
	add.f32 	%f444, %f439, 0f00000000;
	ex2.approx.f32 	%f445, %f444;
	mul.f32 	%f446, %f377, %f445;
	setp.lt.f32	%p21, %f437, 0fC2D20000;
	selp.f32	%f447, 0f00000000, %f446, %p21;
	setp.gt.f32	%p22, %f437, 0f42D20000;
	selp.f32	%f1515, 0f7F800000, %f447, %p22;
	setp.eq.f32	%p23, %f1515, 0f7F800000;
	@%p23 bra 	BB9_24;

	fma.rn.f32 	%f1515, %f1515, %f43, %f1515;

BB9_24:
	setp.eq.f32	%p24, %f40, 0f3F800000;
	setp.lt.f32	%p25, %f39, 0f00000000;
	and.pred  	%p26, %p25, %p24;
	mov.b32 	 %r29, %f1515;
	xor.b32  	%r30, %r29, -2147483648;
	mov.b32 	 %f448, %r30;
	selp.f32	%f1516, %f448, %f1515, %p26;
	bra.uni 	BB9_29;

BB9_25:
	setp.eq.f32	%p27, %f40, 0f3F800000;
	add.f32 	%f450, %f39, %f39;
	selp.f32	%f1516, %f450, 0f00000000, %p27;
	bra.uni 	BB9_29;

BB9_26:
	setp.eq.f32	%p28, %f40, 0f3F800000;
	setp.lt.f32	%p29, %f39, 0f00000000;
	and.pred  	%p30, %p29, %p28;
	selp.f32	%f1516, 0fFF800000, 0f7F800000, %p30;
	bra.uni 	BB9_29;

BB9_27:
	setp.gt.f32	%p31, %f41, 0f3F800000;
	selp.f32	%f451, 0f7F800000, 0f00000000, %p31;
	setp.eq.f32	%p32, %f39, 0fBF800000;
	selp.f32	%f1516, 0f3F800000, %f451, %p32;
	bra.uni 	BB9_29;

BB9_28:
	add.f32 	%f1516, %f39, 0f40000000;

BB9_29:
	ld.param.u32 	%r105, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	cvt.rn.f32.s32	%f1454, %r105;
	mul.f32 	%f455, %f1516, 0fBF000000;
	mul.f32 	%f456, %f455, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f457, %f456;
	mov.f32 	%f458, 0fBF317200;
	fma.rn.f32 	%f459, %f457, %f458, %f455;
	mov.f32 	%f460, 0fB5BFBE8E;
	fma.rn.f32 	%f461, %f457, %f460, %f459;
	mul.f32 	%f454, %f461, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f453,%f454;
	// inline asm
	add.f32 	%f462, %f457, 0f00000000;
	ex2.approx.f32 	%f463, %f462;
	mul.f32 	%f464, %f453, %f463;
	setp.lt.f32	%p33, %f455, 0fC2D20000;
	selp.f32	%f465, 0f00000000, %f464, %p33;
	setp.gt.f32	%p34, %f455, 0f42D20000;
	selp.f32	%f53, 0f7F800000, %f465, %p34;
	sub.f32 	%f54, %f1454, %f37;
	div.rn.f32 	%f55, %f54, %f5;
	setp.neu.f32	%p35, %f55, 0f3F800000;
	@%p35 bra 	BB9_31;

	mov.f32 	%f1518, 0f3F800000;
	bra.uni 	BB9_46;

BB9_31:
	abs.f32 	%f56, %f55;
	setp.gtu.f32	%p36, %f56, 0f7F800000;
	@%p36 bra 	BB9_45;

	mov.f32 	%f1501, 0f40000000;
	abs.f32 	%f57, %f1501;
	setp.gtu.f32	%p37, %f57, 0f7F800000;
	@%p37 bra 	BB9_45;

	setp.eq.f32	%p38, %f57, 0f7F800000;
	@%p38 bra 	BB9_44;

	setp.eq.f32	%p39, %f56, 0f7F800000;
	@%p39 bra 	BB9_43;

	setp.eq.f32	%p40, %f55, 0f00000000;
	@%p40 bra 	BB9_42;

	setp.geu.f32	%p41, %f55, 0f00000000;
	@%p41 bra 	BB9_39;

	mov.f32 	%f1502, 0f40000000;
	cvt.rzi.f32.f32	%f468, %f1502;
	setp.eq.f32	%p42, %f468, 0f40000000;
	@%p42 bra 	BB9_39;

	mov.f32 	%f1518, 0f7FFFFFFF;
	bra.uni 	BB9_46;

BB9_39:
	setp.lt.f32	%p43, %f56, 0f00800000;
	selp.f32	%f473, 0fC3170000, 0fC2FE0000, %p43;
	mul.f32 	%f474, %f56, 0f4B800000;
	selp.f32	%f475, %f474, %f56, %p43;
	mov.b32 	 %r31, %f475;
	and.b32  	%r32, %r31, 8388607;
	or.b32  	%r33, %r32, 1065353216;
	mov.b32 	 %f476, %r33;
	shr.u32 	%r34, %r31, 23;
	cvt.rn.f32.u32	%f477, %r34;
	add.f32 	%f478, %f473, %f477;
	setp.gt.f32	%p44, %f476, 0f3FB504F3;
	mul.f32 	%f479, %f476, 0f3F000000;
	add.f32 	%f480, %f478, 0f3F800000;
	selp.f32	%f481, %f479, %f476, %p44;
	selp.f32	%f482, %f480, %f478, %p44;
	add.f32 	%f483, %f481, 0fBF800000;
	add.f32 	%f470, %f481, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f469,%f470;
	// inline asm
	add.f32 	%f484, %f483, %f483;
	mul.f32 	%f485, %f484, %f469;
	mul.f32 	%f486, %f485, %f485;
	mov.f32 	%f487, 0f3C4CAF63;
	mov.f32 	%f488, 0f3B18F0FE;
	fma.rn.f32 	%f489, %f488, %f486, %f487;
	mov.f32 	%f490, 0f3DAAAABD;
	fma.rn.f32 	%f491, %f489, %f486, %f490;
	mul.rn.f32 	%f492, %f491, %f486;
	mul.rn.f32 	%f493, %f492, %f485;
	sub.f32 	%f494, %f483, %f485;
	add.f32 	%f495, %f494, %f494;
	neg.f32 	%f496, %f485;
	fma.rn.f32 	%f497, %f496, %f483, %f495;
	mul.rn.f32 	%f498, %f469, %f497;
	add.f32 	%f499, %f485, %f493;
	sub.f32 	%f500, %f485, %f499;
	add.f32 	%f501, %f500, %f493;
	add.f32 	%f502, %f501, %f498;
	add.f32 	%f503, %f499, %f502;
	sub.f32 	%f504, %f499, %f503;
	add.f32 	%f505, %f504, %f502;
	mov.f32 	%f506, 0f3F317200;
	mul.rn.f32 	%f507, %f482, %f506;
	mov.f32 	%f508, 0f35BFBE8E;
	mul.rn.f32 	%f509, %f482, %f508;
	add.f32 	%f510, %f507, %f503;
	sub.f32 	%f511, %f507, %f510;
	add.f32 	%f512, %f511, %f503;
	add.f32 	%f513, %f512, %f505;
	add.f32 	%f514, %f513, %f509;
	add.f32 	%f515, %f510, %f514;
	sub.f32 	%f516, %f510, %f515;
	add.f32 	%f517, %f516, %f514;
	setp.gt.f32	%p45, %f57, 0f77F684DF;
	selp.f32	%f518, 0f39800000, 0f40000000, %p45;
	mul.rn.f32 	%f519, %f518, %f515;
	neg.f32 	%f520, %f519;
	fma.rn.f32 	%f521, %f518, %f515, %f520;
	fma.rn.f32 	%f522, %f518, %f517, %f521;
	mov.f32 	%f523, 0f00000000;
	fma.rn.f32 	%f524, %f523, %f515, %f522;
	add.rn.f32 	%f525, %f519, %f524;
	neg.f32 	%f526, %f525;
	add.rn.f32 	%f527, %f519, %f526;
	add.rn.f32 	%f528, %f527, %f524;
	mov.b32 	 %r35, %f525;
	setp.eq.s32	%p46, %r35, 1118925336;
	add.s32 	%r36, %r35, -1;
	mov.b32 	 %f529, %r36;
	add.f32 	%f530, %f528, 0f37000000;
	selp.f32	%f58, %f530, %f528, %p46;
	selp.f32	%f531, %f529, %f525, %p46;
	mul.f32 	%f532, %f531, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f533, %f532;
	fma.rn.f32 	%f535, %f533, %f458, %f531;
	fma.rn.f32 	%f537, %f533, %f460, %f535;
	mul.f32 	%f472, %f537, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f471,%f472;
	// inline asm
	add.f32 	%f538, %f533, 0f00000000;
	ex2.approx.f32 	%f539, %f538;
	mul.f32 	%f540, %f471, %f539;
	setp.lt.f32	%p47, %f531, 0fC2D20000;
	selp.f32	%f541, 0f00000000, %f540, %p47;
	setp.gt.f32	%p48, %f531, 0f42D20000;
	selp.f32	%f1517, 0f7F800000, %f541, %p48;
	setp.eq.f32	%p49, %f1517, 0f7F800000;
	@%p49 bra 	BB9_41;

	fma.rn.f32 	%f1517, %f1517, %f58, %f1517;

BB9_41:
	setp.eq.f32	%p50, %f40, 0f3F800000;
	setp.lt.f32	%p51, %f55, 0f00000000;
	and.pred  	%p52, %p51, %p50;
	mov.b32 	 %r37, %f1517;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	 %f542, %r38;
	selp.f32	%f1518, %f542, %f1517, %p52;
	bra.uni 	BB9_46;

BB9_42:
	setp.eq.f32	%p53, %f40, 0f3F800000;
	add.f32 	%f544, %f55, %f55;
	selp.f32	%f1518, %f544, 0f00000000, %p53;
	bra.uni 	BB9_46;

BB9_43:
	setp.eq.f32	%p54, %f40, 0f3F800000;
	setp.lt.f32	%p55, %f55, 0f00000000;
	and.pred  	%p56, %p55, %p54;
	selp.f32	%f1518, 0fFF800000, 0f7F800000, %p56;
	bra.uni 	BB9_46;

BB9_44:
	setp.gt.f32	%p57, %f56, 0f3F800000;
	selp.f32	%f545, 0f7F800000, 0f00000000, %p57;
	setp.eq.f32	%p58, %f55, 0fBF800000;
	selp.f32	%f1518, 0f3F800000, %f545, %p58;
	bra.uni 	BB9_46;

BB9_45:
	add.f32 	%f1518, %f55, 0f40000000;

BB9_46:
	mov.f32 	%f1508, 0fB5BFBE8E;
	mov.f32 	%f1507, 0fBF317200;
	ld.param.u32 	%r107, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	cvt.rn.f32.s32	%f1472, %r107;
	ld.param.u64 	%rd13, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	ld.param.u64 	%rd12, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	mul.f32 	%f549, %f1518, 0fBF000000;
	mul.f32 	%f550, %f549, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f551, %f550;
	fma.rn.f32 	%f553, %f551, %f1507, %f549;
	fma.rn.f32 	%f555, %f551, %f1508, %f553;
	mul.f32 	%f548, %f555, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f547,%f548;
	// inline asm
	add.f32 	%f556, %f551, 0f00000000;
	ex2.approx.f32 	%f557, %f556;
	mul.f32 	%f558, %f547, %f557;
	setp.lt.f32	%p59, %f549, 0fC2D20000;
	selp.f32	%f559, 0f00000000, %f558, %p59;
	setp.gt.f32	%p60, %f549, 0f42D20000;
	selp.f32	%f560, 0f7F800000, %f559, %p60;
	div.rn.f32 	%f561, %f36, 0fC0206C98;
	div.rn.f32 	%f562, %f561, %f5;
	sub.f32 	%f563, %f53, %f560;
	mul.f32 	%f564, %f562, %f563;
	mul.f32 	%f565, %f564, %f35;
	st.f32 	[%rd13], %f565;
	mul.f32 	%f68, %f5, %f5;
	mul.f32 	%f69, %f5, 0f3F800000;
	mul.f32 	%f566, %f69, %f68;
	div.rn.f32 	%f567, %f561, %f566;
	mul.f32 	%f568, %f54, %f560;
	mul.f32 	%f569, %f38, %f53;
	sub.f32 	%f570, %f569, %f568;
	mul.f32 	%f70, %f567, %f570;
	ld.f32 	%f71, [%rd12+8];
	add.f32 	%f571, %f1472, 0f3F800000;
	ld.f32 	%f72, [%rd12+4];
	sub.f32 	%f73, %f571, %f72;
	div.rn.f32 	%f74, %f73, %f7;
	setp.neu.f32	%p61, %f74, 0f3F800000;
	@%p61 bra 	BB9_48;

	mov.f32 	%f1520, 0f3F800000;
	bra.uni 	BB9_63;

BB9_48:
	abs.f32 	%f75, %f74;
	setp.gtu.f32	%p62, %f75, 0f7F800000;
	@%p62 bra 	BB9_62;

	mov.f32 	%f1491, 0f40000000;
	abs.f32 	%f76, %f1491;
	setp.gtu.f32	%p63, %f76, 0f7F800000;
	@%p63 bra 	BB9_62;

	setp.eq.f32	%p64, %f76, 0f7F800000;
	@%p64 bra 	BB9_61;

	setp.eq.f32	%p65, %f75, 0f7F800000;
	@%p65 bra 	BB9_60;

	setp.eq.f32	%p66, %f74, 0f00000000;
	@%p66 bra 	BB9_59;

	setp.geu.f32	%p67, %f74, 0f00000000;
	@%p67 bra 	BB9_56;

	mov.f32 	%f1492, 0f40000000;
	cvt.rzi.f32.f32	%f574, %f1492;
	setp.eq.f32	%p68, %f574, 0f40000000;
	@%p68 bra 	BB9_56;

	mov.f32 	%f1520, 0f7FFFFFFF;
	bra.uni 	BB9_63;

BB9_56:
	mov.f32 	%f1510, 0fB5BFBE8E;
	mov.f32 	%f1509, 0fBF317200;
	setp.lt.f32	%p69, %f75, 0f00800000;
	selp.f32	%f579, 0fC3170000, 0fC2FE0000, %p69;
	mul.f32 	%f580, %f75, 0f4B800000;
	selp.f32	%f581, %f580, %f75, %p69;
	mov.b32 	 %r39, %f581;
	and.b32  	%r40, %r39, 8388607;
	or.b32  	%r41, %r40, 1065353216;
	mov.b32 	 %f582, %r41;
	shr.u32 	%r42, %r39, 23;
	cvt.rn.f32.u32	%f583, %r42;
	add.f32 	%f584, %f579, %f583;
	setp.gt.f32	%p70, %f582, 0f3FB504F3;
	mul.f32 	%f585, %f582, 0f3F000000;
	add.f32 	%f586, %f584, 0f3F800000;
	selp.f32	%f587, %f585, %f582, %p70;
	selp.f32	%f588, %f586, %f584, %p70;
	add.f32 	%f589, %f587, 0fBF800000;
	add.f32 	%f576, %f587, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f575,%f576;
	// inline asm
	add.f32 	%f590, %f589, %f589;
	mul.f32 	%f591, %f590, %f575;
	mul.f32 	%f592, %f591, %f591;
	mov.f32 	%f593, 0f3C4CAF63;
	mov.f32 	%f594, 0f3B18F0FE;
	fma.rn.f32 	%f595, %f594, %f592, %f593;
	mov.f32 	%f596, 0f3DAAAABD;
	fma.rn.f32 	%f597, %f595, %f592, %f596;
	mul.rn.f32 	%f598, %f597, %f592;
	mul.rn.f32 	%f599, %f598, %f591;
	sub.f32 	%f600, %f589, %f591;
	add.f32 	%f601, %f600, %f600;
	neg.f32 	%f602, %f591;
	fma.rn.f32 	%f603, %f602, %f589, %f601;
	mul.rn.f32 	%f604, %f575, %f603;
	add.f32 	%f605, %f591, %f599;
	sub.f32 	%f606, %f591, %f605;
	add.f32 	%f607, %f606, %f599;
	add.f32 	%f608, %f607, %f604;
	add.f32 	%f609, %f605, %f608;
	sub.f32 	%f610, %f605, %f609;
	add.f32 	%f611, %f610, %f608;
	mov.f32 	%f612, 0f3F317200;
	mul.rn.f32 	%f613, %f588, %f612;
	mov.f32 	%f614, 0f35BFBE8E;
	mul.rn.f32 	%f615, %f588, %f614;
	add.f32 	%f616, %f613, %f609;
	sub.f32 	%f617, %f613, %f616;
	add.f32 	%f618, %f617, %f609;
	add.f32 	%f619, %f618, %f611;
	add.f32 	%f620, %f619, %f615;
	add.f32 	%f621, %f616, %f620;
	sub.f32 	%f622, %f616, %f621;
	add.f32 	%f623, %f622, %f620;
	setp.gt.f32	%p71, %f76, 0f77F684DF;
	selp.f32	%f624, 0f39800000, 0f40000000, %p71;
	mul.rn.f32 	%f625, %f624, %f621;
	neg.f32 	%f626, %f625;
	fma.rn.f32 	%f627, %f624, %f621, %f626;
	fma.rn.f32 	%f628, %f624, %f623, %f627;
	mov.f32 	%f629, 0f00000000;
	fma.rn.f32 	%f630, %f629, %f621, %f628;
	add.rn.f32 	%f631, %f625, %f630;
	neg.f32 	%f632, %f631;
	add.rn.f32 	%f633, %f625, %f632;
	add.rn.f32 	%f634, %f633, %f630;
	mov.b32 	 %r43, %f631;
	setp.eq.s32	%p72, %r43, 1118925336;
	add.s32 	%r44, %r43, -1;
	mov.b32 	 %f635, %r44;
	add.f32 	%f636, %f634, 0f37000000;
	selp.f32	%f77, %f636, %f634, %p72;
	selp.f32	%f637, %f635, %f631, %p72;
	mul.f32 	%f638, %f637, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f639, %f638;
	fma.rn.f32 	%f641, %f639, %f1509, %f637;
	fma.rn.f32 	%f643, %f639, %f1510, %f641;
	mul.f32 	%f578, %f643, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f577,%f578;
	// inline asm
	add.f32 	%f644, %f639, 0f00000000;
	ex2.approx.f32 	%f645, %f644;
	mul.f32 	%f646, %f577, %f645;
	setp.lt.f32	%p73, %f637, 0fC2D20000;
	selp.f32	%f647, 0f00000000, %f646, %p73;
	setp.gt.f32	%p74, %f637, 0f42D20000;
	selp.f32	%f1519, 0f7F800000, %f647, %p74;
	setp.eq.f32	%p75, %f1519, 0f7F800000;
	@%p75 bra 	BB9_58;

	fma.rn.f32 	%f1519, %f1519, %f77, %f1519;

BB9_58:
	setp.eq.f32	%p76, %f40, 0f3F800000;
	setp.lt.f32	%p77, %f74, 0f00000000;
	and.pred  	%p78, %p77, %p76;
	mov.b32 	 %r45, %f1519;
	xor.b32  	%r46, %r45, -2147483648;
	mov.b32 	 %f648, %r46;
	selp.f32	%f1520, %f648, %f1519, %p78;
	bra.uni 	BB9_63;

BB9_59:
	setp.eq.f32	%p79, %f40, 0f3F800000;
	add.f32 	%f650, %f74, %f74;
	selp.f32	%f1520, %f650, 0f00000000, %p79;
	bra.uni 	BB9_63;

BB9_60:
	setp.eq.f32	%p80, %f40, 0f3F800000;
	setp.lt.f32	%p81, %f74, 0f00000000;
	and.pred  	%p82, %p81, %p80;
	selp.f32	%f1520, 0fFF800000, 0f7F800000, %p82;
	bra.uni 	BB9_63;

BB9_61:
	setp.gt.f32	%p83, %f75, 0f3F800000;
	selp.f32	%f651, 0f7F800000, 0f00000000, %p83;
	setp.eq.f32	%p84, %f74, 0fBF800000;
	selp.f32	%f1520, 0f3F800000, %f651, %p84;
	bra.uni 	BB9_63;

BB9_62:
	add.f32 	%f1520, %f74, 0f40000000;

BB9_63:
	mov.f32 	%f1504, 0fB5BFBE8E;
	mov.f32 	%f1503, 0fBF317200;
	ld.param.u32 	%r106, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	cvt.rn.f32.s32	%f1455, %r106;
	mul.f32 	%f87, %f70, %f35;
	mul.f32 	%f655, %f1520, 0fBF000000;
	mul.f32 	%f656, %f655, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f657, %f656;
	fma.rn.f32 	%f659, %f657, %f1503, %f655;
	fma.rn.f32 	%f661, %f657, %f1504, %f659;
	mul.f32 	%f654, %f661, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f653,%f654;
	// inline asm
	add.f32 	%f662, %f657, 0f00000000;
	ex2.approx.f32 	%f663, %f662;
	mul.f32 	%f664, %f653, %f663;
	setp.lt.f32	%p85, %f655, 0fC2D20000;
	selp.f32	%f665, 0f00000000, %f664, %p85;
	setp.gt.f32	%p86, %f655, 0f42D20000;
	selp.f32	%f88, 0f7F800000, %f665, %p86;
	sub.f32 	%f89, %f1455, %f72;
	div.rn.f32 	%f90, %f89, %f7;
	setp.neu.f32	%p87, %f90, 0f3F800000;
	@%p87 bra 	BB9_65;

	mov.f32 	%f1522, 0f3F800000;
	bra.uni 	BB9_80;

BB9_65:
	abs.f32 	%f91, %f90;
	setp.gtu.f32	%p88, %f91, 0f7F800000;
	@%p88 bra 	BB9_79;

	mov.f32 	%f1481, 0f40000000;
	abs.f32 	%f92, %f1481;
	setp.gtu.f32	%p89, %f92, 0f7F800000;
	@%p89 bra 	BB9_79;

	setp.eq.f32	%p90, %f92, 0f7F800000;
	@%p90 bra 	BB9_78;

	setp.eq.f32	%p91, %f91, 0f7F800000;
	@%p91 bra 	BB9_77;

	setp.eq.f32	%p92, %f90, 0f00000000;
	@%p92 bra 	BB9_76;

	setp.geu.f32	%p93, %f90, 0f00000000;
	@%p93 bra 	BB9_73;

	mov.f32 	%f1482, 0f40000000;
	cvt.rzi.f32.f32	%f668, %f1482;
	setp.eq.f32	%p94, %f668, 0f40000000;
	@%p94 bra 	BB9_73;

	mov.f32 	%f1522, 0f7FFFFFFF;
	bra.uni 	BB9_80;

BB9_73:
	mov.f32 	%f1506, 0fB5BFBE8E;
	mov.f32 	%f1505, 0fBF317200;
	setp.lt.f32	%p95, %f91, 0f00800000;
	selp.f32	%f673, 0fC3170000, 0fC2FE0000, %p95;
	mul.f32 	%f674, %f91, 0f4B800000;
	selp.f32	%f675, %f674, %f91, %p95;
	mov.b32 	 %r47, %f675;
	and.b32  	%r48, %r47, 8388607;
	or.b32  	%r49, %r48, 1065353216;
	mov.b32 	 %f676, %r49;
	shr.u32 	%r50, %r47, 23;
	cvt.rn.f32.u32	%f677, %r50;
	add.f32 	%f678, %f673, %f677;
	setp.gt.f32	%p96, %f676, 0f3FB504F3;
	mul.f32 	%f679, %f676, 0f3F000000;
	add.f32 	%f680, %f678, 0f3F800000;
	selp.f32	%f681, %f679, %f676, %p96;
	selp.f32	%f682, %f680, %f678, %p96;
	add.f32 	%f683, %f681, 0fBF800000;
	add.f32 	%f670, %f681, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f669,%f670;
	// inline asm
	add.f32 	%f684, %f683, %f683;
	mul.f32 	%f685, %f684, %f669;
	mul.f32 	%f686, %f685, %f685;
	mov.f32 	%f687, 0f3C4CAF63;
	mov.f32 	%f688, 0f3B18F0FE;
	fma.rn.f32 	%f689, %f688, %f686, %f687;
	mov.f32 	%f690, 0f3DAAAABD;
	fma.rn.f32 	%f691, %f689, %f686, %f690;
	mul.rn.f32 	%f692, %f691, %f686;
	mul.rn.f32 	%f693, %f692, %f685;
	sub.f32 	%f694, %f683, %f685;
	add.f32 	%f695, %f694, %f694;
	neg.f32 	%f696, %f685;
	fma.rn.f32 	%f697, %f696, %f683, %f695;
	mul.rn.f32 	%f698, %f669, %f697;
	add.f32 	%f699, %f685, %f693;
	sub.f32 	%f700, %f685, %f699;
	add.f32 	%f701, %f700, %f693;
	add.f32 	%f702, %f701, %f698;
	add.f32 	%f703, %f699, %f702;
	sub.f32 	%f704, %f699, %f703;
	add.f32 	%f705, %f704, %f702;
	mov.f32 	%f706, 0f3F317200;
	mul.rn.f32 	%f707, %f682, %f706;
	mov.f32 	%f708, 0f35BFBE8E;
	mul.rn.f32 	%f709, %f682, %f708;
	add.f32 	%f710, %f707, %f703;
	sub.f32 	%f711, %f707, %f710;
	add.f32 	%f712, %f711, %f703;
	add.f32 	%f713, %f712, %f705;
	add.f32 	%f714, %f713, %f709;
	add.f32 	%f715, %f710, %f714;
	sub.f32 	%f716, %f710, %f715;
	add.f32 	%f717, %f716, %f714;
	setp.gt.f32	%p97, %f92, 0f77F684DF;
	selp.f32	%f718, 0f39800000, 0f40000000, %p97;
	mul.rn.f32 	%f719, %f718, %f715;
	neg.f32 	%f720, %f719;
	fma.rn.f32 	%f721, %f718, %f715, %f720;
	fma.rn.f32 	%f722, %f718, %f717, %f721;
	mov.f32 	%f723, 0f00000000;
	fma.rn.f32 	%f724, %f723, %f715, %f722;
	add.rn.f32 	%f725, %f719, %f724;
	neg.f32 	%f726, %f725;
	add.rn.f32 	%f727, %f719, %f726;
	add.rn.f32 	%f728, %f727, %f724;
	mov.b32 	 %r51, %f725;
	setp.eq.s32	%p98, %r51, 1118925336;
	add.s32 	%r52, %r51, -1;
	mov.b32 	 %f729, %r52;
	add.f32 	%f730, %f728, 0f37000000;
	selp.f32	%f93, %f730, %f728, %p98;
	selp.f32	%f731, %f729, %f725, %p98;
	mul.f32 	%f732, %f731, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f733, %f732;
	fma.rn.f32 	%f735, %f733, %f1505, %f731;
	fma.rn.f32 	%f737, %f733, %f1506, %f735;
	mul.f32 	%f672, %f737, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f671,%f672;
	// inline asm
	add.f32 	%f738, %f733, 0f00000000;
	ex2.approx.f32 	%f739, %f738;
	mul.f32 	%f740, %f671, %f739;
	setp.lt.f32	%p99, %f731, 0fC2D20000;
	selp.f32	%f741, 0f00000000, %f740, %p99;
	setp.gt.f32	%p100, %f731, 0f42D20000;
	selp.f32	%f1521, 0f7F800000, %f741, %p100;
	setp.eq.f32	%p101, %f1521, 0f7F800000;
	@%p101 bra 	BB9_75;

	fma.rn.f32 	%f1521, %f1521, %f93, %f1521;

BB9_75:
	setp.eq.f32	%p102, %f40, 0f3F800000;
	setp.lt.f32	%p103, %f90, 0f00000000;
	and.pred  	%p104, %p103, %p102;
	mov.b32 	 %r53, %f1521;
	xor.b32  	%r54, %r53, -2147483648;
	mov.b32 	 %f742, %r54;
	selp.f32	%f1522, %f742, %f1521, %p104;
	bra.uni 	BB9_80;

BB9_76:
	setp.eq.f32	%p105, %f40, 0f3F800000;
	add.f32 	%f744, %f90, %f90;
	selp.f32	%f1522, %f744, 0f00000000, %p105;
	bra.uni 	BB9_80;

BB9_77:
	setp.eq.f32	%p106, %f40, 0f3F800000;
	setp.lt.f32	%p107, %f90, 0f00000000;
	and.pred  	%p108, %p107, %p106;
	selp.f32	%f1522, 0fFF800000, 0f7F800000, %p108;
	bra.uni 	BB9_80;

BB9_78:
	setp.gt.f32	%p109, %f91, 0f3F800000;
	selp.f32	%f745, 0f7F800000, 0f00000000, %p109;
	setp.eq.f32	%p110, %f90, 0fBF800000;
	selp.f32	%f1522, 0f3F800000, %f745, %p110;
	bra.uni 	BB9_80;

BB9_79:
	add.f32 	%f1522, %f90, 0f40000000;

BB9_80:
	mov.f32 	%f1498, 0fB5BFBE8E;
	mov.f32 	%f1497, 0fBF317200;
	ld.param.u64 	%rd10, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	ld.param.u64 	%rd9, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	mul.f32 	%f749, %f1522, 0fBF000000;
	mul.f32 	%f750, %f749, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f751, %f750;
	fma.rn.f32 	%f753, %f751, %f1497, %f749;
	fma.rn.f32 	%f755, %f751, %f1498, %f753;
	mul.f32 	%f748, %f755, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f747,%f748;
	// inline asm
	add.f32 	%f756, %f751, 0f00000000;
	ex2.approx.f32 	%f757, %f756;
	mul.f32 	%f758, %f747, %f757;
	setp.lt.f32	%p111, %f749, 0fC2D20000;
	selp.f32	%f759, 0f00000000, %f758, %p111;
	setp.gt.f32	%p112, %f749, 0f42D20000;
	selp.f32	%f760, 0f7F800000, %f759, %p112;
	div.rn.f32 	%f761, %f71, 0fC0206C98;
	div.rn.f32 	%f762, %f761, %f7;
	sub.f32 	%f763, %f88, %f760;
	mul.f32 	%f764, %f762, %f763;
	mul.f32 	%f765, %f764, %f21;
	st.f32 	[%rd10+4], %f765;
	mul.f32 	%f103, %f7, %f7;
	mul.f32 	%f104, %f7, 0f3F800000;
	mul.f32 	%f766, %f104, %f103;
	div.rn.f32 	%f767, %f761, %f766;
	mul.f32 	%f768, %f89, %f760;
	mul.f32 	%f769, %f73, %f88;
	sub.f32 	%f770, %f769, %f768;
	mul.f32 	%f105, %f767, %f770;
	ld.f32 	%f106, [%rd9+8];
	ld.f32 	%f107, [%rd9];
	sub.f32 	%f772, %f366, %f107;
	div.rn.f32 	%f108, %f772, %f5;
	setp.neu.f32	%p113, %f108, 0f3F800000;
	@%p113 bra 	BB9_82;

	mov.f32 	%f1524, 0f3F800000;
	bra.uni 	BB9_97;

BB9_82:
	abs.f32 	%f109, %f108;
	setp.gtu.f32	%p114, %f109, 0f7F800000;
	@%p114 bra 	BB9_96;

	mov.f32 	%f1479, 0f40000000;
	abs.f32 	%f110, %f1479;
	setp.gtu.f32	%p115, %f110, 0f7F800000;
	@%p115 bra 	BB9_96;

	setp.eq.f32	%p116, %f110, 0f7F800000;
	@%p116 bra 	BB9_95;

	setp.eq.f32	%p117, %f109, 0f7F800000;
	@%p117 bra 	BB9_94;

	setp.eq.f32	%p118, %f108, 0f00000000;
	@%p118 bra 	BB9_93;

	setp.geu.f32	%p119, %f108, 0f00000000;
	@%p119 bra 	BB9_90;

	mov.f32 	%f1480, 0f40000000;
	cvt.rzi.f32.f32	%f775, %f1480;
	setp.eq.f32	%p120, %f775, 0f40000000;
	@%p120 bra 	BB9_90;

	mov.f32 	%f1524, 0f7FFFFFFF;
	bra.uni 	BB9_97;

BB9_90:
	mov.f32 	%f1500, 0fB5BFBE8E;
	mov.f32 	%f1499, 0fBF317200;
	setp.lt.f32	%p121, %f109, 0f00800000;
	selp.f32	%f780, 0fC3170000, 0fC2FE0000, %p121;
	mul.f32 	%f781, %f109, 0f4B800000;
	selp.f32	%f782, %f781, %f109, %p121;
	mov.b32 	 %r55, %f782;
	and.b32  	%r56, %r55, 8388607;
	or.b32  	%r57, %r56, 1065353216;
	mov.b32 	 %f783, %r57;
	shr.u32 	%r58, %r55, 23;
	cvt.rn.f32.u32	%f784, %r58;
	add.f32 	%f785, %f780, %f784;
	setp.gt.f32	%p122, %f783, 0f3FB504F3;
	mul.f32 	%f786, %f783, 0f3F000000;
	add.f32 	%f787, %f785, 0f3F800000;
	selp.f32	%f788, %f786, %f783, %p122;
	selp.f32	%f789, %f787, %f785, %p122;
	add.f32 	%f790, %f788, 0fBF800000;
	add.f32 	%f777, %f788, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f776,%f777;
	// inline asm
	add.f32 	%f791, %f790, %f790;
	mul.f32 	%f792, %f791, %f776;
	mul.f32 	%f793, %f792, %f792;
	mov.f32 	%f794, 0f3C4CAF63;
	mov.f32 	%f795, 0f3B18F0FE;
	fma.rn.f32 	%f796, %f795, %f793, %f794;
	mov.f32 	%f797, 0f3DAAAABD;
	fma.rn.f32 	%f798, %f796, %f793, %f797;
	mul.rn.f32 	%f799, %f798, %f793;
	mul.rn.f32 	%f800, %f799, %f792;
	sub.f32 	%f801, %f790, %f792;
	add.f32 	%f802, %f801, %f801;
	neg.f32 	%f803, %f792;
	fma.rn.f32 	%f804, %f803, %f790, %f802;
	mul.rn.f32 	%f805, %f776, %f804;
	add.f32 	%f806, %f792, %f800;
	sub.f32 	%f807, %f792, %f806;
	add.f32 	%f808, %f807, %f800;
	add.f32 	%f809, %f808, %f805;
	add.f32 	%f810, %f806, %f809;
	sub.f32 	%f811, %f806, %f810;
	add.f32 	%f812, %f811, %f809;
	mov.f32 	%f813, 0f3F317200;
	mul.rn.f32 	%f814, %f789, %f813;
	mov.f32 	%f815, 0f35BFBE8E;
	mul.rn.f32 	%f816, %f789, %f815;
	add.f32 	%f817, %f814, %f810;
	sub.f32 	%f818, %f814, %f817;
	add.f32 	%f819, %f818, %f810;
	add.f32 	%f820, %f819, %f812;
	add.f32 	%f821, %f820, %f816;
	add.f32 	%f822, %f817, %f821;
	sub.f32 	%f823, %f817, %f822;
	add.f32 	%f824, %f823, %f821;
	setp.gt.f32	%p123, %f110, 0f77F684DF;
	selp.f32	%f825, 0f39800000, 0f40000000, %p123;
	mul.rn.f32 	%f826, %f825, %f822;
	neg.f32 	%f827, %f826;
	fma.rn.f32 	%f828, %f825, %f822, %f827;
	fma.rn.f32 	%f829, %f825, %f824, %f828;
	mov.f32 	%f830, 0f00000000;
	fma.rn.f32 	%f831, %f830, %f822, %f829;
	add.rn.f32 	%f832, %f826, %f831;
	neg.f32 	%f833, %f832;
	add.rn.f32 	%f834, %f826, %f833;
	add.rn.f32 	%f835, %f834, %f831;
	mov.b32 	 %r59, %f832;
	setp.eq.s32	%p124, %r59, 1118925336;
	add.s32 	%r60, %r59, -1;
	mov.b32 	 %f836, %r60;
	add.f32 	%f837, %f835, 0f37000000;
	selp.f32	%f111, %f837, %f835, %p124;
	selp.f32	%f838, %f836, %f832, %p124;
	mul.f32 	%f839, %f838, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f840, %f839;
	fma.rn.f32 	%f842, %f840, %f1499, %f838;
	fma.rn.f32 	%f844, %f840, %f1500, %f842;
	mul.f32 	%f779, %f844, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f778,%f779;
	// inline asm
	add.f32 	%f845, %f840, 0f00000000;
	ex2.approx.f32 	%f846, %f845;
	mul.f32 	%f847, %f778, %f846;
	setp.lt.f32	%p125, %f838, 0fC2D20000;
	selp.f32	%f848, 0f00000000, %f847, %p125;
	setp.gt.f32	%p126, %f838, 0f42D20000;
	selp.f32	%f1523, 0f7F800000, %f848, %p126;
	setp.eq.f32	%p127, %f1523, 0f7F800000;
	@%p127 bra 	BB9_92;

	fma.rn.f32 	%f1523, %f1523, %f111, %f1523;

BB9_92:
	setp.eq.f32	%p128, %f40, 0f3F800000;
	setp.lt.f32	%p129, %f108, 0f00000000;
	and.pred  	%p130, %p129, %p128;
	mov.b32 	 %r61, %f1523;
	xor.b32  	%r62, %r61, -2147483648;
	mov.b32 	 %f849, %r62;
	selp.f32	%f1524, %f849, %f1523, %p130;
	bra.uni 	BB9_97;

BB9_93:
	setp.eq.f32	%p131, %f40, 0f3F800000;
	add.f32 	%f851, %f108, %f108;
	selp.f32	%f1524, %f851, 0f00000000, %p131;
	bra.uni 	BB9_97;

BB9_94:
	setp.eq.f32	%p132, %f40, 0f3F800000;
	setp.lt.f32	%p133, %f108, 0f00000000;
	and.pred  	%p134, %p133, %p132;
	selp.f32	%f1524, 0fFF800000, 0f7F800000, %p134;
	bra.uni 	BB9_97;

BB9_95:
	setp.gt.f32	%p135, %f109, 0f3F800000;
	selp.f32	%f852, 0f7F800000, 0f00000000, %p135;
	setp.eq.f32	%p136, %f108, 0fBF800000;
	selp.f32	%f1524, 0f3F800000, %f852, %p136;
	bra.uni 	BB9_97;

BB9_96:
	add.f32 	%f1524, %f108, 0f40000000;

BB9_97:
	mov.f32 	%f1494, 0fB5BFBE8E;
	mov.f32 	%f1493, 0fBF317200;
	ld.param.u32 	%r103, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	cvt.rn.f32.s32	%f1436, %r103;
	mul.f32 	%f121, %f105, %f21;
	mul.f32 	%f856, %f1524, 0fBF000000;
	mul.f32 	%f857, %f856, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f858, %f857;
	fma.rn.f32 	%f860, %f858, %f1493, %f856;
	fma.rn.f32 	%f862, %f858, %f1494, %f860;
	mul.f32 	%f855, %f862, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f854,%f855;
	// inline asm
	add.f32 	%f863, %f858, 0f00000000;
	ex2.approx.f32 	%f864, %f863;
	mul.f32 	%f865, %f854, %f864;
	setp.lt.f32	%p137, %f856, 0fC2D20000;
	selp.f32	%f866, 0f00000000, %f865, %p137;
	setp.gt.f32	%p138, %f856, 0f42D20000;
	selp.f32	%f122, 0f7F800000, %f866, %p138;
	sub.f32 	%f123, %f1436, %f107;
	div.rn.f32 	%f124, %f123, %f5;
	setp.neu.f32	%p139, %f124, 0f3F800000;
	@%p139 bra 	BB9_99;

	mov.f32 	%f1526, 0f3F800000;
	bra.uni 	BB9_114;

BB9_99:
	abs.f32 	%f125, %f124;
	setp.gtu.f32	%p140, %f125, 0f7F800000;
	@%p140 bra 	BB9_113;

	mov.f32 	%f1473, 0f40000000;
	abs.f32 	%f126, %f1473;
	setp.gtu.f32	%p141, %f126, 0f7F800000;
	@%p141 bra 	BB9_113;

	setp.eq.f32	%p142, %f126, 0f7F800000;
	@%p142 bra 	BB9_112;

	setp.eq.f32	%p143, %f125, 0f7F800000;
	@%p143 bra 	BB9_111;

	setp.eq.f32	%p144, %f124, 0f00000000;
	@%p144 bra 	BB9_110;

	setp.geu.f32	%p145, %f124, 0f00000000;
	@%p145 bra 	BB9_107;

	mov.f32 	%f1474, 0f40000000;
	cvt.rzi.f32.f32	%f869, %f1474;
	setp.eq.f32	%p146, %f869, 0f40000000;
	@%p146 bra 	BB9_107;

	mov.f32 	%f1526, 0f7FFFFFFF;
	bra.uni 	BB9_114;

BB9_107:
	mov.f32 	%f1496, 0fB5BFBE8E;
	mov.f32 	%f1495, 0fBF317200;
	setp.lt.f32	%p147, %f125, 0f00800000;
	selp.f32	%f874, 0fC3170000, 0fC2FE0000, %p147;
	mul.f32 	%f875, %f125, 0f4B800000;
	selp.f32	%f876, %f875, %f125, %p147;
	mov.b32 	 %r63, %f876;
	and.b32  	%r64, %r63, 8388607;
	or.b32  	%r65, %r64, 1065353216;
	mov.b32 	 %f877, %r65;
	shr.u32 	%r66, %r63, 23;
	cvt.rn.f32.u32	%f878, %r66;
	add.f32 	%f879, %f874, %f878;
	setp.gt.f32	%p148, %f877, 0f3FB504F3;
	mul.f32 	%f880, %f877, 0f3F000000;
	add.f32 	%f881, %f879, 0f3F800000;
	selp.f32	%f882, %f880, %f877, %p148;
	selp.f32	%f883, %f881, %f879, %p148;
	add.f32 	%f884, %f882, 0fBF800000;
	add.f32 	%f871, %f882, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f870,%f871;
	// inline asm
	add.f32 	%f885, %f884, %f884;
	mul.f32 	%f886, %f885, %f870;
	mul.f32 	%f887, %f886, %f886;
	mov.f32 	%f888, 0f3C4CAF63;
	mov.f32 	%f889, 0f3B18F0FE;
	fma.rn.f32 	%f890, %f889, %f887, %f888;
	mov.f32 	%f891, 0f3DAAAABD;
	fma.rn.f32 	%f892, %f890, %f887, %f891;
	mul.rn.f32 	%f893, %f892, %f887;
	mul.rn.f32 	%f894, %f893, %f886;
	sub.f32 	%f895, %f884, %f886;
	add.f32 	%f896, %f895, %f895;
	neg.f32 	%f897, %f886;
	fma.rn.f32 	%f898, %f897, %f884, %f896;
	mul.rn.f32 	%f899, %f870, %f898;
	add.f32 	%f900, %f886, %f894;
	sub.f32 	%f901, %f886, %f900;
	add.f32 	%f902, %f901, %f894;
	add.f32 	%f903, %f902, %f899;
	add.f32 	%f904, %f900, %f903;
	sub.f32 	%f905, %f900, %f904;
	add.f32 	%f906, %f905, %f903;
	mov.f32 	%f907, 0f3F317200;
	mul.rn.f32 	%f908, %f883, %f907;
	mov.f32 	%f909, 0f35BFBE8E;
	mul.rn.f32 	%f910, %f883, %f909;
	add.f32 	%f911, %f908, %f904;
	sub.f32 	%f912, %f908, %f911;
	add.f32 	%f913, %f912, %f904;
	add.f32 	%f914, %f913, %f906;
	add.f32 	%f915, %f914, %f910;
	add.f32 	%f916, %f911, %f915;
	sub.f32 	%f917, %f911, %f916;
	add.f32 	%f918, %f917, %f915;
	setp.gt.f32	%p149, %f126, 0f77F684DF;
	selp.f32	%f919, 0f39800000, 0f40000000, %p149;
	mul.rn.f32 	%f920, %f919, %f916;
	neg.f32 	%f921, %f920;
	fma.rn.f32 	%f922, %f919, %f916, %f921;
	fma.rn.f32 	%f923, %f919, %f918, %f922;
	mov.f32 	%f924, 0f00000000;
	fma.rn.f32 	%f925, %f924, %f916, %f923;
	add.rn.f32 	%f926, %f920, %f925;
	neg.f32 	%f927, %f926;
	add.rn.f32 	%f928, %f920, %f927;
	add.rn.f32 	%f929, %f928, %f925;
	mov.b32 	 %r67, %f926;
	setp.eq.s32	%p150, %r67, 1118925336;
	add.s32 	%r68, %r67, -1;
	mov.b32 	 %f930, %r68;
	add.f32 	%f931, %f929, 0f37000000;
	selp.f32	%f127, %f931, %f929, %p150;
	selp.f32	%f932, %f930, %f926, %p150;
	mul.f32 	%f933, %f932, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f934, %f933;
	fma.rn.f32 	%f936, %f934, %f1495, %f932;
	fma.rn.f32 	%f938, %f934, %f1496, %f936;
	mul.f32 	%f873, %f938, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f872,%f873;
	// inline asm
	add.f32 	%f939, %f934, 0f00000000;
	ex2.approx.f32 	%f940, %f939;
	mul.f32 	%f941, %f872, %f940;
	setp.lt.f32	%p151, %f932, 0fC2D20000;
	selp.f32	%f942, 0f00000000, %f941, %p151;
	setp.gt.f32	%p152, %f932, 0f42D20000;
	selp.f32	%f1525, 0f7F800000, %f942, %p152;
	setp.eq.f32	%p153, %f1525, 0f7F800000;
	@%p153 bra 	BB9_109;

	fma.rn.f32 	%f1525, %f1525, %f127, %f1525;

BB9_109:
	setp.eq.f32	%p154, %f40, 0f3F800000;
	setp.lt.f32	%p155, %f124, 0f00000000;
	and.pred  	%p156, %p155, %p154;
	mov.b32 	 %r69, %f1525;
	xor.b32  	%r70, %r69, -2147483648;
	mov.b32 	 %f943, %r70;
	selp.f32	%f1526, %f943, %f1525, %p156;
	bra.uni 	BB9_114;

BB9_110:
	setp.eq.f32	%p157, %f40, 0f3F800000;
	add.f32 	%f945, %f124, %f124;
	selp.f32	%f1526, %f945, 0f00000000, %p157;
	bra.uni 	BB9_114;

BB9_111:
	setp.eq.f32	%p158, %f40, 0f3F800000;
	setp.lt.f32	%p159, %f124, 0f00000000;
	and.pred  	%p160, %p159, %p158;
	selp.f32	%f1526, 0fFF800000, 0f7F800000, %p160;
	bra.uni 	BB9_114;

BB9_112:
	setp.gt.f32	%p161, %f125, 0f3F800000;
	selp.f32	%f946, 0f7F800000, 0f00000000, %p161;
	setp.eq.f32	%p162, %f124, 0fBF800000;
	selp.f32	%f1526, 0f3F800000, %f946, %p162;
	bra.uni 	BB9_114;

BB9_113:
	add.f32 	%f1526, %f124, 0f40000000;

BB9_114:
	mov.f32 	%f1488, 0fB5BFBE8E;
	mov.f32 	%f1487, 0fBF317200;
	ld.param.u64 	%rd7, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	mul.f32 	%f950, %f1526, 0fBF000000;
	mul.f32 	%f951, %f950, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f952, %f951;
	fma.rn.f32 	%f954, %f952, %f1487, %f950;
	fma.rn.f32 	%f956, %f952, %f1488, %f954;
	mul.f32 	%f949, %f956, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f948,%f949;
	// inline asm
	add.f32 	%f957, %f952, 0f00000000;
	ex2.approx.f32 	%f958, %f957;
	mul.f32 	%f959, %f948, %f958;
	setp.lt.f32	%p163, %f950, 0fC2D20000;
	selp.f32	%f960, 0f00000000, %f959, %p163;
	setp.gt.f32	%p164, %f950, 0f42D20000;
	selp.f32	%f961, 0f7F800000, %f960, %p164;
	neg.f32 	%f962, %f106;
	div.rn.f32 	%f137, %f962, 0f40206C98;
	div.rn.f32 	%f963, %f137, %f5;
	div.rn.f32 	%f964, %f963, %f5;
	add.f32 	%f965, %f123, 0f3F800000;
	mul.f32 	%f966, %f122, %f965;
	mul.f32 	%f967, %f961, %f123;
	sub.f32 	%f968, %f966, %f967;
	mul.f32 	%f969, %f964, %f968;
	mul.f32 	%f138, %f969, %f35;
	mov.f32 	%f970, 0fC0000000;
	div.rn.f32 	%f971, %f970, %f5;
	mul.f32 	%f972, %f971, %f138;
	mul.f32 	%f973, %f68, %f68;
	mul.f32 	%f974, %f69, %f973;
	mul.f32 	%f975, %f965, 0f3F800000;
	mul.f32 	%f976, %f965, %f965;
	mul.f32 	%f977, %f975, %f976;
	div.rn.f32 	%f139, %f106, 0f40206C98;
	div.rn.f32 	%f978, %f139, %f974;
	mul.f32 	%f979, %f123, %f123;
	mul.f32 	%f980, %f123, 0f3F800000;
	mul.f32 	%f981, %f980, %f979;
	mul.f32 	%f982, %f122, %f977;
	mul.f32 	%f983, %f961, %f981;
	sub.f32 	%f984, %f982, %f983;
	mul.f32 	%f985, %f978, %f984;
	mul.f32 	%f986, %f985, %f35;
	sub.f32 	%f140, %f972, %f986;
	ld.f32 	%f141, [%rd7+4];
	sub.f32 	%f988, %f571, %f141;
	div.rn.f32 	%f142, %f988, %f7;
	setp.neu.f32	%p165, %f142, 0f3F800000;
	@%p165 bra 	BB9_116;

	mov.f32 	%f1528, 0f3F800000;
	bra.uni 	BB9_131;

BB9_116:
	abs.f32 	%f143, %f142;
	setp.gtu.f32	%p166, %f143, 0f7F800000;
	@%p166 bra 	BB9_130;

	mov.f32 	%f1467, 0f40000000;
	abs.f32 	%f144, %f1467;
	setp.gtu.f32	%p167, %f144, 0f7F800000;
	@%p167 bra 	BB9_130;

	setp.eq.f32	%p168, %f144, 0f7F800000;
	@%p168 bra 	BB9_129;

	setp.eq.f32	%p169, %f143, 0f7F800000;
	@%p169 bra 	BB9_128;

	setp.eq.f32	%p170, %f142, 0f00000000;
	@%p170 bra 	BB9_127;

	setp.geu.f32	%p171, %f142, 0f00000000;
	@%p171 bra 	BB9_124;

	mov.f32 	%f1471, 0f40000000;
	cvt.rzi.f32.f32	%f991, %f1471;
	setp.eq.f32	%p172, %f991, 0f40000000;
	@%p172 bra 	BB9_124;

	mov.f32 	%f1528, 0f7FFFFFFF;
	bra.uni 	BB9_131;

BB9_124:
	mov.f32 	%f1490, 0fB5BFBE8E;
	mov.f32 	%f1489, 0fBF317200;
	setp.lt.f32	%p173, %f143, 0f00800000;
	selp.f32	%f996, 0fC3170000, 0fC2FE0000, %p173;
	mul.f32 	%f997, %f143, 0f4B800000;
	selp.f32	%f998, %f997, %f143, %p173;
	mov.b32 	 %r71, %f998;
	and.b32  	%r72, %r71, 8388607;
	or.b32  	%r73, %r72, 1065353216;
	mov.b32 	 %f999, %r73;
	shr.u32 	%r74, %r71, 23;
	cvt.rn.f32.u32	%f1000, %r74;
	add.f32 	%f1001, %f996, %f1000;
	setp.gt.f32	%p174, %f999, 0f3FB504F3;
	mul.f32 	%f1002, %f999, 0f3F000000;
	add.f32 	%f1003, %f1001, 0f3F800000;
	selp.f32	%f1004, %f1002, %f999, %p174;
	selp.f32	%f1005, %f1003, %f1001, %p174;
	add.f32 	%f1006, %f1004, 0fBF800000;
	add.f32 	%f993, %f1004, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f992,%f993;
	// inline asm
	add.f32 	%f1007, %f1006, %f1006;
	mul.f32 	%f1008, %f1007, %f992;
	mul.f32 	%f1009, %f1008, %f1008;
	mov.f32 	%f1010, 0f3C4CAF63;
	mov.f32 	%f1011, 0f3B18F0FE;
	fma.rn.f32 	%f1012, %f1011, %f1009, %f1010;
	mov.f32 	%f1013, 0f3DAAAABD;
	fma.rn.f32 	%f1014, %f1012, %f1009, %f1013;
	mul.rn.f32 	%f1015, %f1014, %f1009;
	mul.rn.f32 	%f1016, %f1015, %f1008;
	sub.f32 	%f1017, %f1006, %f1008;
	add.f32 	%f1018, %f1017, %f1017;
	neg.f32 	%f1019, %f1008;
	fma.rn.f32 	%f1020, %f1019, %f1006, %f1018;
	mul.rn.f32 	%f1021, %f992, %f1020;
	add.f32 	%f1022, %f1008, %f1016;
	sub.f32 	%f1023, %f1008, %f1022;
	add.f32 	%f1024, %f1023, %f1016;
	add.f32 	%f1025, %f1024, %f1021;
	add.f32 	%f1026, %f1022, %f1025;
	sub.f32 	%f1027, %f1022, %f1026;
	add.f32 	%f1028, %f1027, %f1025;
	mov.f32 	%f1029, 0f3F317200;
	mul.rn.f32 	%f1030, %f1005, %f1029;
	mov.f32 	%f1031, 0f35BFBE8E;
	mul.rn.f32 	%f1032, %f1005, %f1031;
	add.f32 	%f1033, %f1030, %f1026;
	sub.f32 	%f1034, %f1030, %f1033;
	add.f32 	%f1035, %f1034, %f1026;
	add.f32 	%f1036, %f1035, %f1028;
	add.f32 	%f1037, %f1036, %f1032;
	add.f32 	%f1038, %f1033, %f1037;
	sub.f32 	%f1039, %f1033, %f1038;
	add.f32 	%f1040, %f1039, %f1037;
	setp.gt.f32	%p175, %f144, 0f77F684DF;
	selp.f32	%f1041, 0f39800000, 0f40000000, %p175;
	mul.rn.f32 	%f1042, %f1041, %f1038;
	neg.f32 	%f1043, %f1042;
	fma.rn.f32 	%f1044, %f1041, %f1038, %f1043;
	fma.rn.f32 	%f1045, %f1041, %f1040, %f1044;
	mov.f32 	%f1046, 0f00000000;
	fma.rn.f32 	%f1047, %f1046, %f1038, %f1045;
	add.rn.f32 	%f1048, %f1042, %f1047;
	neg.f32 	%f1049, %f1048;
	add.rn.f32 	%f1050, %f1042, %f1049;
	add.rn.f32 	%f1051, %f1050, %f1047;
	mov.b32 	 %r75, %f1048;
	setp.eq.s32	%p176, %r75, 1118925336;
	add.s32 	%r76, %r75, -1;
	mov.b32 	 %f1052, %r76;
	add.f32 	%f1053, %f1051, 0f37000000;
	selp.f32	%f145, %f1053, %f1051, %p176;
	selp.f32	%f1054, %f1052, %f1048, %p176;
	mul.f32 	%f1055, %f1054, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1056, %f1055;
	fma.rn.f32 	%f1058, %f1056, %f1489, %f1054;
	fma.rn.f32 	%f1060, %f1056, %f1490, %f1058;
	mul.f32 	%f995, %f1060, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f994,%f995;
	// inline asm
	add.f32 	%f1061, %f1056, 0f00000000;
	ex2.approx.f32 	%f1062, %f1061;
	mul.f32 	%f1063, %f994, %f1062;
	setp.lt.f32	%p177, %f1054, 0fC2D20000;
	selp.f32	%f1064, 0f00000000, %f1063, %p177;
	setp.gt.f32	%p178, %f1054, 0f42D20000;
	selp.f32	%f1527, 0f7F800000, %f1064, %p178;
	setp.eq.f32	%p179, %f1527, 0f7F800000;
	@%p179 bra 	BB9_126;

	fma.rn.f32 	%f1527, %f1527, %f145, %f1527;

BB9_126:
	setp.eq.f32	%p180, %f40, 0f3F800000;
	setp.lt.f32	%p181, %f142, 0f00000000;
	and.pred  	%p182, %p181, %p180;
	mov.b32 	 %r77, %f1527;
	xor.b32  	%r78, %r77, -2147483648;
	mov.b32 	 %f1065, %r78;
	selp.f32	%f1528, %f1065, %f1527, %p182;
	bra.uni 	BB9_131;

BB9_127:
	setp.eq.f32	%p183, %f40, 0f3F800000;
	add.f32 	%f1067, %f142, %f142;
	selp.f32	%f1528, %f1067, 0f00000000, %p183;
	bra.uni 	BB9_131;

BB9_128:
	setp.eq.f32	%p184, %f40, 0f3F800000;
	setp.lt.f32	%p185, %f142, 0f00000000;
	and.pred  	%p186, %p185, %p184;
	selp.f32	%f1528, 0fFF800000, 0f7F800000, %p186;
	bra.uni 	BB9_131;

BB9_129:
	setp.gt.f32	%p187, %f143, 0f3F800000;
	selp.f32	%f1068, 0f7F800000, 0f00000000, %p187;
	setp.eq.f32	%p188, %f142, 0fBF800000;
	selp.f32	%f1528, 0f3F800000, %f1068, %p188;
	bra.uni 	BB9_131;

BB9_130:
	add.f32 	%f1528, %f142, 0f40000000;

BB9_131:
	mov.f32 	%f1484, 0fB5BFBE8E;
	mov.f32 	%f1483, 0fBF317200;
	ld.param.u32 	%r104, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	cvt.rn.f32.s32	%f1437, %r104;
	mul.f32 	%f1072, %f1528, 0fBF000000;
	mul.f32 	%f1073, %f1072, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1074, %f1073;
	fma.rn.f32 	%f1076, %f1074, %f1483, %f1072;
	fma.rn.f32 	%f1078, %f1074, %f1484, %f1076;
	mul.f32 	%f1071, %f1078, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1070,%f1071;
	// inline asm
	add.f32 	%f1079, %f1074, 0f00000000;
	ex2.approx.f32 	%f1080, %f1079;
	mul.f32 	%f1081, %f1070, %f1080;
	setp.lt.f32	%p189, %f1072, 0fC2D20000;
	selp.f32	%f1082, 0f00000000, %f1081, %p189;
	setp.gt.f32	%p190, %f1072, 0f42D20000;
	selp.f32	%f155, 0f7F800000, %f1082, %p190;
	sub.f32 	%f156, %f1437, %f141;
	div.rn.f32 	%f157, %f156, %f7;
	setp.neu.f32	%p191, %f157, 0f3F800000;
	@%p191 bra 	BB9_133;

	mov.f32 	%f1530, 0f3F800000;
	bra.uni 	BB9_148;

BB9_133:
	abs.f32 	%f158, %f157;
	setp.gtu.f32	%p192, %f158, 0f7F800000;
	@%p192 bra 	BB9_147;

	mov.f32 	%f1456, 0f40000000;
	abs.f32 	%f159, %f1456;
	setp.gtu.f32	%p193, %f159, 0f7F800000;
	@%p193 bra 	BB9_147;

	setp.eq.f32	%p194, %f159, 0f7F800000;
	@%p194 bra 	BB9_146;

	setp.eq.f32	%p195, %f158, 0f7F800000;
	@%p195 bra 	BB9_145;

	setp.eq.f32	%p196, %f157, 0f00000000;
	@%p196 bra 	BB9_144;

	setp.geu.f32	%p197, %f157, 0f00000000;
	@%p197 bra 	BB9_141;

	mov.f32 	%f1459, 0f40000000;
	cvt.rzi.f32.f32	%f1085, %f1459;
	setp.eq.f32	%p198, %f1085, 0f40000000;
	@%p198 bra 	BB9_141;

	mov.f32 	%f1530, 0f7FFFFFFF;
	bra.uni 	BB9_148;

BB9_141:
	mov.f32 	%f1486, 0fB5BFBE8E;
	mov.f32 	%f1485, 0fBF317200;
	setp.lt.f32	%p199, %f158, 0f00800000;
	selp.f32	%f1090, 0fC3170000, 0fC2FE0000, %p199;
	mul.f32 	%f1091, %f158, 0f4B800000;
	selp.f32	%f1092, %f1091, %f158, %p199;
	mov.b32 	 %r79, %f1092;
	and.b32  	%r80, %r79, 8388607;
	or.b32  	%r81, %r80, 1065353216;
	mov.b32 	 %f1093, %r81;
	shr.u32 	%r82, %r79, 23;
	cvt.rn.f32.u32	%f1094, %r82;
	add.f32 	%f1095, %f1090, %f1094;
	setp.gt.f32	%p200, %f1093, 0f3FB504F3;
	mul.f32 	%f1096, %f1093, 0f3F000000;
	add.f32 	%f1097, %f1095, 0f3F800000;
	selp.f32	%f1098, %f1096, %f1093, %p200;
	selp.f32	%f1099, %f1097, %f1095, %p200;
	add.f32 	%f1100, %f1098, 0fBF800000;
	add.f32 	%f1087, %f1098, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1086,%f1087;
	// inline asm
	add.f32 	%f1101, %f1100, %f1100;
	mul.f32 	%f1102, %f1101, %f1086;
	mul.f32 	%f1103, %f1102, %f1102;
	mov.f32 	%f1104, 0f3C4CAF63;
	mov.f32 	%f1105, 0f3B18F0FE;
	fma.rn.f32 	%f1106, %f1105, %f1103, %f1104;
	mov.f32 	%f1107, 0f3DAAAABD;
	fma.rn.f32 	%f1108, %f1106, %f1103, %f1107;
	mul.rn.f32 	%f1109, %f1108, %f1103;
	mul.rn.f32 	%f1110, %f1109, %f1102;
	sub.f32 	%f1111, %f1100, %f1102;
	add.f32 	%f1112, %f1111, %f1111;
	neg.f32 	%f1113, %f1102;
	fma.rn.f32 	%f1114, %f1113, %f1100, %f1112;
	mul.rn.f32 	%f1115, %f1086, %f1114;
	add.f32 	%f1116, %f1102, %f1110;
	sub.f32 	%f1117, %f1102, %f1116;
	add.f32 	%f1118, %f1117, %f1110;
	add.f32 	%f1119, %f1118, %f1115;
	add.f32 	%f1120, %f1116, %f1119;
	sub.f32 	%f1121, %f1116, %f1120;
	add.f32 	%f1122, %f1121, %f1119;
	mov.f32 	%f1123, 0f3F317200;
	mul.rn.f32 	%f1124, %f1099, %f1123;
	mov.f32 	%f1125, 0f35BFBE8E;
	mul.rn.f32 	%f1126, %f1099, %f1125;
	add.f32 	%f1127, %f1124, %f1120;
	sub.f32 	%f1128, %f1124, %f1127;
	add.f32 	%f1129, %f1128, %f1120;
	add.f32 	%f1130, %f1129, %f1122;
	add.f32 	%f1131, %f1130, %f1126;
	add.f32 	%f1132, %f1127, %f1131;
	sub.f32 	%f1133, %f1127, %f1132;
	add.f32 	%f1134, %f1133, %f1131;
	setp.gt.f32	%p201, %f159, 0f77F684DF;
	selp.f32	%f1135, 0f39800000, 0f40000000, %p201;
	mul.rn.f32 	%f1136, %f1135, %f1132;
	neg.f32 	%f1137, %f1136;
	fma.rn.f32 	%f1138, %f1135, %f1132, %f1137;
	fma.rn.f32 	%f1139, %f1135, %f1134, %f1138;
	mov.f32 	%f1140, 0f00000000;
	fma.rn.f32 	%f1141, %f1140, %f1132, %f1139;
	add.rn.f32 	%f1142, %f1136, %f1141;
	neg.f32 	%f1143, %f1142;
	add.rn.f32 	%f1144, %f1136, %f1143;
	add.rn.f32 	%f1145, %f1144, %f1141;
	mov.b32 	 %r83, %f1142;
	setp.eq.s32	%p202, %r83, 1118925336;
	add.s32 	%r84, %r83, -1;
	mov.b32 	 %f1146, %r84;
	add.f32 	%f1147, %f1145, 0f37000000;
	selp.f32	%f160, %f1147, %f1145, %p202;
	selp.f32	%f1148, %f1146, %f1142, %p202;
	mul.f32 	%f1149, %f1148, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1150, %f1149;
	fma.rn.f32 	%f1152, %f1150, %f1485, %f1148;
	fma.rn.f32 	%f1154, %f1150, %f1486, %f1152;
	mul.f32 	%f1089, %f1154, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1088,%f1089;
	// inline asm
	add.f32 	%f1155, %f1150, 0f00000000;
	ex2.approx.f32 	%f1156, %f1155;
	mul.f32 	%f1157, %f1088, %f1156;
	setp.lt.f32	%p203, %f1148, 0fC2D20000;
	selp.f32	%f1158, 0f00000000, %f1157, %p203;
	setp.gt.f32	%p204, %f1148, 0f42D20000;
	selp.f32	%f1529, 0f7F800000, %f1158, %p204;
	setp.eq.f32	%p205, %f1529, 0f7F800000;
	@%p205 bra 	BB9_143;

	fma.rn.f32 	%f1529, %f1529, %f160, %f1529;

BB9_143:
	setp.eq.f32	%p206, %f40, 0f3F800000;
	setp.lt.f32	%p207, %f157, 0f00000000;
	and.pred  	%p208, %p207, %p206;
	mov.b32 	 %r85, %f1529;
	xor.b32  	%r86, %r85, -2147483648;
	mov.b32 	 %f1159, %r86;
	selp.f32	%f1530, %f1159, %f1529, %p208;
	bra.uni 	BB9_148;

BB9_144:
	setp.eq.f32	%p209, %f40, 0f3F800000;
	add.f32 	%f1161, %f157, %f157;
	selp.f32	%f1530, %f1161, 0f00000000, %p209;
	bra.uni 	BB9_148;

BB9_145:
	setp.eq.f32	%p210, %f40, 0f3F800000;
	setp.lt.f32	%p211, %f157, 0f00000000;
	and.pred  	%p212, %p211, %p210;
	selp.f32	%f1530, 0fFF800000, 0f7F800000, %p212;
	bra.uni 	BB9_148;

BB9_146:
	setp.gt.f32	%p213, %f158, 0f3F800000;
	selp.f32	%f1162, 0f7F800000, 0f00000000, %p213;
	setp.eq.f32	%p214, %f157, 0fBF800000;
	selp.f32	%f1530, 0f3F800000, %f1162, %p214;
	bra.uni 	BB9_148;

BB9_147:
	add.f32 	%f1530, %f157, 0f40000000;

BB9_148:
	mov.f32 	%f1476, 0fB5BFBE8E;
	mov.f32 	%f1475, 0fBF317200;
	ld.param.f32 	%f1470, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	add.f32 	%f1469, %f1, %f1470;
	sub.f32 	%f1468, %f1, %f1470;
	mov.f32 	%f1457, 0fC0000000;
	ld.param.u64 	%rd8, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	sqrt.rn.f32 	%f1446, %f3;
	sqrt.rn.f32 	%f1445, %f2;
	ld.param.f32 	%f1444, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f1443, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f1442, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f1441, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f1440, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.f32 	%f1439, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f1438, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	mul.f32 	%f1166, %f1530, 0fBF000000;
	mul.f32 	%f1167, %f1166, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1168, %f1167;
	fma.rn.f32 	%f1170, %f1168, %f1475, %f1166;
	fma.rn.f32 	%f1172, %f1168, %f1476, %f1170;
	mul.f32 	%f1165, %f1172, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1164,%f1165;
	// inline asm
	add.f32 	%f1173, %f1168, 0f00000000;
	ex2.approx.f32 	%f1174, %f1173;
	mul.f32 	%f1175, %f1164, %f1174;
	setp.lt.f32	%p215, %f1166, 0fC2D20000;
	selp.f32	%f1176, 0f00000000, %f1175, %p215;
	setp.gt.f32	%p216, %f1166, 0f42D20000;
	selp.f32	%f1177, 0f7F800000, %f1176, %p216;
	div.rn.f32 	%f1178, %f137, %f7;
	div.rn.f32 	%f1179, %f1178, %f7;
	add.f32 	%f1180, %f156, 0f3F800000;
	mul.f32 	%f1181, %f155, %f1180;
	mul.f32 	%f1182, %f1177, %f156;
	sub.f32 	%f1183, %f1181, %f1182;
	mul.f32 	%f1184, %f1179, %f1183;
	mul.f32 	%f170, %f1184, %f21;
	div.rn.f32 	%f1186, %f1457, %f7;
	mul.f32 	%f1187, %f1186, %f170;
	mul.f32 	%f1188, %f103, %f103;
	mul.f32 	%f1189, %f104, %f1188;
	mul.f32 	%f1190, %f1180, 0f3F800000;
	mul.f32 	%f1191, %f1180, %f1180;
	mul.f32 	%f1192, %f1190, %f1191;
	div.rn.f32 	%f1193, %f139, %f1189;
	mul.f32 	%f1194, %f156, %f156;
	mul.f32 	%f1195, %f156, 0f3F800000;
	mul.f32 	%f1196, %f1195, %f1194;
	mul.f32 	%f1197, %f155, %f1192;
	mul.f32 	%f1198, %f1177, %f1196;
	sub.f32 	%f1199, %f1197, %f1198;
	mul.f32 	%f1200, %f1193, %f1199;
	mul.f32 	%f1201, %f1200, %f21;
	sub.f32 	%f171, %f1187, %f1201;
	mul.f32 	%f1202, %f1438, 0f3F000000;
	div.rn.f32 	%f172, %f1202, %f1445;
	mul.f32 	%f1203, %f1439, 0f3F000000;
	div.rn.f32 	%f173, %f1203, %f1446;
	add.f32 	%f1205, %f1468, %f1468;
	mul.f32 	%f174, %f1440, %f1440;
	div.rn.f32 	%f1206, %f1205, %f174;
	mul.f32 	%f1207, %f1468, 0f3F800000;
	mul.f32 	%f1208, %f1468, %f1468;
	mul.f32 	%f175, %f1208, 0f3F800000;
	mul.f32 	%f1209, %f1441, 0f40400000;
	mul.f32 	%f1210, %f1209, %f175;
	mul.f32 	%f176, %f174, %f1440;
	div.rn.f32 	%f1211, %f1210, %f176;
	add.f32 	%f1212, %f1206, %f1211;
	mul.f32 	%f1213, %f1207, %f1208;
	mul.f32 	%f1214, %f1442, 0f40800000;
	mul.f32 	%f1215, %f1214, %f1213;
	mul.f32 	%f1216, %f174, %f174;
	mul.f32 	%f177, %f1216, 0f3F800000;
	div.rn.f32 	%f1217, %f1215, %f177;
	add.f32 	%f178, %f1212, %f1217;
	mul.f32 	%f179, %f172, %f178;
	add.f32 	%f1219, %f1469, %f1469;
	div.rn.f32 	%f1220, %f1219, %f174;
	mul.f32 	%f1221, %f1469, 0f3F800000;
	mul.f32 	%f1222, %f1469, %f1469;
	mul.f32 	%f180, %f1222, 0f3F800000;
	mul.f32 	%f1223, %f1443, 0f40400000;
	mul.f32 	%f1224, %f1223, %f180;
	div.rn.f32 	%f1225, %f1224, %f176;
	add.f32 	%f1226, %f1220, %f1225;
	mul.f32 	%f1227, %f1221, %f1222;
	mul.f32 	%f1228, %f1444, 0f40800000;
	mul.f32 	%f1229, %f1228, %f1227;
	div.rn.f32 	%f1230, %f1229, %f177;
	add.f32 	%f181, %f1226, %f1230;
	mul.f32 	%f182, %f173, %f181;
	mul.f32 	%f1231, %f170, %f182;
	fma.rn.f32 	%f1232, %f138, %f179, %f1231;
	st.f32 	[%rd8+16], %f1232;
	setp.eq.s64	%p217, %rd6, 0;
	@%p217 bra 	BB9_184;

	st.f32 	[%rd6], %f87;
	st.f32 	[%rd6+4], %f121;
	mov.f32 	%f1233, 0f3F400000;
	cvt.rzi.f32.f32	%f1234, %f1233;
	fma.rn.f32 	%f1235, %f1234, 0fC0000000, 0f3FC00000;
	abs.f32 	%f183, %f1235;
	setp.neu.f32	%p218, %f2, 0f3F800000;
	@%p218 bra 	BB9_151;

	mov.f32 	%f1532, 0f3F800000;
	bra.uni 	BB9_166;

BB9_151:
	abs.f32 	%f184, %f2;
	setp.gtu.f32	%p219, %f184, 0f7F800000;
	@%p219 bra 	BB9_165;

	mov.f32 	%f1236, 0f3FC00000;
	abs.f32 	%f185, %f1236;
	setp.gtu.f32	%p220, %f185, 0f7F800000;
	@%p220 bra 	BB9_165;

	setp.eq.f32	%p221, %f185, 0f7F800000;
	@%p221 bra 	BB9_164;

	setp.eq.f32	%p222, %f184, 0f7F800000;
	@%p222 bra 	BB9_163;

	setp.eq.f32	%p223, %f2, 0f00000000;
	@%p223 bra 	BB9_162;

	setp.geu.f32	%p224, %f2, 0f00000000;
	@%p224 bra 	BB9_159;

	cvt.rzi.f32.f32	%f1238, %f1236;
	setp.eq.f32	%p225, %f1238, 0f3FC00000;
	@%p225 bra 	BB9_159;

	mov.f32 	%f1532, 0f7FFFFFFF;
	bra.uni 	BB9_166;

BB9_159:
	mov.f32 	%f1478, 0fB5BFBE8E;
	mov.f32 	%f1477, 0fBF317200;
	setp.lt.f32	%p226, %f184, 0f00800000;
	selp.f32	%f1243, 0fC3170000, 0fC2FE0000, %p226;
	mul.f32 	%f1244, %f184, 0f4B800000;
	selp.f32	%f1245, %f1244, %f184, %p226;
	mov.b32 	 %r87, %f1245;
	and.b32  	%r88, %r87, 8388607;
	or.b32  	%r89, %r88, 1065353216;
	mov.b32 	 %f1246, %r89;
	shr.u32 	%r90, %r87, 23;
	cvt.rn.f32.u32	%f1247, %r90;
	add.f32 	%f1248, %f1243, %f1247;
	setp.gt.f32	%p227, %f1246, 0f3FB504F3;
	mul.f32 	%f1249, %f1246, 0f3F000000;
	add.f32 	%f1250, %f1248, 0f3F800000;
	selp.f32	%f1251, %f1249, %f1246, %p227;
	selp.f32	%f1252, %f1250, %f1248, %p227;
	add.f32 	%f1253, %f1251, 0fBF800000;
	add.f32 	%f1240, %f1251, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1239,%f1240;
	// inline asm
	add.f32 	%f1254, %f1253, %f1253;
	mul.f32 	%f1255, %f1254, %f1239;
	mul.f32 	%f1256, %f1255, %f1255;
	mov.f32 	%f1257, 0f3C4CAF63;
	mov.f32 	%f1258, 0f3B18F0FE;
	fma.rn.f32 	%f1259, %f1258, %f1256, %f1257;
	mov.f32 	%f1260, 0f3DAAAABD;
	fma.rn.f32 	%f1261, %f1259, %f1256, %f1260;
	mul.rn.f32 	%f1262, %f1261, %f1256;
	mul.rn.f32 	%f1263, %f1262, %f1255;
	sub.f32 	%f1264, %f1253, %f1255;
	add.f32 	%f1265, %f1264, %f1264;
	neg.f32 	%f1266, %f1255;
	fma.rn.f32 	%f1267, %f1266, %f1253, %f1265;
	mul.rn.f32 	%f1268, %f1239, %f1267;
	add.f32 	%f1269, %f1255, %f1263;
	sub.f32 	%f1270, %f1255, %f1269;
	add.f32 	%f1271, %f1270, %f1263;
	add.f32 	%f1272, %f1271, %f1268;
	add.f32 	%f1273, %f1269, %f1272;
	sub.f32 	%f1274, %f1269, %f1273;
	add.f32 	%f1275, %f1274, %f1272;
	mov.f32 	%f1276, 0f3F317200;
	mul.rn.f32 	%f1277, %f1252, %f1276;
	mov.f32 	%f1278, 0f35BFBE8E;
	mul.rn.f32 	%f1279, %f1252, %f1278;
	add.f32 	%f1280, %f1277, %f1273;
	sub.f32 	%f1281, %f1277, %f1280;
	add.f32 	%f1282, %f1281, %f1273;
	add.f32 	%f1283, %f1282, %f1275;
	add.f32 	%f1284, %f1283, %f1279;
	add.f32 	%f1285, %f1280, %f1284;
	sub.f32 	%f1286, %f1280, %f1285;
	add.f32 	%f1287, %f1286, %f1284;
	setp.gt.f32	%p228, %f185, 0f77F684DF;
	selp.f32	%f1288, 0f39400000, 0f3FC00000, %p228;
	mul.rn.f32 	%f1289, %f1288, %f1285;
	neg.f32 	%f1290, %f1289;
	fma.rn.f32 	%f1291, %f1288, %f1285, %f1290;
	fma.rn.f32 	%f1292, %f1288, %f1287, %f1291;
	mov.f32 	%f1293, 0f00000000;
	fma.rn.f32 	%f1294, %f1293, %f1285, %f1292;
	add.rn.f32 	%f1295, %f1289, %f1294;
	neg.f32 	%f1296, %f1295;
	add.rn.f32 	%f1297, %f1289, %f1296;
	add.rn.f32 	%f1298, %f1297, %f1294;
	mov.b32 	 %r91, %f1295;
	setp.eq.s32	%p229, %r91, 1118925336;
	add.s32 	%r92, %r91, -1;
	mov.b32 	 %f1299, %r92;
	add.f32 	%f1300, %f1298, 0f37000000;
	selp.f32	%f186, %f1300, %f1298, %p229;
	selp.f32	%f1301, %f1299, %f1295, %p229;
	mul.f32 	%f1302, %f1301, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1303, %f1302;
	fma.rn.f32 	%f1305, %f1303, %f1477, %f1301;
	fma.rn.f32 	%f1307, %f1303, %f1478, %f1305;
	mul.f32 	%f1242, %f1307, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1241,%f1242;
	// inline asm
	add.f32 	%f1308, %f1303, 0f00000000;
	ex2.approx.f32 	%f1309, %f1308;
	mul.f32 	%f1310, %f1241, %f1309;
	setp.lt.f32	%p230, %f1301, 0fC2D20000;
	selp.f32	%f1311, 0f00000000, %f1310, %p230;
	setp.gt.f32	%p231, %f1301, 0f42D20000;
	selp.f32	%f1531, 0f7F800000, %f1311, %p231;
	setp.eq.f32	%p232, %f1531, 0f7F800000;
	@%p232 bra 	BB9_161;

	fma.rn.f32 	%f1531, %f1531, %f186, %f1531;

BB9_161:
	setp.eq.f32	%p233, %f183, 0f3F800000;
	setp.lt.f32	%p234, %f2, 0f00000000;
	and.pred  	%p235, %p234, %p233;
	mov.b32 	 %r93, %f1531;
	xor.b32  	%r94, %r93, -2147483648;
	mov.b32 	 %f1312, %r94;
	selp.f32	%f1532, %f1312, %f1531, %p235;
	bra.uni 	BB9_166;

BB9_162:
	setp.eq.f32	%p236, %f183, 0f3F800000;
	add.f32 	%f1314, %f2, %f2;
	selp.f32	%f1532, %f1314, 0f00000000, %p236;
	bra.uni 	BB9_166;

BB9_163:
	setp.eq.f32	%p237, %f183, 0f3F800000;
	setp.lt.f32	%p238, %f2, 0f00000000;
	and.pred  	%p239, %p238, %p237;
	selp.f32	%f1532, 0fFF800000, 0f7F800000, %p239;
	bra.uni 	BB9_166;

BB9_164:
	setp.gt.f32	%p240, %f184, 0f3F800000;
	selp.f32	%f1315, 0f7F800000, 0f00000000, %p240;
	setp.eq.f32	%p241, %f2, 0fBF800000;
	selp.f32	%f1532, 0f3F800000, %f1315, %p241;
	bra.uni 	BB9_166;

BB9_165:
	add.f32 	%f1532, %f2, 0f3FC00000;

BB9_166:
	setp.neu.f32	%p242, %f3, 0f3F800000;
	@%p242 bra 	BB9_168;

	mov.f32 	%f1534, 0f3F800000;
	bra.uni 	BB9_183;

BB9_168:
	abs.f32 	%f196, %f3;
	setp.gtu.f32	%p243, %f196, 0f7F800000;
	@%p243 bra 	BB9_182;

	mov.f32 	%f1317, 0f3FC00000;
	abs.f32 	%f197, %f1317;
	setp.gtu.f32	%p244, %f197, 0f7F800000;
	@%p244 bra 	BB9_182;

	setp.eq.f32	%p245, %f197, 0f7F800000;
	@%p245 bra 	BB9_181;

	setp.eq.f32	%p246, %f196, 0f7F800000;
	@%p246 bra 	BB9_180;

	setp.eq.f32	%p247, %f3, 0f00000000;
	@%p247 bra 	BB9_179;

	setp.geu.f32	%p248, %f3, 0f00000000;
	@%p248 bra 	BB9_176;

	cvt.rzi.f32.f32	%f1319, %f1317;
	setp.eq.f32	%p249, %f1319, 0f3FC00000;
	@%p249 bra 	BB9_176;

	mov.f32 	%f1534, 0f7FFFFFFF;
	bra.uni 	BB9_183;

BB9_176:
	mov.f32 	%f1461, 0fB5BFBE8E;
	mov.f32 	%f1460, 0fBF317200;
	setp.lt.f32	%p250, %f196, 0f00800000;
	selp.f32	%f1324, 0fC3170000, 0fC2FE0000, %p250;
	mul.f32 	%f1325, %f196, 0f4B800000;
	selp.f32	%f1326, %f1325, %f196, %p250;
	mov.b32 	 %r95, %f1326;
	and.b32  	%r96, %r95, 8388607;
	or.b32  	%r97, %r96, 1065353216;
	mov.b32 	 %f1327, %r97;
	shr.u32 	%r98, %r95, 23;
	cvt.rn.f32.u32	%f1328, %r98;
	add.f32 	%f1329, %f1324, %f1328;
	setp.gt.f32	%p251, %f1327, 0f3FB504F3;
	mul.f32 	%f1330, %f1327, 0f3F000000;
	add.f32 	%f1331, %f1329, 0f3F800000;
	selp.f32	%f1332, %f1330, %f1327, %p251;
	selp.f32	%f1333, %f1331, %f1329, %p251;
	add.f32 	%f1334, %f1332, 0fBF800000;
	add.f32 	%f1321, %f1332, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1320,%f1321;
	// inline asm
	add.f32 	%f1335, %f1334, %f1334;
	mul.f32 	%f1336, %f1335, %f1320;
	mul.f32 	%f1337, %f1336, %f1336;
	mov.f32 	%f1338, 0f3C4CAF63;
	mov.f32 	%f1339, 0f3B18F0FE;
	fma.rn.f32 	%f1340, %f1339, %f1337, %f1338;
	mov.f32 	%f1341, 0f3DAAAABD;
	fma.rn.f32 	%f1342, %f1340, %f1337, %f1341;
	mul.rn.f32 	%f1343, %f1342, %f1337;
	mul.rn.f32 	%f1344, %f1343, %f1336;
	sub.f32 	%f1345, %f1334, %f1336;
	add.f32 	%f1346, %f1345, %f1345;
	neg.f32 	%f1347, %f1336;
	fma.rn.f32 	%f1348, %f1347, %f1334, %f1346;
	mul.rn.f32 	%f1349, %f1320, %f1348;
	add.f32 	%f1350, %f1336, %f1344;
	sub.f32 	%f1351, %f1336, %f1350;
	add.f32 	%f1352, %f1351, %f1344;
	add.f32 	%f1353, %f1352, %f1349;
	add.f32 	%f1354, %f1350, %f1353;
	sub.f32 	%f1355, %f1350, %f1354;
	add.f32 	%f1356, %f1355, %f1353;
	mov.f32 	%f1357, 0f3F317200;
	mul.rn.f32 	%f1358, %f1333, %f1357;
	mov.f32 	%f1359, 0f35BFBE8E;
	mul.rn.f32 	%f1360, %f1333, %f1359;
	add.f32 	%f1361, %f1358, %f1354;
	sub.f32 	%f1362, %f1358, %f1361;
	add.f32 	%f1363, %f1362, %f1354;
	add.f32 	%f1364, %f1363, %f1356;
	add.f32 	%f1365, %f1364, %f1360;
	add.f32 	%f1366, %f1361, %f1365;
	sub.f32 	%f1367, %f1361, %f1366;
	add.f32 	%f1368, %f1367, %f1365;
	setp.gt.f32	%p252, %f197, 0f77F684DF;
	selp.f32	%f1369, 0f39400000, 0f3FC00000, %p252;
	mul.rn.f32 	%f1370, %f1369, %f1366;
	neg.f32 	%f1371, %f1370;
	fma.rn.f32 	%f1372, %f1369, %f1366, %f1371;
	fma.rn.f32 	%f1373, %f1369, %f1368, %f1372;
	mov.f32 	%f1374, 0f00000000;
	fma.rn.f32 	%f1375, %f1374, %f1366, %f1373;
	add.rn.f32 	%f1376, %f1370, %f1375;
	neg.f32 	%f1377, %f1376;
	add.rn.f32 	%f1378, %f1370, %f1377;
	add.rn.f32 	%f1379, %f1378, %f1375;
	mov.b32 	 %r99, %f1376;
	setp.eq.s32	%p253, %r99, 1118925336;
	add.s32 	%r100, %r99, -1;
	mov.b32 	 %f1380, %r100;
	add.f32 	%f1381, %f1379, 0f37000000;
	selp.f32	%f198, %f1381, %f1379, %p253;
	selp.f32	%f1382, %f1380, %f1376, %p253;
	mul.f32 	%f1383, %f1382, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1384, %f1383;
	fma.rn.f32 	%f1386, %f1384, %f1460, %f1382;
	fma.rn.f32 	%f1388, %f1384, %f1461, %f1386;
	mul.f32 	%f1323, %f1388, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1322,%f1323;
	// inline asm
	add.f32 	%f1389, %f1384, 0f00000000;
	ex2.approx.f32 	%f1390, %f1389;
	mul.f32 	%f1391, %f1322, %f1390;
	setp.lt.f32	%p254, %f1382, 0fC2D20000;
	selp.f32	%f1392, 0f00000000, %f1391, %p254;
	setp.gt.f32	%p255, %f1382, 0f42D20000;
	selp.f32	%f1533, 0f7F800000, %f1392, %p255;
	setp.eq.f32	%p256, %f1533, 0f7F800000;
	@%p256 bra 	BB9_178;

	fma.rn.f32 	%f1533, %f1533, %f198, %f1533;

BB9_178:
	setp.eq.f32	%p257, %f183, 0f3F800000;
	setp.lt.f32	%p258, %f3, 0f00000000;
	and.pred  	%p259, %p258, %p257;
	mov.b32 	 %r101, %f1533;
	xor.b32  	%r102, %r101, -2147483648;
	mov.b32 	 %f1393, %r102;
	selp.f32	%f1534, %f1393, %f1533, %p259;
	bra.uni 	BB9_183;

BB9_179:
	setp.eq.f32	%p260, %f183, 0f3F800000;
	add.f32 	%f1395, %f3, %f3;
	selp.f32	%f1534, %f1395, 0f00000000, %p260;
	bra.uni 	BB9_183;

BB9_180:
	setp.eq.f32	%p261, %f183, 0f3F800000;
	setp.lt.f32	%p262, %f3, 0f00000000;
	and.pred  	%p263, %p262, %p261;
	selp.f32	%f1534, 0fFF800000, 0f7F800000, %p263;
	bra.uni 	BB9_183;

BB9_181:
	setp.gt.f32	%p264, %f196, 0f3F800000;
	selp.f32	%f1396, 0f7F800000, 0f00000000, %p264;
	setp.eq.f32	%p265, %f3, 0fBF800000;
	selp.f32	%f1534, 0f3F800000, %f1396, %p265;
	bra.uni 	BB9_183;

BB9_182:
	add.f32 	%f1534, %f3, 0f3FC00000;

BB9_183:
	ld.param.f32 	%f1466, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	mul.f32 	%f1465, %f173, %f181;
	mul.f32 	%f1464, %f172, %f178;
	add.f32 	%f1463, %f1, %f1466;
	sub.f32 	%f1462, %f1, %f1466;
	ld.param.u64 	%rd11, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	mov.f32 	%f1458, 0f40000000;
	ld.param.f32 	%f1452, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f1451, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f1450, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f1449, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f1448, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f1447, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	mul.f32 	%f1398, %f1447, 0fBE800000;
	div.rn.f32 	%f1399, %f1398, %f1532;
	mul.f32 	%f1400, %f1448, 0fBE800000;
	mul.f32 	%f1401, %f178, %f178;
	mul.f32 	%f1402, %f1401, 0f3F800000;
	mul.f32 	%f1403, %f181, %f181;
	mul.f32 	%f1404, %f1403, 0f3F800000;
	mul.f32 	%f1406, %f1449, 0f40C00000;
	mul.f32 	%f1407, %f1406, %f1462;
	div.rn.f32 	%f1408, %f1407, %f176;
	div.rn.f32 	%f1410, %f1458, %f174;
	add.f32 	%f1411, %f1410, %f1408;
	mul.f32 	%f1412, %f1450, 0f41400000;
	mul.f32 	%f1413, %f1412, %f175;
	div.rn.f32 	%f1414, %f1413, %f177;
	add.f32 	%f1415, %f1411, %f1414;
	mul.f32 	%f1416, %f172, %f1415;
	fma.rn.f32 	%f1417, %f1399, %f1402, %f1416;
	div.rn.f32 	%f1418, %f1400, %f1534;
	mul.f32 	%f1420, %f1451, 0f40C00000;
	mul.f32 	%f1421, %f1420, %f1463;
	div.rn.f32 	%f1422, %f1421, %f176;
	add.f32 	%f1423, %f1410, %f1422;
	mul.f32 	%f1424, %f1452, 0f41400000;
	mul.f32 	%f1425, %f1424, %f180;
	div.rn.f32 	%f1426, %f1425, %f177;
	add.f32 	%f1427, %f1423, %f1426;
	mul.f32 	%f1428, %f173, %f1427;
	fma.rn.f32 	%f1429, %f1418, %f1404, %f1428;
	mul.f32 	%f1430, %f1464, %f1464;
	mul.f32 	%f1431, %f138, %f1417;
	fma.rn.f32 	%f1432, %f140, %f1430, %f1431;
	mul.f32 	%f1433, %f1465, %f1465;
	fma.rn.f32 	%f1434, %f171, %f1433, %f1432;
	fma.rn.f32 	%f1435, %f170, %f1429, %f1434;
	st.f32 	[%rd11+16], %f1435;

BB9_184:
	ret;
}

.visible .func _Z21kernel_CenterofMass2DiPKfPfS1_(
	.param .b32 _Z21kernel_CenterofMass2DiPKfPfS1__param_0,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_1,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_2,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<12>;
	.reg .f32 	%f<27>;
	.reg .s64 	%rd<6>;


	ld.param.u32 	%r5, [_Z21kernel_CenterofMass2DiPKfPfS1__param_0];
	ld.param.u64 	%rd1, [_Z21kernel_CenterofMass2DiPKfPfS1__param_1];
	ld.param.u64 	%rd2, [_Z21kernel_CenterofMass2DiPKfPfS1__param_2];
	ld.param.u64 	%rd3, [_Z21kernel_CenterofMass2DiPKfPfS1__param_3];
	mov.f32 	%f26, 0f00000000;
	setp.gt.s32	%p1, %r5, 0;
	@%p1 bra 	BB10_2;

	mov.f32 	%f25, %f26;
	mov.f32 	%f24, %f26;
	bra.uni 	BB10_6;

BB10_2:
	mov.f32 	%f25, %f26;
	mov.f32 	%f24, %f26;
	mov.u32 	%r6, 0;
	mov.u32 	%r11, %r6;

BB10_3:
	cvt.rn.f32.s32	%f4, %r11;
	mov.u32 	%r10, %r6;

BB10_4:
	mov.u32 	%r2, %r10;
	mad.lo.s32 	%r8, %r2, %r5, %r11;
	mul.wide.s32 	%rd4, %r8, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.f32 	%f20, [%rd5];
	fma.rn.f32 	%f26, %f20, %f4, %f26;
	cvt.rn.f32.s32	%f21, %r2;
	fma.rn.f32 	%f25, %f20, %f21, %f25;
	add.f32 	%f24, %f24, %f20;
	add.s32 	%r3, %r2, 1;
	setp.lt.s32	%p2, %r3, %r5;
	mov.u32 	%r10, %r3;
	@%p2 bra 	BB10_4;

	add.s32 	%r11, %r11, 1;
	setp.lt.s32	%p3, %r11, %r5;
	@%p3 bra 	BB10_3;

BB10_6:
	div.rn.f32 	%f22, %f26, %f24;
	st.f32 	[%rd2], %f22;
	div.rn.f32 	%f23, %f25, %f24;
	st.f32 	[%rd3], %f23;
	ret;
}

.visible .func _Z21kernel_GaussFMaxMin2DifPKfPfS1_(
	.param .b32 _Z21kernel_GaussFMaxMin2DifPKfPfS1__param_0,
	.param .b32 _Z21kernel_GaussFMaxMin2DifPKfPfS1__param_1,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPKfPfS1__param_2,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPKfPfS1__param_3,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPKfPfS1__param_4
)
{
	.reg .pred 	%p<10>;
	.reg .s32 	%r<29>;
	.reg .f32 	%f<57>;
	.reg .s64 	%rd<9>;


	ld.param.u32 	%r11, [_Z21kernel_GaussFMaxMin2DifPKfPfS1__param_0];
	ld.param.f32 	%f11, [_Z21kernel_GaussFMaxMin2DifPKfPfS1__param_1];
	ld.param.u64 	%rd4, [_Z21kernel_GaussFMaxMin2DifPKfPfS1__param_2];
	ld.param.u64 	%rd5, [_Z21kernel_GaussFMaxMin2DifPKfPfS1__param_3];
	ld.param.u64 	%rd6, [_Z21kernel_GaussFMaxMin2DifPKfPfS1__param_4];
	mov.u32 	%r12, 0;
	st.u32 	[%rd5], %r12;
	mov.u32 	%r13, 1371161527;
	st.u32 	[%rd6], %r13;
	mov.f32 	%f12, 0f3F000000;
	div.rn.f32 	%f13, %f12, %f11;
	div.rn.f32 	%f1, %f13, %f11;
	setp.lt.s32	%p1, %r11, 1;
	@%p1 bra 	BB11_9;

	mov.u32 	%r28, %r12;

BB11_2:
	mov.u32 	%r27, %r12;

BB11_3:
	mov.u32 	%r23, %r27;
	mov.u32 	%r2, %r23;
	mov.f32 	%f56, 0f00000000;
	mov.f32 	%f55, %f56;
	mov.u32 	%r26, %r12;

BB11_4:
	mul.lo.s32 	%r18, %r11, %r26;
	mul.wide.s32 	%rd7, %r18, 4;
	add.s64 	%rd8, %rd4, %rd7;
	sub.s32 	%r19, %r26, %r28;
	cvt.rn.f32.s32	%f16, %r19;
	mul.f32 	%f17, %f16, %f16;
	neg.f32 	%f18, %f17;
	mul.f32 	%f4, %f1, %f18;
	mul.f32 	%f19, %f4, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f20, %f19;
	mov.f32 	%f21, 0fBF317200;
	fma.rn.f32 	%f22, %f20, %f21, %f4;
	mov.f32 	%f23, 0fB5BFBE8E;
	fma.rn.f32 	%f24, %f20, %f23, %f22;
	mul.f32 	%f5, %f24, 0f3FB8AA3B;
	add.f32 	%f25, %f20, 0f00000000;
	ex2.approx.f32 	%f6, %f25;
	mov.u32 	%r24, %r12;
	mov.u32 	%r25, %r2;

BB11_5:
	mov.u32 	%r4, %r25;
	mov.u32 	%r5, %r24;
	// inline asm
	ex2.approx.ftz.f32 %f26,%f5;
	// inline asm
	cvt.rn.f32.s32	%f30, %r4;
	mul.f32 	%f31, %f30, %f30;
	mul.f32 	%f32, %f26, %f6;
	setp.lt.f32	%p2, %f4, 0fC2D20000;
	selp.f32	%f33, 0f00000000, %f32, %p2;
	setp.gt.f32	%p3, %f4, 0f42D20000;
	selp.f32	%f34, 0f7F800000, %f33, %p3;
	neg.f32 	%f35, %f31;
	mul.f32 	%f36, %f1, %f35;
	mul.f32 	%f37, %f36, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f38, %f37;
	fma.rn.f32 	%f40, %f38, %f21, %f36;
	fma.rn.f32 	%f42, %f38, %f23, %f40;
	mul.f32 	%f29, %f42, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f28,%f29;
	// inline asm
	add.f32 	%f43, %f38, 0f00000000;
	ex2.approx.f32 	%f44, %f43;
	mul.f32 	%f45, %f28, %f44;
	setp.lt.f32	%p4, %f36, 0fC2D20000;
	selp.f32	%f46, 0f00000000, %f45, %p4;
	setp.gt.f32	%p5, %f36, 0f42D20000;
	selp.f32	%f47, 0f7F800000, %f46, %p5;
	mul.f32 	%f48, %f34, %f47;
	ld.f32 	%f49, [%rd8];
	fma.rn.f32 	%f56, %f48, %f49, %f56;
	add.f32 	%f55, %f55, %f48;
	add.s32 	%r6, %r4, -1;
	add.s64 	%rd8, %rd8, 4;
	add.s32 	%r7, %r5, 1;
	setp.lt.s32	%p6, %r7, %r11;
	mov.u32 	%r24, %r7;
	mov.u32 	%r25, %r6;
	@%p6 bra 	BB11_5;

	add.s32 	%r26, %r26, 1;
	setp.lt.s32	%p7, %r26, %r11;
	@%p7 bra 	BB11_4;

	div.rn.f32 	%f50, %f56, %f55;
	ld.f32 	%f51, [%rd5];
	max.f32 	%f52, %f51, %f50;
	st.f32 	[%rd5], %f52;
	ld.f32 	%f53, [%rd6];
	min.f32 	%f54, %f53, %f50;
	st.f32 	[%rd6], %f54;
	add.s32 	%r27, %r2, 1;
	setp.lt.s32	%p8, %r27, %r11;
	@%p8 bra 	BB11_3;

	add.s32 	%r28, %r28, 1;
	setp.lt.s32	%p9, %r28, %r11;
	@%p9 bra 	BB11_2;

BB11_9:
	ret;
}

.visible .entry _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i(
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 4 .b8 	__local_depot12[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<276>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<243>;
	.reg .f32 	%f<1653>;
	.reg .s64 	%rd<137>;


	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd57, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f302, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r56, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r57, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_3];
	ld.param.u32 	%r58, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd61, %SPL, 0;
	add.u64 	%rd62, %SPL, 100;
	add.u64 	%rd63, %SPL, 164;
	add.u64 	%rd64, %SPL, 228;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r59, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r59, %r58;
	@%p3 bra 	BB12_236;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd62+63], %rs1;
	st.local.u8 	[%rd62+62], %rs1;
	st.local.u8 	[%rd62+61], %rs1;
	st.local.u8 	[%rd62+60], %rs1;
	st.local.u8 	[%rd62+59], %rs1;
	st.local.u8 	[%rd62+58], %rs1;
	st.local.u8 	[%rd62+57], %rs1;
	st.local.u8 	[%rd62+56], %rs1;
	st.local.u8 	[%rd62+55], %rs1;
	st.local.u8 	[%rd62+54], %rs1;
	st.local.u8 	[%rd62+53], %rs1;
	st.local.u8 	[%rd62+52], %rs1;
	st.local.u8 	[%rd62+51], %rs1;
	st.local.u8 	[%rd62+50], %rs1;
	st.local.u8 	[%rd62+49], %rs1;
	st.local.u8 	[%rd62+48], %rs1;
	st.local.u8 	[%rd62+47], %rs1;
	st.local.u8 	[%rd62+46], %rs1;
	st.local.u8 	[%rd62+45], %rs1;
	st.local.u8 	[%rd62+44], %rs1;
	st.local.u8 	[%rd62+43], %rs1;
	st.local.u8 	[%rd62+42], %rs1;
	st.local.u8 	[%rd62+41], %rs1;
	st.local.u8 	[%rd62+40], %rs1;
	st.local.u8 	[%rd62+39], %rs1;
	st.local.u8 	[%rd62+38], %rs1;
	st.local.u8 	[%rd62+37], %rs1;
	st.local.u8 	[%rd62+36], %rs1;
	st.local.u8 	[%rd62+35], %rs1;
	st.local.u8 	[%rd62+34], %rs1;
	st.local.u8 	[%rd62+33], %rs1;
	st.local.u8 	[%rd62+32], %rs1;
	st.local.u8 	[%rd62+31], %rs1;
	st.local.u8 	[%rd62+30], %rs1;
	st.local.u8 	[%rd62+29], %rs1;
	st.local.u8 	[%rd62+28], %rs1;
	st.local.u8 	[%rd62+27], %rs1;
	st.local.u8 	[%rd62+26], %rs1;
	st.local.u8 	[%rd62+25], %rs1;
	st.local.u8 	[%rd62+24], %rs1;
	st.local.u8 	[%rd62+23], %rs1;
	st.local.u8 	[%rd62+22], %rs1;
	st.local.u8 	[%rd62+21], %rs1;
	st.local.u8 	[%rd62+20], %rs1;
	st.local.u8 	[%rd62+19], %rs1;
	st.local.u8 	[%rd62+18], %rs1;
	st.local.u8 	[%rd62+17], %rs1;
	st.local.u8 	[%rd62+16], %rs1;
	st.local.u8 	[%rd62+15], %rs1;
	st.local.u8 	[%rd62+14], %rs1;
	st.local.u8 	[%rd62+13], %rs1;
	st.local.u8 	[%rd62+12], %rs1;
	st.local.u8 	[%rd62+11], %rs1;
	st.local.u8 	[%rd62+10], %rs1;
	st.local.u8 	[%rd62+9], %rs1;
	st.local.u8 	[%rd62+8], %rs1;
	st.local.u8 	[%rd62+7], %rs1;
	st.local.u8 	[%rd62+6], %rs1;
	st.local.u8 	[%rd62+5], %rs1;
	st.local.u8 	[%rd62+4], %rs1;
	st.local.u8 	[%rd62+3], %rs1;
	st.local.u8 	[%rd62+2], %rs1;
	st.local.u8 	[%rd62+1], %rs1;
	st.local.u8 	[%rd62], %rs1;
	st.local.u8 	[%rd63+63], %rs1;
	st.local.u8 	[%rd63+62], %rs1;
	st.local.u8 	[%rd63+61], %rs1;
	st.local.u8 	[%rd63+60], %rs1;
	st.local.u8 	[%rd63+59], %rs1;
	st.local.u8 	[%rd63+58], %rs1;
	st.local.u8 	[%rd63+57], %rs1;
	st.local.u8 	[%rd63+56], %rs1;
	st.local.u8 	[%rd63+55], %rs1;
	st.local.u8 	[%rd63+54], %rs1;
	st.local.u8 	[%rd63+53], %rs1;
	st.local.u8 	[%rd63+52], %rs1;
	st.local.u8 	[%rd63+51], %rs1;
	st.local.u8 	[%rd63+50], %rs1;
	st.local.u8 	[%rd63+49], %rs1;
	st.local.u8 	[%rd63+48], %rs1;
	st.local.u8 	[%rd63+47], %rs1;
	st.local.u8 	[%rd63+46], %rs1;
	st.local.u8 	[%rd63+45], %rs1;
	st.local.u8 	[%rd63+44], %rs1;
	st.local.u8 	[%rd63+43], %rs1;
	st.local.u8 	[%rd63+42], %rs1;
	st.local.u8 	[%rd63+41], %rs1;
	st.local.u8 	[%rd63+40], %rs1;
	st.local.u8 	[%rd63+39], %rs1;
	st.local.u8 	[%rd63+38], %rs1;
	st.local.u8 	[%rd63+37], %rs1;
	st.local.u8 	[%rd63+36], %rs1;
	st.local.u8 	[%rd63+35], %rs1;
	st.local.u8 	[%rd63+34], %rs1;
	st.local.u8 	[%rd63+33], %rs1;
	st.local.u8 	[%rd63+32], %rs1;
	st.local.u8 	[%rd63+31], %rs1;
	st.local.u8 	[%rd63+30], %rs1;
	st.local.u8 	[%rd63+29], %rs1;
	st.local.u8 	[%rd63+28], %rs1;
	st.local.u8 	[%rd63+27], %rs1;
	st.local.u8 	[%rd63+26], %rs1;
	st.local.u8 	[%rd63+25], %rs1;
	st.local.u8 	[%rd63+24], %rs1;
	st.local.u8 	[%rd63+23], %rs1;
	st.local.u8 	[%rd63+22], %rs1;
	st.local.u8 	[%rd63+21], %rs1;
	st.local.u8 	[%rd63+20], %rs1;
	st.local.u8 	[%rd63+19], %rs1;
	st.local.u8 	[%rd63+18], %rs1;
	st.local.u8 	[%rd63+17], %rs1;
	st.local.u8 	[%rd63+16], %rs1;
	st.local.u8 	[%rd63+15], %rs1;
	st.local.u8 	[%rd63+14], %rs1;
	st.local.u8 	[%rd63+13], %rs1;
	st.local.u8 	[%rd63+12], %rs1;
	st.local.u8 	[%rd63+11], %rs1;
	st.local.u8 	[%rd63+10], %rs1;
	st.local.u8 	[%rd63+9], %rs1;
	st.local.u8 	[%rd63+8], %rs1;
	st.local.u8 	[%rd63+7], %rs1;
	st.local.u8 	[%rd63+6], %rs1;
	st.local.u8 	[%rd63+5], %rs1;
	st.local.u8 	[%rd63+4], %rs1;
	st.local.u8 	[%rd63+3], %rs1;
	st.local.u8 	[%rd63+2], %rs1;
	st.local.u8 	[%rd63+1], %rs1;
	st.local.u8 	[%rd63], %rs1;
	mad.lo.s32 	%r60, %r2, %r1, %r3;
	mul.lo.s32 	%r61, %r56, %r56;
	mul.lo.s32 	%r62, %r61, %r60;
	cvt.s64.s32	%rd6, %r62;
	mov.f32 	%f1600, 0f00000000;
	setp.gt.s32	%p4, %r56, 0;
	@%p4 bra 	BB12_3;

	mov.f32 	%f1599, %f1600;
	mov.f32 	%f1598, %f1600;
	bra.uni 	BB12_7;

BB12_3:
	mov.f32 	%f1599, %f1600;
	mov.f32 	%f1598, %f1600;
	mov.u32 	%r63, 0;
	mov.u32 	%r215, %r63;

BB12_4:
	cvt.rn.f32.s32	%f4, %r215;
	mov.u32 	%r214, %r63;

BB12_5:
	mov.u32 	%r5, %r214;
	mad.lo.s32 	%r65, %r5, %r56, %r215;
	cvt.s64.s32	%rd65, %r65;
	add.s64 	%rd66, %rd65, %rd6;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.f32 	%f309, [%rd68];
	fma.rn.f32 	%f1600, %f309, %f4, %f1600;
	cvt.rn.f32.s32	%f310, %r5;
	fma.rn.f32 	%f1599, %f309, %f310, %f1599;
	add.f32 	%f1598, %f1598, %f309;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p5, %r6, %r56;
	mov.u32 	%r214, %r6;
	@%p5 bra 	BB12_5;

	add.s32 	%r215, %r215, 1;
	setp.lt.s32	%p6, %r215, %r56;
	@%p6 bra 	BB12_4;

BB12_7:
	div.rn.f32 	%f1627, %f1600, %f1598;
	div.rn.f32 	%f1628, %f1599, %f1598;
	mov.f32 	%f311, 0f3F000000;
	div.rn.f32 	%f312, %f311, %f302;
	div.rn.f32 	%f16, %f312, %f302;
	@%p4 bra 	BB12_9;

	mov.f32 	%f1603, 0f00000000;
	mov.f32 	%f1630, 0f51BA43B7;
	bra.uni 	BB12_17;

BB12_9:
	mul.wide.s32 	%rd69, %r62, 4;
	add.s64 	%rd7, %rd1, %rd69;
	mov.f32 	%f1603, 0f00000000;
	mov.u32 	%r66, 0;
	mov.f32 	%f1630, 0f51BA43B7;
	mov.u32 	%r224, %r66;

BB12_10:
	mov.u32 	%r223, %r66;

BB12_11:
	mov.u32 	%r219, %r223;
	mov.u32 	%r9, %r219;
	mov.f32 	%f1602, 0f00000000;
	mov.f32 	%f1601, %f1602;
	mov.u32 	%r222, %r66;

BB12_12:
	mul.lo.s32 	%r73, %r56, %r222;
	mul.wide.s32 	%rd70, %r73, 4;
	add.s64 	%rd123, %rd7, %rd70;
	sub.s32 	%r74, %r222, %r224;
	cvt.rn.f32.s32	%f319, %r74;
	mul.f32 	%f320, %f319, %f319;
	neg.f32 	%f321, %f320;
	mul.f32 	%f23, %f16, %f321;
	mul.f32 	%f322, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f323, %f322;
	mov.f32 	%f324, 0fBF317200;
	fma.rn.f32 	%f325, %f323, %f324, %f23;
	mov.f32 	%f326, 0fB5BFBE8E;
	fma.rn.f32 	%f327, %f323, %f326, %f325;
	mul.f32 	%f24, %f327, 0f3FB8AA3B;
	add.f32 	%f328, %f323, 0f00000000;
	ex2.approx.f32 	%f25, %f328;
	mov.u32 	%r220, %r66;
	mov.u32 	%r221, %r9;

BB12_13:
	mov.u32 	%r11, %r221;
	mov.u32 	%r12, %r220;
	// inline asm
	ex2.approx.ftz.f32 %f329,%f24;
	// inline asm
	cvt.rn.f32.s32	%f333, %r11;
	mul.f32 	%f334, %f333, %f333;
	mul.f32 	%f335, %f329, %f25;
	setp.lt.f32	%p8, %f23, 0fC2D20000;
	selp.f32	%f336, 0f00000000, %f335, %p8;
	setp.gt.f32	%p9, %f23, 0f42D20000;
	selp.f32	%f337, 0f7F800000, %f336, %p9;
	neg.f32 	%f338, %f334;
	mul.f32 	%f339, %f16, %f338;
	mul.f32 	%f340, %f339, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f341, %f340;
	fma.rn.f32 	%f343, %f341, %f324, %f339;
	fma.rn.f32 	%f345, %f341, %f326, %f343;
	mul.f32 	%f332, %f345, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f331,%f332;
	// inline asm
	add.f32 	%f346, %f341, 0f00000000;
	ex2.approx.f32 	%f347, %f346;
	mul.f32 	%f348, %f331, %f347;
	setp.lt.f32	%p10, %f339, 0fC2D20000;
	selp.f32	%f349, 0f00000000, %f348, %p10;
	setp.gt.f32	%p11, %f339, 0f42D20000;
	selp.f32	%f350, 0f7F800000, %f349, %p11;
	mul.f32 	%f351, %f337, %f350;
	ld.global.f32 	%f352, [%rd123];
	fma.rn.f32 	%f1602, %f351, %f352, %f1602;
	add.f32 	%f1601, %f1601, %f351;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd123, %rd123, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p12, %r14, %r56;
	mov.u32 	%r220, %r14;
	mov.u32 	%r221, %r13;
	@%p12 bra 	BB12_13;

	add.s32 	%r222, %r222, 1;
	setp.lt.s32	%p13, %r222, %r56;
	@%p13 bra 	BB12_12;

	div.rn.f32 	%f353, %f1602, %f1601;
	max.f32 	%f1603, %f1603, %f353;
	min.f32 	%f1630, %f1630, %f353;
	add.s32 	%r223, %r9, 1;
	setp.lt.s32	%p14, %r223, %r56;
	@%p14 bra 	BB12_11;

	add.s32 	%r224, %r224, 1;
	setp.lt.s32	%p15, %r224, %r56;
	@%p15 bra 	BB12_10;

BB12_17:
	sub.f32 	%f354, %f1603, %f1630;
	add.f32 	%f355, %f354, %f354;
	add.f32 	%f356, %f355, %f355;
	mul.f32 	%f357, %f356, 0f40490FD8;
	mul.f32 	%f358, %f357, %f302;
	mul.f32 	%f359, %f358, %f302;
	mov.f32 	%f360, 0f00000000;
	max.f32 	%f1629, %f360, %f359;
	setp.lt.s32	%p16, %r57, 1;
	@%p16 bra 	BB12_106;

	add.u64 	%rd71, %SP, 244;
	cvta.to.local.u64 	%rd11, %rd71;
	mul.f32 	%f362, %f302, 0f3F800000;
	add.s64 	%rd12, %rd71, 4;
	mul.f32 	%f363, %f302, %f302;
	mul.f32 	%f35, %f362, %f363;
	mov.u32 	%r225, 0;

BB12_19:
	@%p4 bra 	BB12_21;

	mov.f32 	%f1626, 0f00000000;
	mov.f32 	%f1625, %f1626;
	mov.f32 	%f1624, %f1626;
	mov.f32 	%f1623, %f1626;
	mov.f32 	%f1622, %f1626;
	mov.f32 	%f1621, %f1626;
	mov.f32 	%f1620, %f1626;
	mov.f32 	%f1619, %f1626;
	bra.uni 	BB12_105;

BB12_21:
	div.rn.f32 	%f380, %f1629, 0fC0206C98;
	div.rn.f32 	%f41, %f380, %f302;
	div.rn.f32 	%f42, %f380, %f35;
	mov.u32 	%r226, 0;
	mov.f32 	%f1626, 0f00000000;
	mov.f32 	%f1625, %f1626;
	mov.f32 	%f1624, %f1626;
	mov.f32 	%f1623, %f1626;
	mov.f32 	%f1622, %f1626;
	mov.f32 	%f1621, %f1626;
	mov.f32 	%f1620, %f1626;
	mov.f32 	%f1619, %f1626;

BB12_22:
	mov.u32 	%r227, 0;
	cvt.rn.f32.s32	%f52, %r226;
	sub.f32 	%f381, %f52, %f1627;
	add.f32 	%f382, %f381, 0f3F800000;
	mov.f32 	%f383, 0f3F800000;
	sqrt.rn.f32 	%f53, %f16;
	mul.f32 	%f54, %f382, %f53;
	abs.f32 	%f55, %f54;
	mul.f32 	%f57, %f381, %f53;
	abs.f32 	%f58, %f57;
	add.f32 	%f384, %f52, 0f3F800000;
	sub.f32 	%f385, %f384, %f1627;
	div.rn.f32 	%f60, %f385, %f302;
	cvt.rzi.f32.f32	%f386, %f383;
	add.f32 	%f387, %f386, %f386;
	mov.f32 	%f388, 0f40000000;
	sub.f32 	%f389, %f388, %f387;
	abs.f32 	%f61, %f389;
	div.rn.f32 	%f62, %f381, %f302;

BB12_23:
	setp.ltu.f32	%p18, %f55, 0f3F800000;
	@%p18 bra 	BB12_25;

	setp.ltu.f32	%p19, %f55, 0f407AD445;
	mov.f32 	%f392, 0f3A03BB71;
	mov.f32 	%f393, 0fB7B730FB;
	fma.rn.f32 	%f394, %f393, %f55, %f392;
	mov.f32 	%f395, 0fBBACA3B3;
	fma.rn.f32 	%f396, %f394, %f55, %f395;
	mov.f32 	%f397, 0f3D0A7445;
	fma.rn.f32 	%f398, %f396, %f55, %f397;
	mov.f32 	%f399, 0fBE1B3B75;
	fma.rn.f32 	%f400, %f398, %f55, %f399;
	mov.f32 	%f401, 0fBF6B385A;
	fma.rn.f32 	%f402, %f400, %f55, %f401;
	mov.f32 	%f403, 0fBFD0316E;
	fma.rn.f32 	%f404, %f402, %f55, %f403;
	mov.f32 	%f405, 0fBA031CCE;
	fma.rn.f32 	%f391, %f404, %f55, %f405;
	// inline asm
	ex2.approx.ftz.f32 %f390,%f391;
	// inline asm
	sub.f32 	%f407, %f383, %f390;
	mov.b32 	 %r78, %f407;
	selp.b32	%r79, %r78, 1065353216, %p19;
	mov.b32 	 %r80, %f54;
	and.b32  	%r81, %r80, -2147483648;
	or.b32  	%r82, %r79, %r81;
	mov.b32 	 %f1605, %r82;
	bra.uni 	BB12_26;

BB12_25:
	mul.f32 	%f1593, %f54, %f54;
	mov.f32 	%f408, 0f3BA0C9F8;
	mov.f32 	%f409, 0fBA1268FB;
	fma.rn.f32 	%f410, %f409, %f1593, %f408;
	mov.f32 	%f411, 0fBCDABFD4;
	fma.rn.f32 	%f412, %f410, %f1593, %f411;
	mov.f32 	%f413, 0f3DE70331;
	fma.rn.f32 	%f414, %f412, %f1593, %f413;
	mov.f32 	%f415, 0fBEC09330;
	fma.rn.f32 	%f416, %f414, %f1593, %f415;
	mov.f32 	%f417, 0f3F906EBA;
	fma.rn.f32 	%f418, %f416, %f1593, %f417;
	mul.f32 	%f1605, %f418, %f54;

BB12_26:
	setp.ltu.f32	%p20, %f58, 0f3F800000;
	@%p20 bra 	BB12_28;

	setp.ltu.f32	%p21, %f58, 0f407AD445;
	mov.f32 	%f421, 0f3A03BB71;
	mov.f32 	%f422, 0fB7B730FB;
	fma.rn.f32 	%f423, %f422, %f58, %f421;
	mov.f32 	%f424, 0fBBACA3B3;
	fma.rn.f32 	%f425, %f423, %f58, %f424;
	mov.f32 	%f426, 0f3D0A7445;
	fma.rn.f32 	%f427, %f425, %f58, %f426;
	mov.f32 	%f428, 0fBE1B3B75;
	fma.rn.f32 	%f429, %f427, %f58, %f428;
	mov.f32 	%f430, 0fBF6B385A;
	fma.rn.f32 	%f431, %f429, %f58, %f430;
	mov.f32 	%f432, 0fBFD0316E;
	fma.rn.f32 	%f433, %f431, %f58, %f432;
	mov.f32 	%f434, 0fBA031CCE;
	fma.rn.f32 	%f420, %f433, %f58, %f434;
	// inline asm
	ex2.approx.ftz.f32 %f419,%f420;
	// inline asm
	sub.f32 	%f436, %f383, %f419;
	mov.b32 	 %r83, %f436;
	selp.b32	%r84, %r83, 1065353216, %p21;
	mov.b32 	 %r85, %f57;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f1606, %r87;
	bra.uni 	BB12_29;

BB12_28:
	mul.f32 	%f1592, %f57, %f57;
	mov.f32 	%f437, 0f3BA0C9F8;
	mov.f32 	%f438, 0fBA1268FB;
	fma.rn.f32 	%f439, %f438, %f1592, %f437;
	mov.f32 	%f440, 0fBCDABFD4;
	fma.rn.f32 	%f441, %f439, %f1592, %f440;
	mov.f32 	%f442, 0f3DE70331;
	fma.rn.f32 	%f443, %f441, %f1592, %f442;
	mov.f32 	%f444, 0fBEC09330;
	fma.rn.f32 	%f445, %f443, %f1592, %f444;
	mov.f32 	%f446, 0f3F906EBA;
	fma.rn.f32 	%f447, %f445, %f1592, %f446;
	mul.f32 	%f1606, %f447, %f57;

BB12_29:
	sqrt.rn.f32 	%f1588, %f16;
	sub.f32 	%f448, %f1605, %f1606;
	mul.f32 	%f78, %f448, 0f3F000000;
	cvt.rn.f32.s32	%f79, %r227;
	sub.f32 	%f80, %f79, %f1628;
	add.f32 	%f449, %f80, 0f3F800000;
	mul.f32 	%f81, %f449, %f1588;
	abs.f32 	%f82, %f81;
	setp.ltu.f32	%p22, %f82, 0f3F800000;
	@%p22 bra 	BB12_31;

	mov.f32 	%f452, 0f3A03BB71;
	mov.f32 	%f453, 0fB7B730FB;
	fma.rn.f32 	%f454, %f453, %f82, %f452;
	mov.f32 	%f455, 0fBBACA3B3;
	fma.rn.f32 	%f456, %f454, %f82, %f455;
	mov.f32 	%f457, 0f3D0A7445;
	fma.rn.f32 	%f458, %f456, %f82, %f457;
	mov.f32 	%f459, 0fBE1B3B75;
	fma.rn.f32 	%f460, %f458, %f82, %f459;
	mov.f32 	%f461, 0fBF6B385A;
	fma.rn.f32 	%f462, %f460, %f82, %f461;
	mov.f32 	%f463, 0fBFD0316E;
	fma.rn.f32 	%f464, %f462, %f82, %f463;
	mov.f32 	%f465, 0fBA031CCE;
	fma.rn.f32 	%f451, %f464, %f82, %f465;
	// inline asm
	ex2.approx.ftz.f32 %f450,%f451;
	// inline asm
	sub.f32 	%f467, %f383, %f450;
	mov.b32 	 %r88, %f467;
	setp.ltu.f32	%p23, %f82, 0f407AD445;
	selp.b32	%r89, %r88, 1065353216, %p23;
	mov.b32 	 %r90, %f81;
	and.b32  	%r91, %r90, -2147483648;
	or.b32  	%r92, %r89, %r91;
	mov.b32 	 %f1607, %r92;
	bra.uni 	BB12_32;

BB12_31:
	mul.f32 	%f468, %f81, %f81;
	mov.f32 	%f469, 0f3BA0C9F8;
	mov.f32 	%f470, 0fBA1268FB;
	fma.rn.f32 	%f471, %f470, %f468, %f469;
	mov.f32 	%f472, 0fBCDABFD4;
	fma.rn.f32 	%f473, %f471, %f468, %f472;
	mov.f32 	%f474, 0f3DE70331;
	fma.rn.f32 	%f475, %f473, %f468, %f474;
	mov.f32 	%f476, 0fBEC09330;
	fma.rn.f32 	%f477, %f475, %f468, %f476;
	mov.f32 	%f478, 0f3F906EBA;
	fma.rn.f32 	%f479, %f477, %f468, %f478;
	mul.f32 	%f1607, %f479, %f81;

BB12_32:
	sqrt.rn.f32 	%f1589, %f16;
	mul.f32 	%f86, %f80, %f1589;
	abs.f32 	%f87, %f86;
	setp.ltu.f32	%p24, %f87, 0f3F800000;
	@%p24 bra 	BB12_34;

	mov.f32 	%f482, 0f3A03BB71;
	mov.f32 	%f483, 0fB7B730FB;
	fma.rn.f32 	%f484, %f483, %f87, %f482;
	mov.f32 	%f485, 0fBBACA3B3;
	fma.rn.f32 	%f486, %f484, %f87, %f485;
	mov.f32 	%f487, 0f3D0A7445;
	fma.rn.f32 	%f488, %f486, %f87, %f487;
	mov.f32 	%f489, 0fBE1B3B75;
	fma.rn.f32 	%f490, %f488, %f87, %f489;
	mov.f32 	%f491, 0fBF6B385A;
	fma.rn.f32 	%f492, %f490, %f87, %f491;
	mov.f32 	%f493, 0fBFD0316E;
	fma.rn.f32 	%f494, %f492, %f87, %f493;
	mov.f32 	%f495, 0fBA031CCE;
	fma.rn.f32 	%f481, %f494, %f87, %f495;
	// inline asm
	ex2.approx.ftz.f32 %f480,%f481;
	// inline asm
	sub.f32 	%f497, %f383, %f480;
	mov.b32 	 %r93, %f497;
	setp.ltu.f32	%p25, %f87, 0f407AD445;
	selp.b32	%r94, %r93, 1065353216, %p25;
	mov.b32 	 %r95, %f86;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f1608, %r97;
	bra.uni 	BB12_35;

BB12_34:
	mul.f32 	%f498, %f86, %f86;
	mov.f32 	%f499, 0f3BA0C9F8;
	mov.f32 	%f500, 0fBA1268FB;
	fma.rn.f32 	%f501, %f500, %f498, %f499;
	mov.f32 	%f502, 0fBCDABFD4;
	fma.rn.f32 	%f503, %f501, %f498, %f502;
	mov.f32 	%f504, 0f3DE70331;
	fma.rn.f32 	%f505, %f503, %f498, %f504;
	mov.f32 	%f506, 0fBEC09330;
	fma.rn.f32 	%f507, %f505, %f498, %f506;
	mov.f32 	%f508, 0f3F906EBA;
	fma.rn.f32 	%f509, %f507, %f498, %f508;
	mul.f32 	%f1608, %f509, %f86;

BB12_35:
	sub.f32 	%f510, %f1607, %f1608;
	mul.f32 	%f91, %f510, 0f3F000000;
	mul.f32 	%f511, %f1629, %f78;
	fma.rn.f32 	%f92, %f511, %f91, %f1630;
	mad.lo.s32 	%r98, %r227, %r56, %r226;
	cvt.s64.s32	%rd72, %r98;
	add.s64 	%rd73, %rd72, %rd6;
	shl.b64 	%rd75, %rd73, 2;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.f32 	%f93, [%rd76];
	setp.neu.f32	%p26, %f60, 0f3F800000;
	@%p26 bra 	BB12_37;

	mov.f32 	%f1610, 0f3F800000;
	bra.uni 	BB12_48;

BB12_37:
	abs.f32 	%f94, %f60;
	setp.gtu.f32	%p27, %f94, 0f7F800000;
	add.f32 	%f1610, %f60, 0f40000000;
	@%p27 bra 	BB12_48;

	abs.f32 	%f96, %f388;
	setp.gtu.f32	%p28, %f96, 0f7F800000;
	add.f32 	%f1610, %f60, 0f40000000;
	@%p28 bra 	BB12_48;

	setp.eq.f32	%p29, %f96, 0f7F800000;
	@%p29 bra 	BB12_47;

	setp.eq.f32	%p30, %f60, 0f00000000;
	setp.eq.f32	%p31, %f94, 0f7F800000;
	or.pred  	%p32, %p31, %p30;
	setp.eq.f32	%p33, %f61, 0f3F800000;
	setp.lt.f32	%p34, %f60, 0f00000000;
	and.pred  	%p35, %p34, %p33;
	selp.f32	%f513, 0fFF800000, 0f7F800000, %p35;
	add.f32 	%f514, %f60, %f60;
	selp.f32	%f515, %f514, 0f00000000, %p33;
	selp.f32	%f1610, %f513, %f515, %p31;
	@%p32 bra 	BB12_48;

	setp.geu.f32	%p36, %f60, 0f00000000;
	@%p36 bra 	BB12_44;

	cvt.rzi.f32.f32	%f517, %f388;
	setp.eq.f32	%p37, %f517, 0f40000000;
	@%p37 bra 	BB12_44;

	mov.f32 	%f1610, 0f7FFFFFFF;
	bra.uni 	BB12_48;

BB12_44:
	setp.lt.f32	%p38, %f94, 0f00800000;
	selp.f32	%f522, 0fC3170000, 0fC2FE0000, %p38;
	mul.f32 	%f523, %f94, 0f4B800000;
	selp.f32	%f524, %f523, %f94, %p38;
	mov.b32 	 %r99, %f524;
	and.b32  	%r100, %r99, 8388607;
	or.b32  	%r101, %r100, 1065353216;
	mov.b32 	 %f525, %r101;
	shr.u32 	%r102, %r99, 23;
	cvt.rn.f32.u32	%f526, %r102;
	add.f32 	%f527, %f522, %f526;
	setp.gt.f32	%p39, %f525, 0f3FB504F3;
	mul.f32 	%f528, %f525, 0f3F000000;
	add.f32 	%f529, %f527, 0f3F800000;
	selp.f32	%f530, %f528, %f525, %p39;
	selp.f32	%f531, %f529, %f527, %p39;
	add.f32 	%f532, %f530, 0fBF800000;
	add.f32 	%f519, %f530, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f518,%f519;
	// inline asm
	add.f32 	%f533, %f532, %f532;
	mul.f32 	%f534, %f533, %f518;
	mul.f32 	%f535, %f534, %f534;
	mov.f32 	%f536, 0f3C4CAF63;
	mov.f32 	%f537, 0f3B18F0FE;
	fma.rn.f32 	%f538, %f537, %f535, %f536;
	mov.f32 	%f539, 0f3DAAAABD;
	fma.rn.f32 	%f540, %f538, %f535, %f539;
	mul.rn.f32 	%f541, %f540, %f535;
	mul.rn.f32 	%f542, %f541, %f534;
	sub.f32 	%f543, %f532, %f534;
	add.f32 	%f544, %f543, %f543;
	neg.f32 	%f545, %f534;
	fma.rn.f32 	%f546, %f545, %f532, %f544;
	mul.rn.f32 	%f547, %f518, %f546;
	add.f32 	%f548, %f534, %f542;
	sub.f32 	%f549, %f534, %f548;
	add.f32 	%f550, %f549, %f542;
	add.f32 	%f551, %f550, %f547;
	add.f32 	%f552, %f548, %f551;
	sub.f32 	%f553, %f548, %f552;
	add.f32 	%f554, %f553, %f551;
	mov.f32 	%f555, 0f3F317200;
	mul.rn.f32 	%f556, %f531, %f555;
	mov.f32 	%f557, 0f35BFBE8E;
	mul.rn.f32 	%f558, %f531, %f557;
	add.f32 	%f559, %f556, %f552;
	sub.f32 	%f560, %f556, %f559;
	add.f32 	%f561, %f560, %f552;
	add.f32 	%f562, %f561, %f554;
	add.f32 	%f563, %f562, %f558;
	add.f32 	%f564, %f559, %f563;
	sub.f32 	%f565, %f559, %f564;
	add.f32 	%f566, %f565, %f563;
	setp.gt.f32	%p40, %f96, 0f77F684DF;
	selp.f32	%f567, 0f39800000, 0f40000000, %p40;
	mul.rn.f32 	%f568, %f567, %f564;
	neg.f32 	%f569, %f568;
	fma.rn.f32 	%f570, %f567, %f564, %f569;
	fma.rn.f32 	%f571, %f567, %f566, %f570;
	mov.f32 	%f572, 0f00000000;
	fma.rn.f32 	%f573, %f572, %f564, %f571;
	add.rn.f32 	%f574, %f568, %f573;
	neg.f32 	%f575, %f574;
	add.rn.f32 	%f576, %f568, %f575;
	add.rn.f32 	%f577, %f576, %f573;
	mov.b32 	 %r103, %f574;
	setp.eq.s32	%p41, %r103, 1118925336;
	add.s32 	%r104, %r103, -1;
	mov.b32 	 %f578, %r104;
	add.f32 	%f579, %f577, 0f37000000;
	selp.f32	%f99, %f579, %f577, %p41;
	selp.f32	%f580, %f578, %f574, %p41;
	mul.f32 	%f581, %f580, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f582, %f581;
	mov.f32 	%f583, 0fBF317200;
	fma.rn.f32 	%f584, %f582, %f583, %f580;
	mov.f32 	%f585, 0fB5BFBE8E;
	fma.rn.f32 	%f586, %f582, %f585, %f584;
	mul.f32 	%f521, %f586, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f520,%f521;
	// inline asm
	add.f32 	%f587, %f582, 0f00000000;
	ex2.approx.f32 	%f588, %f587;
	mul.f32 	%f589, %f520, %f588;
	setp.lt.f32	%p42, %f580, 0fC2D20000;
	selp.f32	%f590, 0f00000000, %f589, %p42;
	setp.gt.f32	%p43, %f580, 0f42D20000;
	selp.f32	%f1609, 0f7F800000, %f590, %p43;
	setp.eq.f32	%p44, %f1609, 0f7F800000;
	@%p44 bra 	BB12_46;

	fma.rn.f32 	%f1609, %f1609, %f99, %f1609;

BB12_46:
	mov.b32 	 %r105, %f1609;
	xor.b32  	%r106, %r105, -2147483648;
	mov.b32 	 %f591, %r106;
	selp.f32	%f1610, %f591, %f1609, %p35;
	bra.uni 	BB12_48;

BB12_47:
	setp.eq.f32	%p48, %f60, 0fBF800000;
	setp.gt.f32	%p49, %f94, 0f3F800000;
	selp.f32	%f593, 0f7F800000, 0f00000000, %p49;
	selp.f32	%f1610, 0f3F800000, %f593, %p48;

BB12_48:
	mul.f32 	%f597, %f1610, 0fBF000000;
	mul.f32 	%f598, %f597, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f599, %f598;
	mov.f32 	%f600, 0fBF317200;
	fma.rn.f32 	%f601, %f599, %f600, %f597;
	mov.f32 	%f602, 0fB5BFBE8E;
	fma.rn.f32 	%f603, %f599, %f602, %f601;
	mul.f32 	%f596, %f603, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f595,%f596;
	// inline asm
	add.f32 	%f604, %f599, 0f00000000;
	ex2.approx.f32 	%f605, %f604;
	mul.f32 	%f606, %f595, %f605;
	setp.lt.f32	%p50, %f597, 0fC2D20000;
	selp.f32	%f607, 0f00000000, %f606, %p50;
	setp.gt.f32	%p51, %f597, 0f42D20000;
	selp.f32	%f106, 0f7F800000, %f607, %p51;
	setp.neu.f32	%p52, %f62, 0f3F800000;
	@%p52 bra 	BB12_50;

	mov.f32 	%f1612, 0f3F800000;
	bra.uni 	BB12_61;

BB12_50:
	abs.f32 	%f107, %f62;
	setp.gtu.f32	%p53, %f107, 0f7F800000;
	add.f32 	%f1612, %f62, 0f40000000;
	@%p53 bra 	BB12_61;

	abs.f32 	%f109, %f388;
	setp.gtu.f32	%p54, %f109, 0f7F800000;
	add.f32 	%f1612, %f62, 0f40000000;
	@%p54 bra 	BB12_61;

	setp.eq.f32	%p55, %f109, 0f7F800000;
	@%p55 bra 	BB12_60;

	setp.eq.f32	%p56, %f62, 0f00000000;
	setp.eq.f32	%p57, %f107, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	setp.eq.f32	%p59, %f61, 0f3F800000;
	setp.lt.f32	%p60, %f62, 0f00000000;
	and.pred  	%p61, %p60, %p59;
	selp.f32	%f609, 0fFF800000, 0f7F800000, %p61;
	add.f32 	%f610, %f62, %f62;
	selp.f32	%f611, %f610, 0f00000000, %p59;
	selp.f32	%f1612, %f609, %f611, %p57;
	@%p58 bra 	BB12_61;

	setp.geu.f32	%p62, %f62, 0f00000000;
	@%p62 bra 	BB12_57;

	cvt.rzi.f32.f32	%f613, %f388;
	setp.eq.f32	%p63, %f613, 0f40000000;
	@%p63 bra 	BB12_57;

	mov.f32 	%f1612, 0f7FFFFFFF;
	bra.uni 	BB12_61;

BB12_57:
	setp.lt.f32	%p64, %f107, 0f00800000;
	selp.f32	%f618, 0fC3170000, 0fC2FE0000, %p64;
	mul.f32 	%f619, %f107, 0f4B800000;
	selp.f32	%f620, %f619, %f107, %p64;
	mov.b32 	 %r107, %f620;
	and.b32  	%r108, %r107, 8388607;
	or.b32  	%r109, %r108, 1065353216;
	mov.b32 	 %f621, %r109;
	shr.u32 	%r110, %r107, 23;
	cvt.rn.f32.u32	%f622, %r110;
	add.f32 	%f623, %f618, %f622;
	setp.gt.f32	%p65, %f621, 0f3FB504F3;
	mul.f32 	%f624, %f621, 0f3F000000;
	add.f32 	%f625, %f623, 0f3F800000;
	selp.f32	%f626, %f624, %f621, %p65;
	selp.f32	%f627, %f625, %f623, %p65;
	add.f32 	%f628, %f626, 0fBF800000;
	add.f32 	%f615, %f626, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f614,%f615;
	// inline asm
	add.f32 	%f629, %f628, %f628;
	mul.f32 	%f630, %f629, %f614;
	mul.f32 	%f631, %f630, %f630;
	mov.f32 	%f632, 0f3C4CAF63;
	mov.f32 	%f633, 0f3B18F0FE;
	fma.rn.f32 	%f634, %f633, %f631, %f632;
	mov.f32 	%f635, 0f3DAAAABD;
	fma.rn.f32 	%f636, %f634, %f631, %f635;
	mul.rn.f32 	%f637, %f636, %f631;
	mul.rn.f32 	%f638, %f637, %f630;
	sub.f32 	%f639, %f628, %f630;
	add.f32 	%f640, %f639, %f639;
	neg.f32 	%f641, %f630;
	fma.rn.f32 	%f642, %f641, %f628, %f640;
	mul.rn.f32 	%f643, %f614, %f642;
	add.f32 	%f644, %f630, %f638;
	sub.f32 	%f645, %f630, %f644;
	add.f32 	%f646, %f645, %f638;
	add.f32 	%f647, %f646, %f643;
	add.f32 	%f648, %f644, %f647;
	sub.f32 	%f649, %f644, %f648;
	add.f32 	%f650, %f649, %f647;
	mov.f32 	%f651, 0f3F317200;
	mul.rn.f32 	%f652, %f627, %f651;
	mov.f32 	%f653, 0f35BFBE8E;
	mul.rn.f32 	%f654, %f627, %f653;
	add.f32 	%f655, %f652, %f648;
	sub.f32 	%f656, %f652, %f655;
	add.f32 	%f657, %f656, %f648;
	add.f32 	%f658, %f657, %f650;
	add.f32 	%f659, %f658, %f654;
	add.f32 	%f660, %f655, %f659;
	sub.f32 	%f661, %f655, %f660;
	add.f32 	%f662, %f661, %f659;
	setp.gt.f32	%p66, %f109, 0f77F684DF;
	selp.f32	%f663, 0f39800000, 0f40000000, %p66;
	mul.rn.f32 	%f664, %f663, %f660;
	neg.f32 	%f665, %f664;
	fma.rn.f32 	%f666, %f663, %f660, %f665;
	fma.rn.f32 	%f667, %f663, %f662, %f666;
	mov.f32 	%f668, 0f00000000;
	fma.rn.f32 	%f669, %f668, %f660, %f667;
	add.rn.f32 	%f670, %f664, %f669;
	neg.f32 	%f671, %f670;
	add.rn.f32 	%f672, %f664, %f671;
	add.rn.f32 	%f673, %f672, %f669;
	mov.b32 	 %r111, %f670;
	setp.eq.s32	%p67, %r111, 1118925336;
	add.s32 	%r112, %r111, -1;
	mov.b32 	 %f674, %r112;
	add.f32 	%f675, %f673, 0f37000000;
	selp.f32	%f112, %f675, %f673, %p67;
	selp.f32	%f676, %f674, %f670, %p67;
	mul.f32 	%f677, %f676, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f678, %f677;
	fma.rn.f32 	%f680, %f678, %f600, %f676;
	fma.rn.f32 	%f682, %f678, %f602, %f680;
	mul.f32 	%f617, %f682, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f616,%f617;
	// inline asm
	add.f32 	%f683, %f678, 0f00000000;
	ex2.approx.f32 	%f684, %f683;
	mul.f32 	%f685, %f616, %f684;
	setp.lt.f32	%p68, %f676, 0fC2D20000;
	selp.f32	%f686, 0f00000000, %f685, %p68;
	setp.gt.f32	%p69, %f676, 0f42D20000;
	selp.f32	%f1611, 0f7F800000, %f686, %p69;
	setp.eq.f32	%p70, %f1611, 0f7F800000;
	@%p70 bra 	BB12_59;

	fma.rn.f32 	%f1611, %f1611, %f112, %f1611;

BB12_59:
	mov.b32 	 %r113, %f1611;
	xor.b32  	%r114, %r113, -2147483648;
	mov.b32 	 %f687, %r114;
	selp.f32	%f1612, %f687, %f1611, %p61;
	bra.uni 	BB12_61;

BB12_60:
	setp.eq.f32	%p74, %f62, 0fBF800000;
	setp.gt.f32	%p75, %f107, 0f3F800000;
	selp.f32	%f689, 0f7F800000, 0f00000000, %p75;
	selp.f32	%f1612, 0f3F800000, %f689, %p74;

BB12_61:
	cvt.rn.f32.s32	%f1594, %r227;
	cvt.rn.f32.s32	%f1591, %r226;
	sub.f32 	%f1590, %f1591, %f1627;
	mul.f32 	%f693, %f1612, 0fBF000000;
	mul.f32 	%f694, %f693, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f695, %f694;
	fma.rn.f32 	%f697, %f695, %f600, %f693;
	fma.rn.f32 	%f699, %f695, %f602, %f697;
	mul.f32 	%f692, %f699, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f691,%f692;
	// inline asm
	add.f32 	%f700, %f695, 0f00000000;
	ex2.approx.f32 	%f701, %f700;
	mul.f32 	%f702, %f691, %f701;
	setp.lt.f32	%p76, %f693, 0fC2D20000;
	selp.f32	%f703, 0f00000000, %f702, %p76;
	setp.gt.f32	%p77, %f693, 0f42D20000;
	selp.f32	%f704, 0f7F800000, %f703, %p77;
	sub.f32 	%f705, %f106, %f704;
	mul.f32 	%f706, %f41, %f705;
	mul.f32 	%f119, %f706, %f91;
	mul.f32 	%f709, %f385, %f106;
	mul.f32 	%f711, %f1590, %f704;
	sub.f32 	%f712, %f709, %f711;
	mul.f32 	%f713, %f42, %f712;
	mul.f32 	%f120, %f713, %f91;
	add.f32 	%f714, %f1594, 0f3F800000;
	sub.f32 	%f121, %f714, %f1628;
	div.rn.f32 	%f122, %f121, %f302;
	setp.neu.f32	%p78, %f122, 0f3F800000;
	@%p78 bra 	BB12_63;

	mov.f32 	%f1614, 0f3F800000;
	bra.uni 	BB12_78;

BB12_63:
	abs.f32 	%f123, %f122;
	setp.gtu.f32	%p79, %f123, 0f7F800000;
	@%p79 bra 	BB12_77;

	abs.f32 	%f124, %f388;
	setp.gtu.f32	%p80, %f124, 0f7F800000;
	@%p80 bra 	BB12_77;

	setp.eq.f32	%p81, %f124, 0f7F800000;
	@%p81 bra 	BB12_76;

	setp.eq.f32	%p82, %f123, 0f7F800000;
	@%p82 bra 	BB12_75;

	setp.eq.f32	%p83, %f122, 0f00000000;
	@%p83 bra 	BB12_74;

	setp.geu.f32	%p84, %f122, 0f00000000;
	@%p84 bra 	BB12_71;

	cvt.rzi.f32.f32	%f717, %f388;
	setp.eq.f32	%p85, %f717, 0f40000000;
	@%p85 bra 	BB12_71;

	mov.f32 	%f1614, 0f7FFFFFFF;
	bra.uni 	BB12_78;

BB12_71:
	setp.lt.f32	%p86, %f123, 0f00800000;
	selp.f32	%f722, 0fC3170000, 0fC2FE0000, %p86;
	mul.f32 	%f723, %f123, 0f4B800000;
	selp.f32	%f724, %f723, %f123, %p86;
	mov.b32 	 %r115, %f724;
	and.b32  	%r116, %r115, 8388607;
	or.b32  	%r117, %r116, 1065353216;
	mov.b32 	 %f725, %r117;
	shr.u32 	%r118, %r115, 23;
	cvt.rn.f32.u32	%f726, %r118;
	add.f32 	%f727, %f722, %f726;
	setp.gt.f32	%p87, %f725, 0f3FB504F3;
	mul.f32 	%f728, %f725, 0f3F000000;
	add.f32 	%f729, %f727, 0f3F800000;
	selp.f32	%f730, %f728, %f725, %p87;
	selp.f32	%f731, %f729, %f727, %p87;
	add.f32 	%f732, %f730, 0fBF800000;
	add.f32 	%f719, %f730, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f718,%f719;
	// inline asm
	add.f32 	%f733, %f732, %f732;
	mul.f32 	%f734, %f733, %f718;
	mul.f32 	%f735, %f734, %f734;
	mov.f32 	%f736, 0f3C4CAF63;
	mov.f32 	%f737, 0f3B18F0FE;
	fma.rn.f32 	%f738, %f737, %f735, %f736;
	mov.f32 	%f739, 0f3DAAAABD;
	fma.rn.f32 	%f740, %f738, %f735, %f739;
	mul.rn.f32 	%f741, %f740, %f735;
	mul.rn.f32 	%f742, %f741, %f734;
	sub.f32 	%f743, %f732, %f734;
	add.f32 	%f744, %f743, %f743;
	neg.f32 	%f745, %f734;
	fma.rn.f32 	%f746, %f745, %f732, %f744;
	mul.rn.f32 	%f747, %f718, %f746;
	add.f32 	%f748, %f734, %f742;
	sub.f32 	%f749, %f734, %f748;
	add.f32 	%f750, %f749, %f742;
	add.f32 	%f751, %f750, %f747;
	add.f32 	%f752, %f748, %f751;
	sub.f32 	%f753, %f748, %f752;
	add.f32 	%f754, %f753, %f751;
	mov.f32 	%f755, 0f3F317200;
	mul.rn.f32 	%f756, %f731, %f755;
	mov.f32 	%f757, 0f35BFBE8E;
	mul.rn.f32 	%f758, %f731, %f757;
	add.f32 	%f759, %f756, %f752;
	sub.f32 	%f760, %f756, %f759;
	add.f32 	%f761, %f760, %f752;
	add.f32 	%f762, %f761, %f754;
	add.f32 	%f763, %f762, %f758;
	add.f32 	%f764, %f759, %f763;
	sub.f32 	%f765, %f759, %f764;
	add.f32 	%f766, %f765, %f763;
	setp.gt.f32	%p88, %f124, 0f77F684DF;
	selp.f32	%f767, 0f39800000, 0f40000000, %p88;
	mul.rn.f32 	%f768, %f767, %f764;
	neg.f32 	%f769, %f768;
	fma.rn.f32 	%f770, %f767, %f764, %f769;
	fma.rn.f32 	%f771, %f767, %f766, %f770;
	mov.f32 	%f772, 0f00000000;
	fma.rn.f32 	%f773, %f772, %f764, %f771;
	add.rn.f32 	%f774, %f768, %f773;
	neg.f32 	%f775, %f774;
	add.rn.f32 	%f776, %f768, %f775;
	add.rn.f32 	%f777, %f776, %f773;
	mov.b32 	 %r119, %f774;
	setp.eq.s32	%p89, %r119, 1118925336;
	add.s32 	%r120, %r119, -1;
	mov.b32 	 %f778, %r120;
	add.f32 	%f779, %f777, 0f37000000;
	selp.f32	%f125, %f779, %f777, %p89;
	selp.f32	%f780, %f778, %f774, %p89;
	mul.f32 	%f781, %f780, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f782, %f781;
	fma.rn.f32 	%f784, %f782, %f600, %f780;
	fma.rn.f32 	%f786, %f782, %f602, %f784;
	mul.f32 	%f721, %f786, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f720,%f721;
	// inline asm
	add.f32 	%f787, %f782, 0f00000000;
	ex2.approx.f32 	%f788, %f787;
	mul.f32 	%f789, %f720, %f788;
	setp.lt.f32	%p90, %f780, 0fC2D20000;
	selp.f32	%f790, 0f00000000, %f789, %p90;
	setp.gt.f32	%p91, %f780, 0f42D20000;
	selp.f32	%f1613, 0f7F800000, %f790, %p91;
	setp.eq.f32	%p92, %f1613, 0f7F800000;
	@%p92 bra 	BB12_73;

	fma.rn.f32 	%f1613, %f1613, %f125, %f1613;

BB12_73:
	setp.eq.f32	%p93, %f61, 0f3F800000;
	setp.lt.f32	%p94, %f122, 0f00000000;
	and.pred  	%p95, %p94, %p93;
	mov.b32 	 %r121, %f1613;
	xor.b32  	%r122, %r121, -2147483648;
	mov.b32 	 %f791, %r122;
	selp.f32	%f1614, %f791, %f1613, %p95;
	bra.uni 	BB12_78;

BB12_74:
	setp.eq.f32	%p96, %f61, 0f3F800000;
	add.f32 	%f793, %f122, %f122;
	selp.f32	%f1614, %f793, 0f00000000, %p96;
	bra.uni 	BB12_78;

BB12_75:
	setp.eq.f32	%p97, %f61, 0f3F800000;
	setp.lt.f32	%p98, %f122, 0f00000000;
	and.pred  	%p99, %p98, %p97;
	selp.f32	%f1614, 0fFF800000, 0f7F800000, %p99;
	bra.uni 	BB12_78;

BB12_76:
	setp.gt.f32	%p100, %f123, 0f3F800000;
	selp.f32	%f794, 0f7F800000, 0f00000000, %p100;
	setp.eq.f32	%p101, %f122, 0fBF800000;
	selp.f32	%f1614, 0f3F800000, %f794, %p101;
	bra.uni 	BB12_78;

BB12_77:
	add.f32 	%f1614, %f122, 0f40000000;

BB12_78:
	mul.f32 	%f798, %f1614, 0fBF000000;
	mul.f32 	%f799, %f798, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f800, %f799;
	fma.rn.f32 	%f802, %f800, %f600, %f798;
	fma.rn.f32 	%f804, %f800, %f602, %f802;
	mul.f32 	%f797, %f804, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f796,%f797;
	// inline asm
	add.f32 	%f805, %f800, 0f00000000;
	ex2.approx.f32 	%f806, %f805;
	mul.f32 	%f807, %f796, %f806;
	setp.lt.f32	%p102, %f798, 0fC2D20000;
	selp.f32	%f808, 0f00000000, %f807, %p102;
	setp.gt.f32	%p103, %f798, 0f42D20000;
	selp.f32	%f135, 0f7F800000, %f808, %p103;
	div.rn.f32 	%f136, %f80, %f302;
	setp.neu.f32	%p104, %f136, 0f3F800000;
	@%p104 bra 	BB12_80;

	mov.f32 	%f1616, %f383;
	bra.uni 	BB12_95;

BB12_80:
	abs.f32 	%f137, %f136;
	setp.gtu.f32	%p105, %f137, 0f7F800000;
	@%p105 bra 	BB12_94;

	abs.f32 	%f138, %f388;
	setp.gtu.f32	%p106, %f138, 0f7F800000;
	@%p106 bra 	BB12_94;

	setp.eq.f32	%p107, %f138, 0f7F800000;
	@%p107 bra 	BB12_93;

	setp.eq.f32	%p108, %f137, 0f7F800000;
	@%p108 bra 	BB12_92;

	setp.eq.f32	%p109, %f136, 0f00000000;
	@%p109 bra 	BB12_91;

	setp.geu.f32	%p110, %f136, 0f00000000;
	@%p110 bra 	BB12_88;

	cvt.rzi.f32.f32	%f811, %f388;
	setp.eq.f32	%p111, %f811, 0f40000000;
	@%p111 bra 	BB12_88;

	mov.f32 	%f886, 0f7FFFFFFF;
	mov.f32 	%f1616, %f886;
	bra.uni 	BB12_95;

BB12_88:
	setp.lt.f32	%p112, %f137, 0f00800000;
	selp.f32	%f816, 0fC3170000, 0fC2FE0000, %p112;
	mul.f32 	%f817, %f137, 0f4B800000;
	selp.f32	%f818, %f817, %f137, %p112;
	mov.b32 	 %r123, %f818;
	and.b32  	%r124, %r123, 8388607;
	or.b32  	%r125, %r124, 1065353216;
	mov.b32 	 %f819, %r125;
	shr.u32 	%r126, %r123, 23;
	cvt.rn.f32.u32	%f820, %r126;
	add.f32 	%f821, %f816, %f820;
	setp.gt.f32	%p113, %f819, 0f3FB504F3;
	mul.f32 	%f822, %f819, 0f3F000000;
	add.f32 	%f823, %f821, 0f3F800000;
	selp.f32	%f824, %f822, %f819, %p113;
	selp.f32	%f825, %f823, %f821, %p113;
	add.f32 	%f826, %f824, 0fBF800000;
	add.f32 	%f813, %f824, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f812,%f813;
	// inline asm
	add.f32 	%f827, %f826, %f826;
	mul.f32 	%f828, %f827, %f812;
	mul.f32 	%f829, %f828, %f828;
	mov.f32 	%f830, 0f3C4CAF63;
	mov.f32 	%f831, 0f3B18F0FE;
	fma.rn.f32 	%f832, %f831, %f829, %f830;
	mov.f32 	%f833, 0f3DAAAABD;
	fma.rn.f32 	%f834, %f832, %f829, %f833;
	mul.rn.f32 	%f835, %f834, %f829;
	mul.rn.f32 	%f836, %f835, %f828;
	sub.f32 	%f837, %f826, %f828;
	add.f32 	%f838, %f837, %f837;
	neg.f32 	%f839, %f828;
	fma.rn.f32 	%f840, %f839, %f826, %f838;
	mul.rn.f32 	%f841, %f812, %f840;
	add.f32 	%f842, %f828, %f836;
	sub.f32 	%f843, %f828, %f842;
	add.f32 	%f844, %f843, %f836;
	add.f32 	%f845, %f844, %f841;
	add.f32 	%f846, %f842, %f845;
	sub.f32 	%f847, %f842, %f846;
	add.f32 	%f848, %f847, %f845;
	mov.f32 	%f849, 0f3F317200;
	mul.rn.f32 	%f850, %f825, %f849;
	mov.f32 	%f851, 0f35BFBE8E;
	mul.rn.f32 	%f852, %f825, %f851;
	add.f32 	%f853, %f850, %f846;
	sub.f32 	%f854, %f850, %f853;
	add.f32 	%f855, %f854, %f846;
	add.f32 	%f856, %f855, %f848;
	add.f32 	%f857, %f856, %f852;
	add.f32 	%f858, %f853, %f857;
	sub.f32 	%f859, %f853, %f858;
	add.f32 	%f860, %f859, %f857;
	setp.gt.f32	%p114, %f138, 0f77F684DF;
	selp.f32	%f861, 0f39800000, 0f40000000, %p114;
	mul.rn.f32 	%f862, %f861, %f858;
	neg.f32 	%f863, %f862;
	fma.rn.f32 	%f864, %f861, %f858, %f863;
	fma.rn.f32 	%f865, %f861, %f860, %f864;
	mov.f32 	%f866, 0f00000000;
	fma.rn.f32 	%f867, %f866, %f858, %f865;
	add.rn.f32 	%f868, %f862, %f867;
	neg.f32 	%f869, %f868;
	add.rn.f32 	%f870, %f862, %f869;
	add.rn.f32 	%f871, %f870, %f867;
	mov.b32 	 %r127, %f868;
	setp.eq.s32	%p115, %r127, 1118925336;
	add.s32 	%r128, %r127, -1;
	mov.b32 	 %f872, %r128;
	add.f32 	%f873, %f871, 0f37000000;
	selp.f32	%f139, %f873, %f871, %p115;
	selp.f32	%f874, %f872, %f868, %p115;
	mul.f32 	%f875, %f874, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f876, %f875;
	fma.rn.f32 	%f878, %f876, %f600, %f874;
	fma.rn.f32 	%f880, %f876, %f602, %f878;
	mul.f32 	%f815, %f880, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f814,%f815;
	// inline asm
	add.f32 	%f881, %f876, 0f00000000;
	ex2.approx.f32 	%f882, %f881;
	mul.f32 	%f883, %f814, %f882;
	setp.lt.f32	%p116, %f874, 0fC2D20000;
	selp.f32	%f884, 0f00000000, %f883, %p116;
	setp.gt.f32	%p117, %f874, 0f42D20000;
	selp.f32	%f1615, 0f7F800000, %f884, %p117;
	setp.eq.f32	%p118, %f1615, 0f7F800000;
	@%p118 bra 	BB12_90;

	fma.rn.f32 	%f1615, %f1615, %f139, %f1615;

BB12_90:
	setp.eq.f32	%p119, %f61, 0f3F800000;
	setp.lt.f32	%p120, %f136, 0f00000000;
	and.pred  	%p121, %p120, %p119;
	mov.b32 	 %r129, %f1615;
	xor.b32  	%r130, %r129, -2147483648;
	mov.b32 	 %f885, %r130;
	selp.f32	%f143, %f885, %f1615, %p121;
	mov.f32 	%f1616, %f143;
	bra.uni 	BB12_95;

BB12_91:
	setp.eq.f32	%p122, %f61, 0f3F800000;
	add.f32 	%f887, %f136, %f136;
	selp.f32	%f144, %f887, 0f00000000, %p122;
	mov.f32 	%f1616, %f144;
	bra.uni 	BB12_95;

BB12_92:
	setp.eq.f32	%p123, %f61, 0f3F800000;
	setp.lt.f32	%p124, %f136, 0f00000000;
	and.pred  	%p125, %p124, %p123;
	selp.f32	%f145, 0fFF800000, 0f7F800000, %p125;
	mov.f32 	%f1616, %f145;
	bra.uni 	BB12_95;

BB12_93:
	setp.gt.f32	%p126, %f137, 0f3F800000;
	selp.f32	%f888, 0f7F800000, 0f00000000, %p126;
	setp.eq.f32	%p127, %f136, 0fBF800000;
	selp.f32	%f146, 0f3F800000, %f888, %p127;
	mov.f32 	%f1616, %f146;
	bra.uni 	BB12_95;

BB12_94:
	add.f32 	%f147, %f136, 0f40000000;
	mov.f32 	%f1616, %f147;

BB12_95:
	mov.f32 	%f148, %f1616;
	mul.f32 	%f892, %f148, 0fBF000000;
	mul.f32 	%f893, %f892, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f894, %f893;
	fma.rn.f32 	%f896, %f894, %f600, %f892;
	fma.rn.f32 	%f898, %f894, %f602, %f896;
	mul.f32 	%f891, %f898, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f890,%f891;
	// inline asm
	add.f32 	%f899, %f894, 0f00000000;
	ex2.approx.f32 	%f900, %f899;
	mul.f32 	%f901, %f890, %f900;
	setp.lt.f32	%p128, %f892, 0fC2D20000;
	selp.f32	%f902, 0f00000000, %f901, %p128;
	setp.gt.f32	%p129, %f892, 0f42D20000;
	selp.f32	%f149, 0f7F800000, %f902, %p129;
	sub.f32 	%f903, %f135, %f149;
	mul.f32 	%f904, %f41, %f903;
	mul.f32 	%f150, %f904, %f78;
	setp.eq.s64	%p130, %rd12, 0;
	@%p130 bra 	BB12_97;

	mul.f32 	%f905, %f121, %f135;
	mul.f32 	%f906, %f80, %f149;
	sub.f32 	%f907, %f905, %f906;
	mul.f32 	%f908, %f42, %f907;
	mul.f32 	%f1604, %f908, %f78;
	st.local.f32 	[%rd11+4], %f1604;

BB12_97:
	mul.f32 	%f153, %f78, %f91;
	setp.gt.f32	%p131, %f92, 0f3C23D70A;
	@%p131 bra 	BB12_99;

	mov.f32 	%f1617, 0f00000000;
	bra.uni 	BB12_100;

BB12_99:
	div.rn.f32 	%f910, %f93, %f92;
	add.f32 	%f1617, %f910, 0fBF800000;

BB12_100:
	@%p131 bra 	BB12_102;

	mov.f32 	%f1618, 0f00000000;
	bra.uni 	BB12_103;

BB12_102:
	mul.f32 	%f912, %f92, %f92;
	mul.f32 	%f913, %f912, 0f3F800000;
	div.rn.f32 	%f1618, %f93, %f913;

BB12_103:
	mov.f32 	%f914, 0f47C35000;
	min.f32 	%f915, %f1617, %f914;
	fma.rn.f32 	%f1626, %f119, %f915, %f1626;
	mul.f32 	%f916, %f119, %f119;
	mul.f32 	%f917, %f916, 0f3F800000;
	mul.f32 	%f918, %f120, %f915;
	min.f32 	%f919, %f1618, %f914;
	mul.f32 	%f920, %f917, %f919;
	sub.f32 	%f921, %f918, %f920;
	add.f32 	%f1622, %f1622, %f921;
	fma.rn.f32 	%f1625, %f150, %f915, %f1625;
	mul.f32 	%f922, %f150, %f150;
	mul.f32 	%f923, %f922, 0f3F800000;
	mul.f32 	%f924, %f1604, %f915;
	mul.f32 	%f925, %f923, %f919;
	sub.f32 	%f926, %f924, %f925;
	add.f32 	%f1621, %f1621, %f926;
	fma.rn.f32 	%f1624, %f153, %f915, %f1624;
	mul.f32 	%f927, %f153, %f153;
	mul.f32 	%f928, %f927, 0f3F800000;
	mul.f32 	%f929, %f915, 0f00000000;
	mul.f32 	%f930, %f928, %f919;
	sub.f32 	%f931, %f929, %f930;
	add.f32 	%f1620, %f1620, %f931;
	fma.rn.f32 	%f1623, %f915, 0f3F800000, %f1623;
	mul.f32 	%f932, %f919, 0f3F800000;
	sub.f32 	%f933, %f929, %f932;
	add.f32 	%f1619, %f1619, %f933;
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p133, %r227, %r56;
	@%p133 bra 	BB12_23;

	st.local.f32 	[%rd11], %f120;
	mov.u32 	%r131, 0;
	st.local.u32 	[%rd11+12], %r131;
	st.local.u32 	[%rd11+8], %r131;
	st.local.f32 	[%rd64], %f119;
	st.local.f32 	[%rd64+4], %f150;
	mov.u32 	%r132, 1065353216;
	st.local.u32 	[%rd64+12], %r132;
	st.local.f32 	[%rd64+8], %f153;
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p134, %r226, %r56;
	@%p134 bra 	BB12_22;

BB12_105:
	div.rn.f32 	%f934, %f1626, %f1622;
	mov.f32 	%f935, 0fBF800000;
	max.f32 	%f936, %f934, %f935;
	mov.f32 	%f937, 0f3F800000;
	min.f32 	%f938, %f936, %f937;
	sub.f32 	%f1627, %f1627, %f938;
	div.rn.f32 	%f939, %f1625, %f1621;
	max.f32 	%f940, %f939, %f935;
	min.f32 	%f941, %f940, %f937;
	sub.f32 	%f1628, %f1628, %f941;
	neg.f32 	%f942, %f1629;
	div.rn.f32 	%f943, %f1624, %f1620;
	max.f32 	%f944, %f943, %f942;
	min.f32 	%f945, %f944, %f1629;
	sub.f32 	%f946, %f1629, %f945;
	neg.f32 	%f947, %f1630;
	div.rn.f32 	%f948, %f1623, %f1619;
	max.f32 	%f949, %f948, %f947;
	min.f32 	%f950, %f949, %f1630;
	sub.f32 	%f951, %f1630, %f950;
	max.f32 	%f1629, %f946, %f937;
	mov.f32 	%f952, 0f3C23D70A;
	max.f32 	%f1630, %f951, %f952;
	add.s32 	%r225, %r225, 1;
	setp.lt.s32	%p135, %r225, %r57;
	@%p135 bra 	BB12_19;

BB12_106:
	@%p4 bra 	BB12_108;

	mov.f32 	%f1648, 0f00000000;
	bra.uni 	BB12_199;

BB12_108:
	div.rn.f32 	%f955, %f1629, 0fC0206C98;
	div.rn.f32 	%f183, %f955, %f302;
	add.s64 	%rd15, %rd64, 4;
	mov.u32 	%r133, 0;
	mov.f32 	%f1648, 0f00000000;
	mov.u32 	%r230, %r133;

BB12_109:
	cvt.rn.f32.s32	%f956, %r230;
	sub.f32 	%f957, %f956, %f1627;
	add.f32 	%f958, %f957, 0f3F800000;
	mov.f32 	%f959, 0f3F800000;
	sqrt.rn.f32 	%f185, %f16;
	mul.f32 	%f186, %f958, %f185;
	abs.f32 	%f187, %f186;
	mul.f32 	%f188, %f186, %f186;
	mul.f32 	%f189, %f957, %f185;
	abs.f32 	%f190, %f189;
	mul.f32 	%f191, %f189, %f189;
	add.f32 	%f960, %f956, 0f3F800000;
	sub.f32 	%f961, %f960, %f1627;
	div.rn.f32 	%f192, %f961, %f302;
	cvt.rzi.f32.f32	%f962, %f959;
	add.f32 	%f963, %f962, %f962;
	mov.f32 	%f964, 0f40000000;
	sub.f32 	%f965, %f964, %f963;
	abs.f32 	%f193, %f965;
	setp.eq.f32	%p137, %f193, 0f3F800000;
	div.rn.f32 	%f194, %f957, %f302;
	add.f32 	%f195, %f194, 0f40000000;
	setp.lt.f32	%p138, %f194, 0f00000000;
	and.pred  	%p1, %p138, %p137;
	selp.f32	%f196, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f966, %f194, %f194;
	selp.f32	%f197, %f966, 0f00000000, %p137;
	add.f32 	%f198, %f192, 0f40000000;
	setp.lt.f32	%p139, %f192, 0f00000000;
	and.pred  	%p2, %p139, %p137;
	selp.f32	%f199, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f967, %f192, %f192;
	selp.f32	%f200, %f967, 0f00000000, %p137;
	mov.b32 	 %r135, %f189;
	and.b32  	%r25, %r135, -2147483648;
	mov.b32 	 %r136, %f186;
	and.b32  	%r26, %r136, -2147483648;
	mov.u32 	%r229, %r133;

BB12_110:
	mov.u32 	%r27, %r229;
	setp.ltu.f32	%p140, %f187, 0f3F800000;
	@%p140 bra 	BB12_112;

	setp.ltu.f32	%p141, %f187, 0f407AD445;
	mov.f32 	%f970, 0f3A03BB71;
	mov.f32 	%f971, 0fB7B730FB;
	fma.rn.f32 	%f972, %f971, %f187, %f970;
	mov.f32 	%f973, 0fBBACA3B3;
	fma.rn.f32 	%f974, %f972, %f187, %f973;
	mov.f32 	%f975, 0f3D0A7445;
	fma.rn.f32 	%f976, %f974, %f187, %f975;
	mov.f32 	%f977, 0fBE1B3B75;
	fma.rn.f32 	%f978, %f976, %f187, %f977;
	mov.f32 	%f979, 0fBF6B385A;
	fma.rn.f32 	%f980, %f978, %f187, %f979;
	mov.f32 	%f981, 0fBFD0316E;
	fma.rn.f32 	%f982, %f980, %f187, %f981;
	mov.f32 	%f983, 0fBA031CCE;
	fma.rn.f32 	%f969, %f982, %f187, %f983;
	// inline asm
	ex2.approx.ftz.f32 %f968,%f969;
	// inline asm
	sub.f32 	%f985, %f959, %f968;
	mov.b32 	 %r137, %f985;
	selp.b32	%r138, %r137, 1065353216, %p141;
	or.b32  	%r139, %r138, %r26;
	mov.b32 	 %f1631, %r139;
	bra.uni 	BB12_113;

BB12_112:
	mov.f32 	%f986, 0f3BA0C9F8;
	mov.f32 	%f987, 0fBA1268FB;
	fma.rn.f32 	%f988, %f987, %f188, %f986;
	mov.f32 	%f989, 0fBCDABFD4;
	fma.rn.f32 	%f990, %f988, %f188, %f989;
	mov.f32 	%f991, 0f3DE70331;
	fma.rn.f32 	%f992, %f990, %f188, %f991;
	mov.f32 	%f993, 0fBEC09330;
	fma.rn.f32 	%f994, %f992, %f188, %f993;
	mov.f32 	%f995, 0f3F906EBA;
	fma.rn.f32 	%f996, %f994, %f188, %f995;
	mul.f32 	%f1631, %f996, %f186;

BB12_113:
	setp.ltu.f32	%p142, %f190, 0f3F800000;
	@%p142 bra 	BB12_115;

	setp.ltu.f32	%p143, %f190, 0f407AD445;
	mov.f32 	%f999, 0f3A03BB71;
	mov.f32 	%f1000, 0fB7B730FB;
	fma.rn.f32 	%f1001, %f1000, %f190, %f999;
	mov.f32 	%f1002, 0fBBACA3B3;
	fma.rn.f32 	%f1003, %f1001, %f190, %f1002;
	mov.f32 	%f1004, 0f3D0A7445;
	fma.rn.f32 	%f1005, %f1003, %f190, %f1004;
	mov.f32 	%f1006, 0fBE1B3B75;
	fma.rn.f32 	%f1007, %f1005, %f190, %f1006;
	mov.f32 	%f1008, 0fBF6B385A;
	fma.rn.f32 	%f1009, %f1007, %f190, %f1008;
	mov.f32 	%f1010, 0fBFD0316E;
	fma.rn.f32 	%f1011, %f1009, %f190, %f1010;
	mov.f32 	%f1012, 0fBA031CCE;
	fma.rn.f32 	%f998, %f1011, %f190, %f1012;
	// inline asm
	ex2.approx.ftz.f32 %f997,%f998;
	// inline asm
	sub.f32 	%f1014, %f959, %f997;
	mov.b32 	 %r140, %f1014;
	selp.b32	%r141, %r140, 1065353216, %p143;
	or.b32  	%r142, %r141, %r25;
	mov.b32 	 %f1632, %r142;
	bra.uni 	BB12_116;

BB12_115:
	mov.f32 	%f1015, 0f3BA0C9F8;
	mov.f32 	%f1016, 0fBA1268FB;
	fma.rn.f32 	%f1017, %f1016, %f191, %f1015;
	mov.f32 	%f1018, 0fBCDABFD4;
	fma.rn.f32 	%f1019, %f1017, %f191, %f1018;
	mov.f32 	%f1020, 0f3DE70331;
	fma.rn.f32 	%f1021, %f1019, %f191, %f1020;
	mov.f32 	%f1022, 0fBEC09330;
	fma.rn.f32 	%f1023, %f1021, %f191, %f1022;
	mov.f32 	%f1024, 0f3F906EBA;
	fma.rn.f32 	%f1025, %f1023, %f191, %f1024;
	mul.f32 	%f1632, %f1025, %f189;

BB12_116:
	sqrt.rn.f32 	%f1596, %f16;
	sub.f32 	%f1026, %f1631, %f1632;
	mul.f32 	%f208, %f1026, 0f3F000000;
	cvt.rn.f32.s32	%f209, %r27;
	sub.f32 	%f210, %f209, %f1628;
	add.f32 	%f1027, %f210, 0f3F800000;
	mul.f32 	%f211, %f1027, %f1596;
	abs.f32 	%f212, %f211;
	setp.ltu.f32	%p144, %f212, 0f3F800000;
	@%p144 bra 	BB12_118;

	mov.f32 	%f1030, 0f3A03BB71;
	mov.f32 	%f1031, 0fB7B730FB;
	fma.rn.f32 	%f1032, %f1031, %f212, %f1030;
	mov.f32 	%f1033, 0fBBACA3B3;
	fma.rn.f32 	%f1034, %f1032, %f212, %f1033;
	mov.f32 	%f1035, 0f3D0A7445;
	fma.rn.f32 	%f1036, %f1034, %f212, %f1035;
	mov.f32 	%f1037, 0fBE1B3B75;
	fma.rn.f32 	%f1038, %f1036, %f212, %f1037;
	mov.f32 	%f1039, 0fBF6B385A;
	fma.rn.f32 	%f1040, %f1038, %f212, %f1039;
	mov.f32 	%f1041, 0fBFD0316E;
	fma.rn.f32 	%f1042, %f1040, %f212, %f1041;
	mov.f32 	%f1043, 0fBA031CCE;
	fma.rn.f32 	%f1029, %f1042, %f212, %f1043;
	// inline asm
	ex2.approx.ftz.f32 %f1028,%f1029;
	// inline asm
	sub.f32 	%f1045, %f959, %f1028;
	mov.b32 	 %r143, %f1045;
	setp.ltu.f32	%p145, %f212, 0f407AD445;
	selp.b32	%r144, %r143, 1065353216, %p145;
	mov.b32 	 %r145, %f211;
	and.b32  	%r146, %r145, -2147483648;
	or.b32  	%r147, %r144, %r146;
	mov.b32 	 %f1633, %r147;
	bra.uni 	BB12_119;

BB12_118:
	mul.f32 	%f1046, %f211, %f211;
	mov.f32 	%f1047, 0f3BA0C9F8;
	mov.f32 	%f1048, 0fBA1268FB;
	fma.rn.f32 	%f1049, %f1048, %f1046, %f1047;
	mov.f32 	%f1050, 0fBCDABFD4;
	fma.rn.f32 	%f1051, %f1049, %f1046, %f1050;
	mov.f32 	%f1052, 0f3DE70331;
	fma.rn.f32 	%f1053, %f1051, %f1046, %f1052;
	mov.f32 	%f1054, 0fBEC09330;
	fma.rn.f32 	%f1055, %f1053, %f1046, %f1054;
	mov.f32 	%f1056, 0f3F906EBA;
	fma.rn.f32 	%f1057, %f1055, %f1046, %f1056;
	mul.f32 	%f1633, %f1057, %f211;

BB12_119:
	sqrt.rn.f32 	%f1597, %f16;
	mul.f32 	%f216, %f210, %f1597;
	abs.f32 	%f217, %f216;
	setp.ltu.f32	%p146, %f217, 0f3F800000;
	@%p146 bra 	BB12_121;

	mov.f32 	%f1060, 0f3A03BB71;
	mov.f32 	%f1061, 0fB7B730FB;
	fma.rn.f32 	%f1062, %f1061, %f217, %f1060;
	mov.f32 	%f1063, 0fBBACA3B3;
	fma.rn.f32 	%f1064, %f1062, %f217, %f1063;
	mov.f32 	%f1065, 0f3D0A7445;
	fma.rn.f32 	%f1066, %f1064, %f217, %f1065;
	mov.f32 	%f1067, 0fBE1B3B75;
	fma.rn.f32 	%f1068, %f1066, %f217, %f1067;
	mov.f32 	%f1069, 0fBF6B385A;
	fma.rn.f32 	%f1070, %f1068, %f217, %f1069;
	mov.f32 	%f1071, 0fBFD0316E;
	fma.rn.f32 	%f1072, %f1070, %f217, %f1071;
	mov.f32 	%f1073, 0fBA031CCE;
	fma.rn.f32 	%f1059, %f1072, %f217, %f1073;
	// inline asm
	ex2.approx.ftz.f32 %f1058,%f1059;
	// inline asm
	sub.f32 	%f1075, %f959, %f1058;
	mov.b32 	 %r148, %f1075;
	setp.ltu.f32	%p147, %f217, 0f407AD445;
	selp.b32	%r149, %r148, 1065353216, %p147;
	mov.b32 	 %r150, %f216;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r149, %r151;
	mov.b32 	 %f1634, %r152;
	bra.uni 	BB12_122;

BB12_121:
	mul.f32 	%f1076, %f216, %f216;
	mov.f32 	%f1077, 0f3BA0C9F8;
	mov.f32 	%f1078, 0fBA1268FB;
	fma.rn.f32 	%f1079, %f1078, %f1076, %f1077;
	mov.f32 	%f1080, 0fBCDABFD4;
	fma.rn.f32 	%f1081, %f1079, %f1076, %f1080;
	mov.f32 	%f1082, 0f3DE70331;
	fma.rn.f32 	%f1083, %f1081, %f1076, %f1082;
	mov.f32 	%f1084, 0fBEC09330;
	fma.rn.f32 	%f1085, %f1083, %f1076, %f1084;
	mov.f32 	%f1086, 0f3F906EBA;
	fma.rn.f32 	%f1087, %f1085, %f1076, %f1086;
	mul.f32 	%f1634, %f1087, %f216;

BB12_122:
	sub.f32 	%f1088, %f1633, %f1634;
	mul.f32 	%f221, %f1088, 0f3F000000;
	mul.f32 	%f1089, %f1629, %f208;
	fma.rn.f32 	%f222, %f1089, %f221, %f1630;
	mad.lo.s32 	%r153, %r27, %r56, %r230;
	cvt.s64.s32	%rd77, %r153;
	add.s64 	%rd78, %rd77, %rd6;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f223, [%rd80];
	setp.neu.f32	%p148, %f192, 0f3F800000;
	@%p148 bra 	BB12_124;

	mov.f32 	%f1169, 0f3F800000;
	mov.f32 	%f1637, %f1169;
	bra.uni 	BB12_135;

BB12_124:
	abs.f32 	%f224, %f192;
	setp.gtu.f32	%p149, %f224, 0f7F800000;
	mov.f32 	%f1637, %f198;
	@%p149 bra 	BB12_135;

	abs.f32 	%f225, %f964;
	setp.gtu.f32	%p150, %f225, 0f7F800000;
	mov.f32 	%f1636, %f198;
	mov.f32 	%f1637, %f1636;
	@%p150 bra 	BB12_135;

	setp.eq.f32	%p151, %f225, 0f7F800000;
	@%p151 bra 	BB12_134;

	setp.eq.f32	%p152, %f192, 0f00000000;
	setp.eq.f32	%p153, %f224, 0f7F800000;
	or.pred  	%p154, %p153, %p152;
	selp.f32	%f226, %f199, %f200, %p153;
	mov.f32 	%f1637, %f226;
	@%p154 bra 	BB12_135;

	setp.geu.f32	%p155, %f192, 0f00000000;
	@%p155 bra 	BB12_131;

	cvt.rzi.f32.f32	%f1092, %f964;
	setp.eq.f32	%p156, %f1092, 0f40000000;
	@%p156 bra 	BB12_131;

	mov.f32 	%f1167, 0f7FFFFFFF;
	mov.f32 	%f1637, %f1167;
	bra.uni 	BB12_135;

BB12_131:
	setp.lt.f32	%p157, %f224, 0f00800000;
	selp.f32	%f1097, 0fC3170000, 0fC2FE0000, %p157;
	mul.f32 	%f1098, %f224, 0f4B800000;
	selp.f32	%f1099, %f1098, %f224, %p157;
	mov.b32 	 %r154, %f1099;
	and.b32  	%r155, %r154, 8388607;
	or.b32  	%r156, %r155, 1065353216;
	mov.b32 	 %f1100, %r156;
	shr.u32 	%r157, %r154, 23;
	cvt.rn.f32.u32	%f1101, %r157;
	add.f32 	%f1102, %f1097, %f1101;
	setp.gt.f32	%p158, %f1100, 0f3FB504F3;
	mul.f32 	%f1103, %f1100, 0f3F000000;
	add.f32 	%f1104, %f1102, 0f3F800000;
	selp.f32	%f1105, %f1103, %f1100, %p158;
	selp.f32	%f1106, %f1104, %f1102, %p158;
	add.f32 	%f1107, %f1105, 0fBF800000;
	add.f32 	%f1094, %f1105, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1093,%f1094;
	// inline asm
	add.f32 	%f1108, %f1107, %f1107;
	mul.f32 	%f1109, %f1108, %f1093;
	mul.f32 	%f1110, %f1109, %f1109;
	mov.f32 	%f1111, 0f3C4CAF63;
	mov.f32 	%f1112, 0f3B18F0FE;
	fma.rn.f32 	%f1113, %f1112, %f1110, %f1111;
	mov.f32 	%f1114, 0f3DAAAABD;
	fma.rn.f32 	%f1115, %f1113, %f1110, %f1114;
	mul.rn.f32 	%f1116, %f1115, %f1110;
	mul.rn.f32 	%f1117, %f1116, %f1109;
	sub.f32 	%f1118, %f1107, %f1109;
	add.f32 	%f1119, %f1118, %f1118;
	neg.f32 	%f1120, %f1109;
	fma.rn.f32 	%f1121, %f1120, %f1107, %f1119;
	mul.rn.f32 	%f1122, %f1093, %f1121;
	add.f32 	%f1123, %f1109, %f1117;
	sub.f32 	%f1124, %f1109, %f1123;
	add.f32 	%f1125, %f1124, %f1117;
	add.f32 	%f1126, %f1125, %f1122;
	add.f32 	%f1127, %f1123, %f1126;
	sub.f32 	%f1128, %f1123, %f1127;
	add.f32 	%f1129, %f1128, %f1126;
	mov.f32 	%f1130, 0f3F317200;
	mul.rn.f32 	%f1131, %f1106, %f1130;
	mov.f32 	%f1132, 0f35BFBE8E;
	mul.rn.f32 	%f1133, %f1106, %f1132;
	add.f32 	%f1134, %f1131, %f1127;
	sub.f32 	%f1135, %f1131, %f1134;
	add.f32 	%f1136, %f1135, %f1127;
	add.f32 	%f1137, %f1136, %f1129;
	add.f32 	%f1138, %f1137, %f1133;
	add.f32 	%f1139, %f1134, %f1138;
	sub.f32 	%f1140, %f1134, %f1139;
	add.f32 	%f1141, %f1140, %f1138;
	setp.gt.f32	%p159, %f225, 0f77F684DF;
	selp.f32	%f1142, 0f39800000, 0f40000000, %p159;
	mul.rn.f32 	%f1143, %f1142, %f1139;
	neg.f32 	%f1144, %f1143;
	fma.rn.f32 	%f1145, %f1142, %f1139, %f1144;
	fma.rn.f32 	%f1146, %f1142, %f1141, %f1145;
	mov.f32 	%f1147, 0f00000000;
	fma.rn.f32 	%f1148, %f1147, %f1139, %f1146;
	add.rn.f32 	%f1149, %f1143, %f1148;
	neg.f32 	%f1150, %f1149;
	add.rn.f32 	%f1151, %f1143, %f1150;
	add.rn.f32 	%f1152, %f1151, %f1148;
	mov.b32 	 %r158, %f1149;
	setp.eq.s32	%p160, %r158, 1118925336;
	add.s32 	%r159, %r158, -1;
	mov.b32 	 %f1153, %r159;
	add.f32 	%f1154, %f1152, 0f37000000;
	selp.f32	%f227, %f1154, %f1152, %p160;
	selp.f32	%f1155, %f1153, %f1149, %p160;
	mul.f32 	%f1156, %f1155, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1157, %f1156;
	mov.f32 	%f1158, 0fBF317200;
	fma.rn.f32 	%f1159, %f1157, %f1158, %f1155;
	mov.f32 	%f1160, 0fB5BFBE8E;
	fma.rn.f32 	%f1161, %f1157, %f1160, %f1159;
	mul.f32 	%f1096, %f1161, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1095,%f1096;
	// inline asm
	add.f32 	%f1162, %f1157, 0f00000000;
	ex2.approx.f32 	%f1163, %f1162;
	mul.f32 	%f1164, %f1095, %f1163;
	setp.lt.f32	%p161, %f1155, 0fC2D20000;
	selp.f32	%f1165, 0f00000000, %f1164, %p161;
	setp.gt.f32	%p162, %f1155, 0f42D20000;
	selp.f32	%f1635, 0f7F800000, %f1165, %p162;
	setp.eq.f32	%p163, %f1635, 0f7F800000;
	@%p163 bra 	BB12_133;

	fma.rn.f32 	%f1635, %f1635, %f227, %f1635;

BB12_133:
	mov.b32 	 %r160, %f1635;
	xor.b32  	%r161, %r160, -2147483648;
	mov.b32 	 %f1166, %r161;
	selp.f32	%f231, %f1166, %f1635, %p2;
	mov.f32 	%f1637, %f231;
	bra.uni 	BB12_135;

BB12_134:
	setp.eq.f32	%p164, %f192, 0fBF800000;
	setp.gt.f32	%p165, %f224, 0f3F800000;
	selp.f32	%f1168, 0f7F800000, 0f00000000, %p165;
	selp.f32	%f232, 0f3F800000, %f1168, %p164;
	mov.f32 	%f1637, %f232;

BB12_135:
	mov.f32 	%f233, %f1637;
	mul.f32 	%f1172, %f233, 0fBF000000;
	mul.f32 	%f1173, %f1172, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1174, %f1173;
	mov.f32 	%f1175, 0fBF317200;
	fma.rn.f32 	%f1176, %f1174, %f1175, %f1172;
	mov.f32 	%f1177, 0fB5BFBE8E;
	fma.rn.f32 	%f1178, %f1174, %f1177, %f1176;
	mul.f32 	%f1171, %f1178, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1170,%f1171;
	// inline asm
	add.f32 	%f1179, %f1174, 0f00000000;
	ex2.approx.f32 	%f1180, %f1179;
	mul.f32 	%f1181, %f1170, %f1180;
	setp.lt.f32	%p166, %f1172, 0fC2D20000;
	selp.f32	%f1182, 0f00000000, %f1181, %p166;
	setp.gt.f32	%p167, %f1172, 0f42D20000;
	selp.f32	%f234, 0f7F800000, %f1182, %p167;
	setp.neu.f32	%p168, %f194, 0f3F800000;
	@%p168 bra 	BB12_137;

	mov.f32 	%f1262, 0f3F800000;
	mov.f32 	%f1640, %f1262;
	bra.uni 	BB12_148;

BB12_137:
	abs.f32 	%f235, %f194;
	setp.gtu.f32	%p169, %f235, 0f7F800000;
	mov.f32 	%f1640, %f195;
	@%p169 bra 	BB12_148;

	abs.f32 	%f236, %f964;
	setp.gtu.f32	%p170, %f236, 0f7F800000;
	mov.f32 	%f1639, %f195;
	mov.f32 	%f1640, %f1639;
	@%p170 bra 	BB12_148;

	setp.eq.f32	%p171, %f236, 0f7F800000;
	@%p171 bra 	BB12_147;

	setp.eq.f32	%p172, %f194, 0f00000000;
	setp.eq.f32	%p173, %f235, 0f7F800000;
	or.pred  	%p174, %p173, %p172;
	selp.f32	%f237, %f196, %f197, %p173;
	mov.f32 	%f1640, %f237;
	@%p174 bra 	BB12_148;

	setp.geu.f32	%p175, %f194, 0f00000000;
	@%p175 bra 	BB12_144;

	cvt.rzi.f32.f32	%f1185, %f964;
	setp.eq.f32	%p176, %f1185, 0f40000000;
	@%p176 bra 	BB12_144;

	mov.f32 	%f1260, 0f7FFFFFFF;
	mov.f32 	%f1640, %f1260;
	bra.uni 	BB12_148;

BB12_144:
	setp.lt.f32	%p177, %f235, 0f00800000;
	selp.f32	%f1190, 0fC3170000, 0fC2FE0000, %p177;
	mul.f32 	%f1191, %f235, 0f4B800000;
	selp.f32	%f1192, %f1191, %f235, %p177;
	mov.b32 	 %r162, %f1192;
	and.b32  	%r163, %r162, 8388607;
	or.b32  	%r164, %r163, 1065353216;
	mov.b32 	 %f1193, %r164;
	shr.u32 	%r165, %r162, 23;
	cvt.rn.f32.u32	%f1194, %r165;
	add.f32 	%f1195, %f1190, %f1194;
	setp.gt.f32	%p178, %f1193, 0f3FB504F3;
	mul.f32 	%f1196, %f1193, 0f3F000000;
	add.f32 	%f1197, %f1195, 0f3F800000;
	selp.f32	%f1198, %f1196, %f1193, %p178;
	selp.f32	%f1199, %f1197, %f1195, %p178;
	add.f32 	%f1200, %f1198, 0fBF800000;
	add.f32 	%f1187, %f1198, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1186,%f1187;
	// inline asm
	add.f32 	%f1201, %f1200, %f1200;
	mul.f32 	%f1202, %f1201, %f1186;
	mul.f32 	%f1203, %f1202, %f1202;
	mov.f32 	%f1204, 0f3C4CAF63;
	mov.f32 	%f1205, 0f3B18F0FE;
	fma.rn.f32 	%f1206, %f1205, %f1203, %f1204;
	mov.f32 	%f1207, 0f3DAAAABD;
	fma.rn.f32 	%f1208, %f1206, %f1203, %f1207;
	mul.rn.f32 	%f1209, %f1208, %f1203;
	mul.rn.f32 	%f1210, %f1209, %f1202;
	sub.f32 	%f1211, %f1200, %f1202;
	add.f32 	%f1212, %f1211, %f1211;
	neg.f32 	%f1213, %f1202;
	fma.rn.f32 	%f1214, %f1213, %f1200, %f1212;
	mul.rn.f32 	%f1215, %f1186, %f1214;
	add.f32 	%f1216, %f1202, %f1210;
	sub.f32 	%f1217, %f1202, %f1216;
	add.f32 	%f1218, %f1217, %f1210;
	add.f32 	%f1219, %f1218, %f1215;
	add.f32 	%f1220, %f1216, %f1219;
	sub.f32 	%f1221, %f1216, %f1220;
	add.f32 	%f1222, %f1221, %f1219;
	mov.f32 	%f1223, 0f3F317200;
	mul.rn.f32 	%f1224, %f1199, %f1223;
	mov.f32 	%f1225, 0f35BFBE8E;
	mul.rn.f32 	%f1226, %f1199, %f1225;
	add.f32 	%f1227, %f1224, %f1220;
	sub.f32 	%f1228, %f1224, %f1227;
	add.f32 	%f1229, %f1228, %f1220;
	add.f32 	%f1230, %f1229, %f1222;
	add.f32 	%f1231, %f1230, %f1226;
	add.f32 	%f1232, %f1227, %f1231;
	sub.f32 	%f1233, %f1227, %f1232;
	add.f32 	%f1234, %f1233, %f1231;
	setp.gt.f32	%p179, %f236, 0f77F684DF;
	selp.f32	%f1235, 0f39800000, 0f40000000, %p179;
	mul.rn.f32 	%f1236, %f1235, %f1232;
	neg.f32 	%f1237, %f1236;
	fma.rn.f32 	%f1238, %f1235, %f1232, %f1237;
	fma.rn.f32 	%f1239, %f1235, %f1234, %f1238;
	mov.f32 	%f1240, 0f00000000;
	fma.rn.f32 	%f1241, %f1240, %f1232, %f1239;
	add.rn.f32 	%f1242, %f1236, %f1241;
	neg.f32 	%f1243, %f1242;
	add.rn.f32 	%f1244, %f1236, %f1243;
	add.rn.f32 	%f1245, %f1244, %f1241;
	mov.b32 	 %r166, %f1242;
	setp.eq.s32	%p180, %r166, 1118925336;
	add.s32 	%r167, %r166, -1;
	mov.b32 	 %f1246, %r167;
	add.f32 	%f1247, %f1245, 0f37000000;
	selp.f32	%f238, %f1247, %f1245, %p180;
	selp.f32	%f1248, %f1246, %f1242, %p180;
	mul.f32 	%f1249, %f1248, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1250, %f1249;
	fma.rn.f32 	%f1252, %f1250, %f1175, %f1248;
	fma.rn.f32 	%f1254, %f1250, %f1177, %f1252;
	mul.f32 	%f1189, %f1254, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1188,%f1189;
	// inline asm
	add.f32 	%f1255, %f1250, 0f00000000;
	ex2.approx.f32 	%f1256, %f1255;
	mul.f32 	%f1257, %f1188, %f1256;
	setp.lt.f32	%p181, %f1248, 0fC2D20000;
	selp.f32	%f1258, 0f00000000, %f1257, %p181;
	setp.gt.f32	%p182, %f1248, 0f42D20000;
	selp.f32	%f1638, 0f7F800000, %f1258, %p182;
	setp.eq.f32	%p183, %f1638, 0f7F800000;
	@%p183 bra 	BB12_146;

	fma.rn.f32 	%f1638, %f1638, %f238, %f1638;

BB12_146:
	mov.b32 	 %r168, %f1638;
	xor.b32  	%r169, %r168, -2147483648;
	mov.b32 	 %f1259, %r169;
	selp.f32	%f242, %f1259, %f1638, %p1;
	mov.f32 	%f1640, %f242;
	bra.uni 	BB12_148;

BB12_147:
	setp.eq.f32	%p184, %f194, 0fBF800000;
	setp.gt.f32	%p185, %f235, 0f3F800000;
	selp.f32	%f1261, 0f7F800000, 0f00000000, %p185;
	selp.f32	%f243, 0f3F800000, %f1261, %p184;
	mov.f32 	%f1640, %f243;

BB12_148:
	mov.f32 	%f244, %f1640;
	cvt.rn.f32.s32	%f1595, %r27;
	mul.f32 	%f1265, %f244, 0fBF000000;
	mul.f32 	%f1266, %f1265, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1267, %f1266;
	fma.rn.f32 	%f1269, %f1267, %f1175, %f1265;
	fma.rn.f32 	%f1271, %f1267, %f1177, %f1269;
	mul.f32 	%f1264, %f1271, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1263,%f1264;
	// inline asm
	add.f32 	%f1272, %f1267, 0f00000000;
	ex2.approx.f32 	%f1273, %f1272;
	mul.f32 	%f1274, %f1263, %f1273;
	setp.lt.f32	%p186, %f1265, 0fC2D20000;
	selp.f32	%f1275, 0f00000000, %f1274, %p186;
	setp.gt.f32	%p187, %f1265, 0f42D20000;
	selp.f32	%f1276, 0f7F800000, %f1275, %p187;
	sub.f32 	%f1277, %f234, %f1276;
	mul.f32 	%f1278, %f183, %f1277;
	mul.f32 	%f1279, %f1278, %f221;
	st.local.f32 	[%rd64], %f1279;
	add.f32 	%f1280, %f1595, 0f3F800000;
	sub.f32 	%f1281, %f1280, %f1628;
	div.rn.f32 	%f245, %f1281, %f302;
	setp.neu.f32	%p188, %f245, 0f3F800000;
	@%p188 bra 	BB12_150;

	mov.f32 	%f1642, 0f3F800000;
	bra.uni 	BB12_165;

BB12_150:
	abs.f32 	%f246, %f245;
	setp.gtu.f32	%p189, %f246, 0f7F800000;
	@%p189 bra 	BB12_164;

	abs.f32 	%f247, %f964;
	setp.gtu.f32	%p190, %f247, 0f7F800000;
	@%p190 bra 	BB12_164;

	setp.eq.f32	%p191, %f247, 0f7F800000;
	@%p191 bra 	BB12_163;

	setp.eq.f32	%p192, %f246, 0f7F800000;
	@%p192 bra 	BB12_162;

	setp.eq.f32	%p193, %f245, 0f00000000;
	@%p193 bra 	BB12_161;

	setp.geu.f32	%p194, %f245, 0f00000000;
	@%p194 bra 	BB12_158;

	cvt.rzi.f32.f32	%f1284, %f964;
	setp.eq.f32	%p195, %f1284, 0f40000000;
	@%p195 bra 	BB12_158;

	mov.f32 	%f1642, 0f7FFFFFFF;
	bra.uni 	BB12_165;

BB12_158:
	setp.lt.f32	%p196, %f246, 0f00800000;
	selp.f32	%f1289, 0fC3170000, 0fC2FE0000, %p196;
	mul.f32 	%f1290, %f246, 0f4B800000;
	selp.f32	%f1291, %f1290, %f246, %p196;
	mov.b32 	 %r170, %f1291;
	and.b32  	%r171, %r170, 8388607;
	or.b32  	%r172, %r171, 1065353216;
	mov.b32 	 %f1292, %r172;
	shr.u32 	%r173, %r170, 23;
	cvt.rn.f32.u32	%f1293, %r173;
	add.f32 	%f1294, %f1289, %f1293;
	setp.gt.f32	%p197, %f1292, 0f3FB504F3;
	mul.f32 	%f1295, %f1292, 0f3F000000;
	add.f32 	%f1296, %f1294, 0f3F800000;
	selp.f32	%f1297, %f1295, %f1292, %p197;
	selp.f32	%f1298, %f1296, %f1294, %p197;
	add.f32 	%f1299, %f1297, 0fBF800000;
	add.f32 	%f1286, %f1297, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1285,%f1286;
	// inline asm
	add.f32 	%f1300, %f1299, %f1299;
	mul.f32 	%f1301, %f1300, %f1285;
	mul.f32 	%f1302, %f1301, %f1301;
	mov.f32 	%f1303, 0f3C4CAF63;
	mov.f32 	%f1304, 0f3B18F0FE;
	fma.rn.f32 	%f1305, %f1304, %f1302, %f1303;
	mov.f32 	%f1306, 0f3DAAAABD;
	fma.rn.f32 	%f1307, %f1305, %f1302, %f1306;
	mul.rn.f32 	%f1308, %f1307, %f1302;
	mul.rn.f32 	%f1309, %f1308, %f1301;
	sub.f32 	%f1310, %f1299, %f1301;
	add.f32 	%f1311, %f1310, %f1310;
	neg.f32 	%f1312, %f1301;
	fma.rn.f32 	%f1313, %f1312, %f1299, %f1311;
	mul.rn.f32 	%f1314, %f1285, %f1313;
	add.f32 	%f1315, %f1301, %f1309;
	sub.f32 	%f1316, %f1301, %f1315;
	add.f32 	%f1317, %f1316, %f1309;
	add.f32 	%f1318, %f1317, %f1314;
	add.f32 	%f1319, %f1315, %f1318;
	sub.f32 	%f1320, %f1315, %f1319;
	add.f32 	%f1321, %f1320, %f1318;
	mov.f32 	%f1322, 0f3F317200;
	mul.rn.f32 	%f1323, %f1298, %f1322;
	mov.f32 	%f1324, 0f35BFBE8E;
	mul.rn.f32 	%f1325, %f1298, %f1324;
	add.f32 	%f1326, %f1323, %f1319;
	sub.f32 	%f1327, %f1323, %f1326;
	add.f32 	%f1328, %f1327, %f1319;
	add.f32 	%f1329, %f1328, %f1321;
	add.f32 	%f1330, %f1329, %f1325;
	add.f32 	%f1331, %f1326, %f1330;
	sub.f32 	%f1332, %f1326, %f1331;
	add.f32 	%f1333, %f1332, %f1330;
	setp.gt.f32	%p198, %f247, 0f77F684DF;
	selp.f32	%f1334, 0f39800000, 0f40000000, %p198;
	mul.rn.f32 	%f1335, %f1334, %f1331;
	neg.f32 	%f1336, %f1335;
	fma.rn.f32 	%f1337, %f1334, %f1331, %f1336;
	fma.rn.f32 	%f1338, %f1334, %f1333, %f1337;
	mov.f32 	%f1339, 0f00000000;
	fma.rn.f32 	%f1340, %f1339, %f1331, %f1338;
	add.rn.f32 	%f1341, %f1335, %f1340;
	neg.f32 	%f1342, %f1341;
	add.rn.f32 	%f1343, %f1335, %f1342;
	add.rn.f32 	%f1344, %f1343, %f1340;
	mov.b32 	 %r174, %f1341;
	setp.eq.s32	%p199, %r174, 1118925336;
	add.s32 	%r175, %r174, -1;
	mov.b32 	 %f1345, %r175;
	add.f32 	%f1346, %f1344, 0f37000000;
	selp.f32	%f248, %f1346, %f1344, %p199;
	selp.f32	%f1347, %f1345, %f1341, %p199;
	mul.f32 	%f1348, %f1347, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1349, %f1348;
	fma.rn.f32 	%f1351, %f1349, %f1175, %f1347;
	fma.rn.f32 	%f1353, %f1349, %f1177, %f1351;
	mul.f32 	%f1288, %f1353, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1287,%f1288;
	// inline asm
	add.f32 	%f1354, %f1349, 0f00000000;
	ex2.approx.f32 	%f1355, %f1354;
	mul.f32 	%f1356, %f1287, %f1355;
	setp.lt.f32	%p200, %f1347, 0fC2D20000;
	selp.f32	%f1357, 0f00000000, %f1356, %p200;
	setp.gt.f32	%p201, %f1347, 0f42D20000;
	selp.f32	%f1641, 0f7F800000, %f1357, %p201;
	setp.eq.f32	%p202, %f1641, 0f7F800000;
	@%p202 bra 	BB12_160;

	fma.rn.f32 	%f1641, %f1641, %f248, %f1641;

BB12_160:
	setp.lt.f32	%p204, %f245, 0f00000000;
	and.pred  	%p205, %p204, %p137;
	mov.b32 	 %r176, %f1641;
	xor.b32  	%r177, %r176, -2147483648;
	mov.b32 	 %f1358, %r177;
	selp.f32	%f1642, %f1358, %f1641, %p205;
	bra.uni 	BB12_165;

BB12_161:
	add.f32 	%f1360, %f245, %f245;
	selp.f32	%f1642, %f1360, 0f00000000, %p137;
	bra.uni 	BB12_165;

BB12_162:
	setp.lt.f32	%p208, %f245, 0f00000000;
	and.pred  	%p209, %p208, %p137;
	selp.f32	%f1642, 0fFF800000, 0f7F800000, %p209;
	bra.uni 	BB12_165;

BB12_163:
	setp.gt.f32	%p210, %f246, 0f3F800000;
	selp.f32	%f1361, 0f7F800000, 0f00000000, %p210;
	setp.eq.f32	%p211, %f245, 0fBF800000;
	selp.f32	%f1642, 0f3F800000, %f1361, %p211;
	bra.uni 	BB12_165;

BB12_164:
	add.f32 	%f1642, %f245, 0f40000000;

BB12_165:
	mul.f32 	%f1365, %f1642, 0fBF000000;
	mul.f32 	%f1366, %f1365, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1367, %f1366;
	fma.rn.f32 	%f1369, %f1367, %f1175, %f1365;
	fma.rn.f32 	%f1371, %f1367, %f1177, %f1369;
	mul.f32 	%f1364, %f1371, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1363,%f1364;
	// inline asm
	add.f32 	%f1372, %f1367, 0f00000000;
	ex2.approx.f32 	%f1373, %f1372;
	mul.f32 	%f1374, %f1363, %f1373;
	setp.lt.f32	%p212, %f1365, 0fC2D20000;
	selp.f32	%f1375, 0f00000000, %f1374, %p212;
	setp.gt.f32	%p213, %f1365, 0f42D20000;
	selp.f32	%f258, 0f7F800000, %f1375, %p213;
	div.rn.f32 	%f259, %f210, %f302;
	setp.neu.f32	%p214, %f259, 0f3F800000;
	@%p214 bra 	BB12_167;

	mov.f32 	%f1644, %f959;
	bra.uni 	BB12_182;

BB12_167:
	abs.f32 	%f260, %f259;
	setp.gtu.f32	%p215, %f260, 0f7F800000;
	@%p215 bra 	BB12_181;

	abs.f32 	%f261, %f964;
	setp.gtu.f32	%p216, %f261, 0f7F800000;
	@%p216 bra 	BB12_181;

	setp.eq.f32	%p217, %f261, 0f7F800000;
	@%p217 bra 	BB12_180;

	setp.eq.f32	%p218, %f260, 0f7F800000;
	@%p218 bra 	BB12_179;

	setp.eq.f32	%p219, %f259, 0f00000000;
	@%p219 bra 	BB12_178;

	setp.geu.f32	%p220, %f259, 0f00000000;
	@%p220 bra 	BB12_175;

	cvt.rzi.f32.f32	%f1378, %f964;
	setp.eq.f32	%p221, %f1378, 0f40000000;
	@%p221 bra 	BB12_175;

	mov.f32 	%f1453, 0f7FFFFFFF;
	mov.f32 	%f1644, %f1453;
	bra.uni 	BB12_182;

BB12_175:
	setp.lt.f32	%p222, %f260, 0f00800000;
	selp.f32	%f1383, 0fC3170000, 0fC2FE0000, %p222;
	mul.f32 	%f1384, %f260, 0f4B800000;
	selp.f32	%f1385, %f1384, %f260, %p222;
	mov.b32 	 %r178, %f1385;
	and.b32  	%r179, %r178, 8388607;
	or.b32  	%r180, %r179, 1065353216;
	mov.b32 	 %f1386, %r180;
	shr.u32 	%r181, %r178, 23;
	cvt.rn.f32.u32	%f1387, %r181;
	add.f32 	%f1388, %f1383, %f1387;
	setp.gt.f32	%p223, %f1386, 0f3FB504F3;
	mul.f32 	%f1389, %f1386, 0f3F000000;
	add.f32 	%f1390, %f1388, 0f3F800000;
	selp.f32	%f1391, %f1389, %f1386, %p223;
	selp.f32	%f1392, %f1390, %f1388, %p223;
	add.f32 	%f1393, %f1391, 0fBF800000;
	add.f32 	%f1380, %f1391, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1379,%f1380;
	// inline asm
	add.f32 	%f1394, %f1393, %f1393;
	mul.f32 	%f1395, %f1394, %f1379;
	mul.f32 	%f1396, %f1395, %f1395;
	mov.f32 	%f1397, 0f3C4CAF63;
	mov.f32 	%f1398, 0f3B18F0FE;
	fma.rn.f32 	%f1399, %f1398, %f1396, %f1397;
	mov.f32 	%f1400, 0f3DAAAABD;
	fma.rn.f32 	%f1401, %f1399, %f1396, %f1400;
	mul.rn.f32 	%f1402, %f1401, %f1396;
	mul.rn.f32 	%f1403, %f1402, %f1395;
	sub.f32 	%f1404, %f1393, %f1395;
	add.f32 	%f1405, %f1404, %f1404;
	neg.f32 	%f1406, %f1395;
	fma.rn.f32 	%f1407, %f1406, %f1393, %f1405;
	mul.rn.f32 	%f1408, %f1379, %f1407;
	add.f32 	%f1409, %f1395, %f1403;
	sub.f32 	%f1410, %f1395, %f1409;
	add.f32 	%f1411, %f1410, %f1403;
	add.f32 	%f1412, %f1411, %f1408;
	add.f32 	%f1413, %f1409, %f1412;
	sub.f32 	%f1414, %f1409, %f1413;
	add.f32 	%f1415, %f1414, %f1412;
	mov.f32 	%f1416, 0f3F317200;
	mul.rn.f32 	%f1417, %f1392, %f1416;
	mov.f32 	%f1418, 0f35BFBE8E;
	mul.rn.f32 	%f1419, %f1392, %f1418;
	add.f32 	%f1420, %f1417, %f1413;
	sub.f32 	%f1421, %f1417, %f1420;
	add.f32 	%f1422, %f1421, %f1413;
	add.f32 	%f1423, %f1422, %f1415;
	add.f32 	%f1424, %f1423, %f1419;
	add.f32 	%f1425, %f1420, %f1424;
	sub.f32 	%f1426, %f1420, %f1425;
	add.f32 	%f1427, %f1426, %f1424;
	setp.gt.f32	%p224, %f261, 0f77F684DF;
	selp.f32	%f1428, 0f39800000, 0f40000000, %p224;
	mul.rn.f32 	%f1429, %f1428, %f1425;
	neg.f32 	%f1430, %f1429;
	fma.rn.f32 	%f1431, %f1428, %f1425, %f1430;
	fma.rn.f32 	%f1432, %f1428, %f1427, %f1431;
	mov.f32 	%f1433, 0f00000000;
	fma.rn.f32 	%f1434, %f1433, %f1425, %f1432;
	add.rn.f32 	%f1435, %f1429, %f1434;
	neg.f32 	%f1436, %f1435;
	add.rn.f32 	%f1437, %f1429, %f1436;
	add.rn.f32 	%f1438, %f1437, %f1434;
	mov.b32 	 %r182, %f1435;
	setp.eq.s32	%p225, %r182, 1118925336;
	add.s32 	%r183, %r182, -1;
	mov.b32 	 %f1439, %r183;
	add.f32 	%f1440, %f1438, 0f37000000;
	selp.f32	%f262, %f1440, %f1438, %p225;
	selp.f32	%f1441, %f1439, %f1435, %p225;
	mul.f32 	%f1442, %f1441, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1443, %f1442;
	fma.rn.f32 	%f1445, %f1443, %f1175, %f1441;
	fma.rn.f32 	%f1447, %f1443, %f1177, %f1445;
	mul.f32 	%f1382, %f1447, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1381,%f1382;
	// inline asm
	add.f32 	%f1448, %f1443, 0f00000000;
	ex2.approx.f32 	%f1449, %f1448;
	mul.f32 	%f1450, %f1381, %f1449;
	setp.lt.f32	%p226, %f1441, 0fC2D20000;
	selp.f32	%f1451, 0f00000000, %f1450, %p226;
	setp.gt.f32	%p227, %f1441, 0f42D20000;
	selp.f32	%f1643, 0f7F800000, %f1451, %p227;
	setp.eq.f32	%p228, %f1643, 0f7F800000;
	@%p228 bra 	BB12_177;

	fma.rn.f32 	%f1643, %f1643, %f262, %f1643;

BB12_177:
	setp.lt.f32	%p230, %f259, 0f00000000;
	and.pred  	%p231, %p230, %p137;
	mov.b32 	 %r184, %f1643;
	xor.b32  	%r185, %r184, -2147483648;
	mov.b32 	 %f1452, %r185;
	selp.f32	%f266, %f1452, %f1643, %p231;
	mov.f32 	%f1644, %f266;
	bra.uni 	BB12_182;

BB12_178:
	add.f32 	%f1454, %f259, %f259;
	selp.f32	%f267, %f1454, 0f00000000, %p137;
	mov.f32 	%f1644, %f267;
	bra.uni 	BB12_182;

BB12_179:
	setp.lt.f32	%p234, %f259, 0f00000000;
	and.pred  	%p235, %p234, %p137;
	selp.f32	%f268, 0fFF800000, 0f7F800000, %p235;
	mov.f32 	%f1644, %f268;
	bra.uni 	BB12_182;

BB12_180:
	setp.gt.f32	%p236, %f260, 0f3F800000;
	selp.f32	%f1455, 0f7F800000, 0f00000000, %p236;
	setp.eq.f32	%p237, %f259, 0fBF800000;
	selp.f32	%f269, 0f3F800000, %f1455, %p237;
	mov.f32 	%f1644, %f269;
	bra.uni 	BB12_182;

BB12_181:
	add.f32 	%f270, %f259, 0f40000000;
	mov.f32 	%f1644, %f270;

BB12_182:
	mov.f32 	%f271, %f1644;
	mul.f32 	%f1459, %f271, 0fBF000000;
	mul.f32 	%f1460, %f1459, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1461, %f1460;
	fma.rn.f32 	%f1463, %f1461, %f1175, %f1459;
	fma.rn.f32 	%f1465, %f1461, %f1177, %f1463;
	mul.f32 	%f1458, %f1465, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1457,%f1458;
	// inline asm
	add.f32 	%f1466, %f1461, 0f00000000;
	ex2.approx.f32 	%f1467, %f1466;
	mul.f32 	%f1468, %f1457, %f1467;
	setp.lt.f32	%p238, %f1459, 0fC2D20000;
	selp.f32	%f1469, 0f00000000, %f1468, %p238;
	setp.gt.f32	%p239, %f1459, 0f42D20000;
	selp.f32	%f1470, 0f7F800000, %f1469, %p239;
	sub.f32 	%f1471, %f258, %f1470;
	mul.f32 	%f1472, %f183, %f1471;
	mul.f32 	%f1473, %f1472, %f208;
	st.local.f32 	[%rd64+4], %f1473;
	mul.f32 	%f1474, %f208, %f221;
	st.local.f32 	[%rd64+8], %f1474;
	mov.u32 	%r187, 1065353216;
	st.local.u32 	[%rd64+12], %r187;
	mov.u32 	%r231, 0;

BB12_183:
	setp.gt.s32	%p240, %r231, 3;
	@%p240 bra 	BB12_186;

	mul.wide.s32 	%rd81, %r231, 4;
	add.s64 	%rd124, %rd15, %rd81;
	mul.wide.s32 	%rd82, %r231, 5;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd126, %rd62, %rd83;
	add.s64 	%rd84, %rd64, %rd81;
	ld.local.f32 	%f272, [%rd84];
	add.s32 	%r232, %r231, 1;
	mov.u64 	%rd127, %rd126;
	mov.f32 	%f1645, %f272;

BB12_185:
	mov.f32 	%f273, %f1645;
	mul.f32 	%f1475, %f273, %f272;
	div.rn.f32 	%f1476, %f1475, %f222;
	ld.local.f32 	%f1477, [%rd127];
	add.f32 	%f1478, %f1477, %f1476;
	st.local.f32 	[%rd127], %f1478;
	st.local.f32 	[%rd126], %f1478;
	setp.lt.s32	%p241, %r232, 4;
	@%p241 bra 	BB12_237;

BB12_186:
	add.s32 	%r231, %r231, 1;
	setp.lt.s32	%p242, %r231, 4;
	@%p242 bra 	BB12_183;

	setp.leu.f32	%p243, %f222, 0f00000000;
	@%p243 bra 	BB12_197;

	setp.gt.f32	%p244, %f223, 0f00000000;
	@%p244 bra 	BB12_190;

	sub.f32 	%f1648, %f1648, %f222;
	bra.uni 	BB12_197;

BB12_190:
	setp.lt.f32	%p245, %f222, 0f7F800000;
	@%p245 bra 	BB12_192;

	lg2.approx.f32 	%f1646, %f222;
	bra.uni 	BB12_193;

BB12_192:
	setp.lt.f32	%p246, %f222, 0f00800000;
	mul.f32 	%f1481, %f222, 0f4B800000;
	selp.f32	%f1482, %f1481, %f222, %p246;
	selp.f32	%f1483, 0fC3170000, 0fC2FE0000, %p246;
	mov.b32 	 %r188, %f1482;
	and.b32  	%r189, %r188, 8388607;
	or.b32  	%r190, %r189, 1065353216;
	mov.b32 	 %f1484, %r190;
	shr.u32 	%r191, %r188, 23;
	cvt.rn.f32.u32	%f1485, %r191;
	add.f32 	%f1486, %f1483, %f1485;
	setp.gt.f32	%p247, %f1484, 0f3FAE147B;
	mul.f32 	%f1487, %f1484, 0f3F000000;
	add.f32 	%f1488, %f1486, 0f3F800000;
	selp.f32	%f1489, %f1487, %f1484, %p247;
	selp.f32	%f1490, %f1488, %f1486, %p247;
	add.f32 	%f1480, %f1489, 0f3F800000;
	add.f32 	%f1491, %f1489, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1479,%f1480;
	// inline asm
	neg.f32 	%f1492, %f1491;
	mul.f32 	%f1493, %f1491, %f1492;
	mul.rn.f32 	%f1494, %f1479, %f1493;
	add.rn.f32 	%f1495, %f1491, %f1494;
	mul.f32 	%f1496, %f1495, %f1495;
	mov.f32 	%f1497, 0f3C4C6A36;
	mov.f32 	%f1498, 0f3B1E94E6;
	fma.rn.f32 	%f1499, %f1498, %f1496, %f1497;
	mov.f32 	%f1500, 0f3DAAAB1A;
	fma.rn.f32 	%f1501, %f1499, %f1496, %f1500;
	mul.f32 	%f1502, %f1501, %f1496;
	fma.rn.f32 	%f1503, %f1502, %f1495, %f1494;
	add.f32 	%f1504, %f1503, %f1491;
	mov.f32 	%f1505, 0f3F317218;
	fma.rn.f32 	%f1646, %f1490, %f1505, %f1504;

BB12_193:
	mul.f32 	%f1506, %f223, %f1646;
	sub.f32 	%f278, %f1506, %f222;
	setp.lt.f32	%p248, %f223, 0f7F800000;
	@%p248 bra 	BB12_195;

	lg2.approx.f32 	%f1647, %f223;
	bra.uni 	BB12_196;

BB12_195:
	setp.lt.f32	%p249, %f223, 0f00800000;
	mul.f32 	%f1509, %f223, 0f4B800000;
	selp.f32	%f1510, %f1509, %f223, %p249;
	selp.f32	%f1511, 0fC3170000, 0fC2FE0000, %p249;
	mov.b32 	 %r192, %f1510;
	and.b32  	%r193, %r192, 8388607;
	or.b32  	%r194, %r193, 1065353216;
	mov.b32 	 %f1512, %r194;
	shr.u32 	%r195, %r192, 23;
	cvt.rn.f32.u32	%f1513, %r195;
	add.f32 	%f1514, %f1511, %f1513;
	setp.gt.f32	%p250, %f1512, 0f3FAE147B;
	mul.f32 	%f1515, %f1512, 0f3F000000;
	add.f32 	%f1516, %f1514, 0f3F800000;
	selp.f32	%f1517, %f1515, %f1512, %p250;
	selp.f32	%f1518, %f1516, %f1514, %p250;
	add.f32 	%f1508, %f1517, 0f3F800000;
	add.f32 	%f1519, %f1517, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1507,%f1508;
	// inline asm
	neg.f32 	%f1520, %f1519;
	mul.f32 	%f1521, %f1519, %f1520;
	mul.rn.f32 	%f1522, %f1507, %f1521;
	add.rn.f32 	%f1523, %f1519, %f1522;
	mul.f32 	%f1524, %f1523, %f1523;
	mov.f32 	%f1525, 0f3C4C6A36;
	mov.f32 	%f1526, 0f3B1E94E6;
	fma.rn.f32 	%f1527, %f1526, %f1524, %f1525;
	mov.f32 	%f1528, 0f3DAAAB1A;
	fma.rn.f32 	%f1529, %f1527, %f1524, %f1528;
	mul.f32 	%f1530, %f1529, %f1524;
	fma.rn.f32 	%f1531, %f1530, %f1523, %f1522;
	add.f32 	%f1532, %f1531, %f1519;
	mov.f32 	%f1533, 0f3F317218;
	fma.rn.f32 	%f1647, %f1518, %f1533, %f1532;

BB12_196:
	mul.f32 	%f1534, %f223, %f1647;
	sub.f32 	%f1535, %f278, %f1534;
	add.f32 	%f1536, %f1535, %f223;
	add.f32 	%f1648, %f1648, %f1536;

BB12_197:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p251, %r32, %r56;
	mov.u32 	%r229, %r32;
	@%p251 bra 	BB12_110;

	add.s32 	%r230, %r230, 1;
	setp.lt.s32	%p252, %r230, %r56;
	@%p252 bra 	BB12_109;

BB12_199:
	add.s64 	%rd23, %rd62, 20;
	add.s64 	%rd24, %rd62, 4;
	mov.u32 	%r236, 0;

BB12_200:
	mov.u32 	%r34, %r236;
	mul.wide.s32 	%rd85, %r34, 5;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd128, %rd24, %rd86;
	mul.wide.s32 	%rd87, %r34, 4;
	add.s64 	%rd129, %rd23, %rd87;
	shl.b32 	%r197, %r34, 2;
	mul.wide.s32 	%rd88, %r197, 4;
	add.s64 	%rd28, %rd62, %rd88;
	setp.lt.s32	%p253, %r34, 0;
	@%p253 bra 	BB12_210;

	mul.wide.s32 	%rd29, %r34, 16;
	mov.u32 	%r233, 0;
	mov.u64 	%rd132, %rd62;

BB12_202:
	setp.lt.s32	%p254, %r233, 1;
	@%p254 bra 	BB12_209;

	add.s32 	%r36, %r233, -1;
	setp.gt.s32	%p255, %r36, -1;
	@%p255 bra 	BB12_205;

	mov.f32 	%f1649, 0f00000000;
	bra.uni 	BB12_208;

BB12_205:
	ld.local.f32 	%f1537, [%rd28];
	ld.local.f32 	%f1538, [%rd132];
	fma.rn.f32 	%f1649, %f1538, %f1537, 0f00000000;
	setp.lt.s32	%p256, %r36, 1;
	@%p256 bra 	BB12_208;

	setp.lt.s32	%p257, %r36, 2;
	ld.local.f32 	%f1539, [%rd28+4];
	ld.local.f32 	%f1540, [%rd132+16];
	fma.rn.f32 	%f1649, %f1540, %f1539, %f1649;
	@%p257 bra 	BB12_208;

	ld.local.f32 	%f1541, [%rd28+8];
	ld.local.f32 	%f1542, [%rd132+32];
	fma.rn.f32 	%f1649, %f1542, %f1541, %f1649;

BB12_208:
	add.s64 	%rd89, %rd132, %rd29;
	ld.local.f32 	%f1544, [%rd89];
	sub.f32 	%f1545, %f1544, %f1649;
	st.local.f32 	[%rd89], %f1545;

BB12_209:
	add.s32 	%r233, %r233, 1;
	add.s64 	%rd132, %rd132, 4;
	setp.le.s32	%p258, %r233, %r34;
	@%p258 bra 	BB12_202;

BB12_210:
	add.s32 	%r236, %r34, 1;
	setp.gt.s32	%p259, %r236, 3;
	@%p259 bra 	BB12_221;

	add.s32 	%r39, %r34, -1;
	mul.lo.s32 	%r199, %r34, 5;
	mul.wide.s32 	%rd90, %r199, 4;
	add.s64 	%rd33, %rd62, %rd90;
	mov.u32 	%r235, %r236;

BB12_212:
	setp.gt.s32	%p260, %r34, 0;
	@%p260 bra 	BB12_214;

	ld.local.f32 	%f1546, [%rd33];
	rcp.rn.f32 	%f1547, %f1546;
	ld.local.f32 	%f1548, [%rd128];
	mul.f32 	%f1549, %f1547, %f1548;
	st.local.f32 	[%rd128], %f1549;
	bra.uni 	BB12_220;

BB12_214:
	setp.gt.s32	%p261, %r39, -1;
	@%p261 bra 	BB12_216;

	mov.f32 	%f1650, 0f00000000;
	bra.uni 	BB12_219;

BB12_216:
	add.s64 	%rd36, %rd129, -16;
	ld.local.f32 	%f1550, [%rd28];
	ld.local.f32 	%f1551, [%rd129+-16];
	fma.rn.f32 	%f1650, %f1551, %f1550, 0f00000000;
	setp.lt.s32	%p262, %r39, 1;
	@%p262 bra 	BB12_219;

	setp.lt.s32	%p263, %r39, 2;
	ld.local.f32 	%f1552, [%rd28+4];
	ld.local.f32 	%f1553, [%rd36+16];
	fma.rn.f32 	%f1650, %f1553, %f1552, %f1650;
	@%p263 bra 	BB12_219;

	ld.local.f32 	%f1554, [%rd28+8];
	ld.local.f32 	%f1555, [%rd36+32];
	fma.rn.f32 	%f1650, %f1555, %f1554, %f1650;

BB12_219:
	ld.local.f32 	%f1557, [%rd33];
	rcp.rn.f32 	%f1558, %f1557;
	ld.local.f32 	%f1559, [%rd128];
	sub.f32 	%f1560, %f1559, %f1650;
	mul.f32 	%f1561, %f1558, %f1560;
	st.local.f32 	[%rd128], %f1561;

BB12_220:
	add.s32 	%r235, %r235, 1;
	add.s64 	%rd129, %rd129, 4;
	add.s64 	%rd128, %rd128, 4;
	setp.lt.s32	%p264, %r235, 4;
	@%p264 bra 	BB12_212;

BB12_221:
	setp.lt.s32	%p265, %r236, 4;
	@%p265 bra 	BB12_200;

	ld.local.f32 	%f293, [%rd62+60];
	mov.u32 	%r200, 0;
	mov.u32 	%r239, %r200;

BB12_223:
	mul.wide.s32 	%rd91, %r239, 4;
	or.b64  	%rd39, %rd91, 3;
	neg.s32 	%r240, %r239;
	setp.eq.s32	%p266, %r239, 0;
	selp.f32	%f1562, 0f3F800000, 0f00000000, %p266;
	st.local.f32 	[%rd61], %f1562;
	mov.u32 	%r238, %r200;
	mov.u64 	%rd131, %rd62;
	mov.u64 	%rd133, %rd61;

BB12_224:
	mov.u64 	%rd42, %rd133;
	mov.u64 	%rd41, %rd131;
	mov.u32 	%r44, %r238;
	setp.gt.s32	%p267, %r44, -1;
	@%p267 bra 	BB12_226;

	mov.f32 	%f1651, 0f00000000;
	bra.uni 	BB12_229;

BB12_226:
	add.s64 	%rd43, %rd41, 4;
	ld.local.f32 	%f1563, [%rd61];
	ld.local.f32 	%f1564, [%rd41+4];
	fma.rn.f32 	%f1651, %f1564, %f1563, 0f00000000;
	setp.lt.s32	%p268, %r44, 1;
	@%p268 bra 	BB12_229;

	ld.local.f32 	%f1565, [%rd61+4];
	setp.lt.s32	%p269, %r44, 2;
	ld.local.f32 	%f1566, [%rd43+16];
	fma.rn.f32 	%f1651, %f1566, %f1565, %f1651;
	@%p269 bra 	BB12_229;

	ld.local.f32 	%f1567, [%rd61+8];
	ld.local.f32 	%f1568, [%rd43+32];
	fma.rn.f32 	%f1651, %f1568, %f1567, %f1651;

BB12_229:
	setp.eq.s32	%p270, %r240, -1;
	selp.f32	%f1570, 0f3F800000, 0f00000000, %p270;
	add.s64 	%rd44, %rd42, 4;
	sub.f32 	%f1571, %f1570, %f1651;
	st.local.f32 	[%rd42+4], %f1571;
	add.s64 	%rd45, %rd41, 4;
	add.s32 	%r240, %r240, 1;
	add.s32 	%r47, %r44, 1;
	add.s32 	%r202, %r44, 2;
	setp.lt.s32	%p271, %r202, 4;
	mov.u32 	%r238, %r47;
	mov.u64 	%rd131, %rd45;
	mov.u64 	%rd133, %rd44;
	@%p271 bra 	BB12_224;

	ld.local.f32 	%f1572, [%rd61+12];
	div.rn.f32 	%f1573, %f1572, %f293;
	shl.b32 	%r48, %r239, 2;
	mov.u32 	%r241, 2;
	add.s32 	%r204, %r48, 3;
	mul.wide.s32 	%rd93, %r204, 4;
	add.s64 	%rd94, %rd63, %rd93;
	st.local.f32 	[%rd94], %f1573;
	mov.u64 	%rd134, 0;

BB12_231:
	mov.u32 	%r49, %r241;
	mul.lo.s64 	%rd95, %rd134, -5;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd97, %rd96, %rd62;
	add.s64 	%rd136, %rd97, 56;
	sub.s64 	%rd98, %rd39, %rd134;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd135, %rd63, %rd99;
	add.s32 	%r242, %r49, 1;
	mov.f32 	%f1652, 0f00000000;
	setp.lt.s32	%p272, %r242, 4;
	@%p272 bra 	BB12_232;
	bra.uni 	BB12_233;

BB12_232:
	ld.local.f32 	%f1576, [%rd135];
	ld.local.f32 	%f1577, [%rd136];
	fma.rn.f32 	%f1652, %f1577, %f1576, %f1652;
	add.s64 	%rd136, %rd136, 16;
	add.s64 	%rd135, %rd135, 4;
	add.s32 	%r242, %r242, 1;
	setp.lt.s32	%p273, %r242, 4;
	@%p273 bra 	BB12_232;

BB12_233:
	mul.lo.s32 	%r205, %r49, 5;
	mul.wide.s32 	%rd100, %r205, 4;
	add.s64 	%rd101, %rd62, %rd100;
	ld.local.f32 	%f1578, [%rd101];
	rcp.rn.f32 	%f1579, %f1578;
	mul.wide.s32 	%rd102, %r49, 4;
	add.s64 	%rd103, %rd61, %rd102;
	ld.local.f32 	%f1580, [%rd103];
	sub.f32 	%f1581, %f1580, %f1652;
	mul.f32 	%f1582, %f1579, %f1581;
	add.s32 	%r206, %r49, %r48;
	mul.wide.s32 	%rd104, %r206, 4;
	add.s64 	%rd105, %rd63, %rd104;
	st.local.f32 	[%rd105], %f1582;
	add.s32 	%r241, %r49, -1;
	add.s64 	%rd134, %rd134, 1;
	setp.gt.s32	%p274, %r49, 0;
	@%p274 bra 	BB12_231;

	add.s32 	%r239, %r239, 1;
	setp.lt.s32	%p275, %r239, 4;
	@%p275 bra 	BB12_223;

	ld.param.u64 	%rd122, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd121, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r211, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd120, [_Z19kernel_MLEFit_XYNB_PKffiiPfS1_S1_i_param_4];
	ld.local.f32 	%f1583, [%rd63];
	ld.local.f32 	%f1584, [%rd63+20];
	ld.local.f32 	%f1585, [%rd63+40];
	ld.local.f32 	%f1586, [%rd63+60];
	cvta.to.global.u64 	%rd106, %rd120;
	mul.wide.s32 	%rd107, %r59, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.global.f32 	[%rd108], %f1627;
	mul.wide.s32 	%rd109, %r211, 4;
	add.s64 	%rd110, %rd108, %rd109;
	st.global.f32 	[%rd110], %f1628;
	add.s64 	%rd111, %rd110, %rd109;
	st.global.f32 	[%rd111], %f1629;
	add.s64 	%rd112, %rd111, %rd109;
	st.global.f32 	[%rd112], %f1630;
	cvta.to.global.u64 	%rd113, %rd121;
	add.s64 	%rd114, %rd113, %rd107;
	st.global.f32 	[%rd114], %f1583;
	add.s64 	%rd115, %rd114, %rd109;
	st.global.f32 	[%rd115], %f1584;
	add.s64 	%rd116, %rd115, %rd109;
	st.global.f32 	[%rd116], %f1585;
	add.s64 	%rd117, %rd116, %rd109;
	st.global.f32 	[%rd117], %f1586;
	cvta.to.global.u64 	%rd118, %rd122;
	add.s64 	%rd119, %rd118, %rd107;
	st.global.f32 	[%rd119], %f1648;

BB12_236:
	ret;

BB12_237:
	ld.local.f32 	%f301, [%rd124];
	add.s64 	%rd126, %rd126, 16;
	add.s64 	%rd127, %rd127, 4;
	add.s64 	%rd124, %rd124, 4;
	add.s32 	%r232, %r232, 1;
	mov.f32 	%f1645, %f301;
	bra.uni 	BB12_185;
}

.visible .entry _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i(
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 4 .b8 	__local_depot13[340];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<283>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<266>;
	.reg .f32 	%f<1769>;
	.reg .s64 	%rd<156>;


	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd60, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f1740, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r61, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r62, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_3];
	ld.param.u32 	%r63, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd60;
	add.u64 	%rd64, %SPL, 0;
	add.u64 	%rd65, %SPL, 100;
	add.u64 	%rd66, %SPL, 200;
	add.u64 	%rd67, %SPL, 300;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r64, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r64, %r63;
	@%p3 bra 	BB13_244;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd65+99], %rs1;
	st.local.u8 	[%rd65+98], %rs1;
	st.local.u8 	[%rd65+97], %rs1;
	st.local.u8 	[%rd65+96], %rs1;
	st.local.u8 	[%rd65+95], %rs1;
	st.local.u8 	[%rd65+94], %rs1;
	st.local.u8 	[%rd65+93], %rs1;
	st.local.u8 	[%rd65+92], %rs1;
	st.local.u8 	[%rd65+91], %rs1;
	st.local.u8 	[%rd65+90], %rs1;
	st.local.u8 	[%rd65+89], %rs1;
	st.local.u8 	[%rd65+88], %rs1;
	st.local.u8 	[%rd65+87], %rs1;
	st.local.u8 	[%rd65+86], %rs1;
	st.local.u8 	[%rd65+85], %rs1;
	st.local.u8 	[%rd65+84], %rs1;
	st.local.u8 	[%rd65+83], %rs1;
	st.local.u8 	[%rd65+82], %rs1;
	st.local.u8 	[%rd65+81], %rs1;
	st.local.u8 	[%rd65+80], %rs1;
	st.local.u8 	[%rd65+79], %rs1;
	st.local.u8 	[%rd65+78], %rs1;
	st.local.u8 	[%rd65+77], %rs1;
	st.local.u8 	[%rd65+76], %rs1;
	st.local.u8 	[%rd65+75], %rs1;
	st.local.u8 	[%rd65+74], %rs1;
	st.local.u8 	[%rd65+73], %rs1;
	st.local.u8 	[%rd65+72], %rs1;
	st.local.u8 	[%rd65+71], %rs1;
	st.local.u8 	[%rd65+70], %rs1;
	st.local.u8 	[%rd65+69], %rs1;
	st.local.u8 	[%rd65+68], %rs1;
	st.local.u8 	[%rd65+67], %rs1;
	st.local.u8 	[%rd65+66], %rs1;
	st.local.u8 	[%rd65+65], %rs1;
	st.local.u8 	[%rd65+64], %rs1;
	st.local.u8 	[%rd65+63], %rs1;
	st.local.u8 	[%rd65+62], %rs1;
	st.local.u8 	[%rd65+61], %rs1;
	st.local.u8 	[%rd65+60], %rs1;
	st.local.u8 	[%rd65+59], %rs1;
	st.local.u8 	[%rd65+58], %rs1;
	st.local.u8 	[%rd65+57], %rs1;
	st.local.u8 	[%rd65+56], %rs1;
	st.local.u8 	[%rd65+55], %rs1;
	st.local.u8 	[%rd65+54], %rs1;
	st.local.u8 	[%rd65+53], %rs1;
	st.local.u8 	[%rd65+52], %rs1;
	st.local.u8 	[%rd65+51], %rs1;
	st.local.u8 	[%rd65+50], %rs1;
	st.local.u8 	[%rd65+49], %rs1;
	st.local.u8 	[%rd65+48], %rs1;
	st.local.u8 	[%rd65+47], %rs1;
	st.local.u8 	[%rd65+46], %rs1;
	st.local.u8 	[%rd65+45], %rs1;
	st.local.u8 	[%rd65+44], %rs1;
	st.local.u8 	[%rd65+43], %rs1;
	st.local.u8 	[%rd65+42], %rs1;
	st.local.u8 	[%rd65+41], %rs1;
	st.local.u8 	[%rd65+40], %rs1;
	st.local.u8 	[%rd65+39], %rs1;
	st.local.u8 	[%rd65+38], %rs1;
	st.local.u8 	[%rd65+37], %rs1;
	st.local.u8 	[%rd65+36], %rs1;
	st.local.u8 	[%rd65+35], %rs1;
	st.local.u8 	[%rd65+34], %rs1;
	st.local.u8 	[%rd65+33], %rs1;
	st.local.u8 	[%rd65+32], %rs1;
	st.local.u8 	[%rd65+31], %rs1;
	st.local.u8 	[%rd65+30], %rs1;
	st.local.u8 	[%rd65+29], %rs1;
	st.local.u8 	[%rd65+28], %rs1;
	st.local.u8 	[%rd65+27], %rs1;
	st.local.u8 	[%rd65+26], %rs1;
	st.local.u8 	[%rd65+25], %rs1;
	st.local.u8 	[%rd65+24], %rs1;
	st.local.u8 	[%rd65+23], %rs1;
	st.local.u8 	[%rd65+22], %rs1;
	st.local.u8 	[%rd65+21], %rs1;
	st.local.u8 	[%rd65+20], %rs1;
	st.local.u8 	[%rd65+19], %rs1;
	st.local.u8 	[%rd65+18], %rs1;
	st.local.u8 	[%rd65+17], %rs1;
	st.local.u8 	[%rd65+16], %rs1;
	st.local.u8 	[%rd65+15], %rs1;
	st.local.u8 	[%rd65+14], %rs1;
	st.local.u8 	[%rd65+13], %rs1;
	st.local.u8 	[%rd65+12], %rs1;
	st.local.u8 	[%rd65+11], %rs1;
	st.local.u8 	[%rd65+10], %rs1;
	st.local.u8 	[%rd65+9], %rs1;
	st.local.u8 	[%rd65+8], %rs1;
	st.local.u8 	[%rd65+7], %rs1;
	st.local.u8 	[%rd65+6], %rs1;
	st.local.u8 	[%rd65+5], %rs1;
	st.local.u8 	[%rd65+4], %rs1;
	st.local.u8 	[%rd65+3], %rs1;
	st.local.u8 	[%rd65+2], %rs1;
	st.local.u8 	[%rd65+1], %rs1;
	st.local.u8 	[%rd65], %rs1;
	st.local.u8 	[%rd66+99], %rs1;
	st.local.u8 	[%rd66+98], %rs1;
	st.local.u8 	[%rd66+97], %rs1;
	st.local.u8 	[%rd66+96], %rs1;
	st.local.u8 	[%rd66+95], %rs1;
	st.local.u8 	[%rd66+94], %rs1;
	st.local.u8 	[%rd66+93], %rs1;
	st.local.u8 	[%rd66+92], %rs1;
	st.local.u8 	[%rd66+91], %rs1;
	st.local.u8 	[%rd66+90], %rs1;
	st.local.u8 	[%rd66+89], %rs1;
	st.local.u8 	[%rd66+88], %rs1;
	st.local.u8 	[%rd66+87], %rs1;
	st.local.u8 	[%rd66+86], %rs1;
	st.local.u8 	[%rd66+85], %rs1;
	st.local.u8 	[%rd66+84], %rs1;
	st.local.u8 	[%rd66+83], %rs1;
	st.local.u8 	[%rd66+82], %rs1;
	st.local.u8 	[%rd66+81], %rs1;
	st.local.u8 	[%rd66+80], %rs1;
	st.local.u8 	[%rd66+79], %rs1;
	st.local.u8 	[%rd66+78], %rs1;
	st.local.u8 	[%rd66+77], %rs1;
	st.local.u8 	[%rd66+76], %rs1;
	st.local.u8 	[%rd66+75], %rs1;
	st.local.u8 	[%rd66+74], %rs1;
	st.local.u8 	[%rd66+73], %rs1;
	st.local.u8 	[%rd66+72], %rs1;
	st.local.u8 	[%rd66+71], %rs1;
	st.local.u8 	[%rd66+70], %rs1;
	st.local.u8 	[%rd66+69], %rs1;
	st.local.u8 	[%rd66+68], %rs1;
	st.local.u8 	[%rd66+67], %rs1;
	st.local.u8 	[%rd66+66], %rs1;
	st.local.u8 	[%rd66+65], %rs1;
	st.local.u8 	[%rd66+64], %rs1;
	st.local.u8 	[%rd66+63], %rs1;
	st.local.u8 	[%rd66+62], %rs1;
	st.local.u8 	[%rd66+61], %rs1;
	st.local.u8 	[%rd66+60], %rs1;
	st.local.u8 	[%rd66+59], %rs1;
	st.local.u8 	[%rd66+58], %rs1;
	st.local.u8 	[%rd66+57], %rs1;
	st.local.u8 	[%rd66+56], %rs1;
	st.local.u8 	[%rd66+55], %rs1;
	st.local.u8 	[%rd66+54], %rs1;
	st.local.u8 	[%rd66+53], %rs1;
	st.local.u8 	[%rd66+52], %rs1;
	st.local.u8 	[%rd66+51], %rs1;
	st.local.u8 	[%rd66+50], %rs1;
	st.local.u8 	[%rd66+49], %rs1;
	st.local.u8 	[%rd66+48], %rs1;
	st.local.u8 	[%rd66+47], %rs1;
	st.local.u8 	[%rd66+46], %rs1;
	st.local.u8 	[%rd66+45], %rs1;
	st.local.u8 	[%rd66+44], %rs1;
	st.local.u8 	[%rd66+43], %rs1;
	st.local.u8 	[%rd66+42], %rs1;
	st.local.u8 	[%rd66+41], %rs1;
	st.local.u8 	[%rd66+40], %rs1;
	st.local.u8 	[%rd66+39], %rs1;
	st.local.u8 	[%rd66+38], %rs1;
	st.local.u8 	[%rd66+37], %rs1;
	st.local.u8 	[%rd66+36], %rs1;
	st.local.u8 	[%rd66+35], %rs1;
	st.local.u8 	[%rd66+34], %rs1;
	st.local.u8 	[%rd66+33], %rs1;
	st.local.u8 	[%rd66+32], %rs1;
	st.local.u8 	[%rd66+31], %rs1;
	st.local.u8 	[%rd66+30], %rs1;
	st.local.u8 	[%rd66+29], %rs1;
	st.local.u8 	[%rd66+28], %rs1;
	st.local.u8 	[%rd66+27], %rs1;
	st.local.u8 	[%rd66+26], %rs1;
	st.local.u8 	[%rd66+25], %rs1;
	st.local.u8 	[%rd66+24], %rs1;
	st.local.u8 	[%rd66+23], %rs1;
	st.local.u8 	[%rd66+22], %rs1;
	st.local.u8 	[%rd66+21], %rs1;
	st.local.u8 	[%rd66+20], %rs1;
	st.local.u8 	[%rd66+19], %rs1;
	st.local.u8 	[%rd66+18], %rs1;
	st.local.u8 	[%rd66+17], %rs1;
	st.local.u8 	[%rd66+16], %rs1;
	st.local.u8 	[%rd66+15], %rs1;
	st.local.u8 	[%rd66+14], %rs1;
	st.local.u8 	[%rd66+13], %rs1;
	st.local.u8 	[%rd66+12], %rs1;
	st.local.u8 	[%rd66+11], %rs1;
	st.local.u8 	[%rd66+10], %rs1;
	st.local.u8 	[%rd66+9], %rs1;
	st.local.u8 	[%rd66+8], %rs1;
	st.local.u8 	[%rd66+7], %rs1;
	st.local.u8 	[%rd66+6], %rs1;
	st.local.u8 	[%rd66+5], %rs1;
	st.local.u8 	[%rd66+4], %rs1;
	st.local.u8 	[%rd66+3], %rs1;
	st.local.u8 	[%rd66+2], %rs1;
	st.local.u8 	[%rd66+1], %rs1;
	st.local.u8 	[%rd66], %rs1;
	mad.lo.s32 	%r65, %r2, %r1, %r3;
	mul.lo.s32 	%r66, %r61, %r61;
	mul.lo.s32 	%r67, %r66, %r65;
	cvt.s64.s32	%rd6, %r67;
	mov.f32 	%f1706, 0f00000000;
	setp.gt.s32	%p4, %r61, 0;
	@%p4 bra 	BB13_3;

	mov.f32 	%f1705, %f1706;
	mov.f32 	%f1704, %f1706;
	bra.uni 	BB13_7;

BB13_3:
	mov.f32 	%f1705, %f1706;
	mov.f32 	%f1704, %f1706;
	mov.u32 	%r68, 0;
	mov.u32 	%r237, %r68;

BB13_4:
	cvt.rn.f32.s32	%f4, %r237;
	mov.u32 	%r236, %r68;

BB13_5:
	mov.u32 	%r5, %r236;
	mad.lo.s32 	%r70, %r5, %r61, %r237;
	cvt.s64.s32	%rd68, %r70;
	add.s64 	%rd69, %rd68, %rd6;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.f32 	%f351, [%rd71];
	fma.rn.f32 	%f1706, %f351, %f4, %f1706;
	cvt.rn.f32.s32	%f352, %r5;
	fma.rn.f32 	%f1705, %f351, %f352, %f1705;
	add.f32 	%f1704, %f1704, %f351;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p5, %r6, %r61;
	mov.u32 	%r236, %r6;
	@%p5 bra 	BB13_5;

	add.s32 	%r237, %r237, 1;
	setp.lt.s32	%p6, %r237, %r61;
	@%p6 bra 	BB13_4;

BB13_7:
	div.rn.f32 	%f1736, %f1706, %f1704;
	div.rn.f32 	%f1737, %f1705, %f1704;
	mov.f32 	%f353, 0f3F000000;
	div.rn.f32 	%f354, %f353, %f1740;
	div.rn.f32 	%f16, %f354, %f1740;
	@%p4 bra 	BB13_9;

	mov.f32 	%f1709, 0f00000000;
	mov.f32 	%f1739, 0f51BA43B7;
	bra.uni 	BB13_17;

BB13_9:
	mul.wide.s32 	%rd72, %r67, 4;
	add.s64 	%rd7, %rd1, %rd72;
	mov.f32 	%f1709, 0f00000000;
	mov.u32 	%r71, 0;
	mov.f32 	%f1739, 0f51BA43B7;
	mov.u32 	%r246, %r71;

BB13_10:
	mov.u32 	%r245, %r71;

BB13_11:
	mov.u32 	%r241, %r245;
	mov.u32 	%r9, %r241;
	mov.f32 	%f1708, 0f00000000;
	mov.f32 	%f1707, %f1708;
	mov.u32 	%r244, %r71;

BB13_12:
	mul.lo.s32 	%r78, %r61, %r244;
	mul.wide.s32 	%rd73, %r78, 4;
	add.s64 	%rd140, %rd7, %rd73;
	sub.s32 	%r79, %r244, %r246;
	cvt.rn.f32.s32	%f361, %r79;
	mul.f32 	%f362, %f361, %f361;
	neg.f32 	%f363, %f362;
	mul.f32 	%f23, %f16, %f363;
	mul.f32 	%f364, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f365, %f364;
	mov.f32 	%f366, 0fBF317200;
	fma.rn.f32 	%f367, %f365, %f366, %f23;
	mov.f32 	%f368, 0fB5BFBE8E;
	fma.rn.f32 	%f369, %f365, %f368, %f367;
	mul.f32 	%f24, %f369, 0f3FB8AA3B;
	add.f32 	%f370, %f365, 0f00000000;
	ex2.approx.f32 	%f25, %f370;
	mov.u32 	%r242, %r71;
	mov.u32 	%r243, %r9;

BB13_13:
	mov.u32 	%r11, %r243;
	mov.u32 	%r12, %r242;
	// inline asm
	ex2.approx.ftz.f32 %f371,%f24;
	// inline asm
	cvt.rn.f32.s32	%f375, %r11;
	mul.f32 	%f376, %f375, %f375;
	mul.f32 	%f377, %f371, %f25;
	setp.lt.f32	%p8, %f23, 0fC2D20000;
	selp.f32	%f378, 0f00000000, %f377, %p8;
	setp.gt.f32	%p9, %f23, 0f42D20000;
	selp.f32	%f379, 0f7F800000, %f378, %p9;
	neg.f32 	%f380, %f376;
	mul.f32 	%f381, %f16, %f380;
	mul.f32 	%f382, %f381, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f383, %f382;
	fma.rn.f32 	%f385, %f383, %f366, %f381;
	fma.rn.f32 	%f387, %f383, %f368, %f385;
	mul.f32 	%f374, %f387, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f373,%f374;
	// inline asm
	add.f32 	%f388, %f383, 0f00000000;
	ex2.approx.f32 	%f389, %f388;
	mul.f32 	%f390, %f373, %f389;
	setp.lt.f32	%p10, %f381, 0fC2D20000;
	selp.f32	%f391, 0f00000000, %f390, %p10;
	setp.gt.f32	%p11, %f381, 0f42D20000;
	selp.f32	%f392, 0f7F800000, %f391, %p11;
	mul.f32 	%f393, %f379, %f392;
	ld.global.f32 	%f394, [%rd140];
	fma.rn.f32 	%f1708, %f393, %f394, %f1708;
	add.f32 	%f1707, %f1707, %f393;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd140, %rd140, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p12, %r14, %r61;
	mov.u32 	%r242, %r14;
	mov.u32 	%r243, %r13;
	@%p12 bra 	BB13_13;

	add.s32 	%r244, %r244, 1;
	setp.lt.s32	%p13, %r244, %r61;
	@%p13 bra 	BB13_12;

	div.rn.f32 	%f395, %f1708, %f1707;
	max.f32 	%f1709, %f1709, %f395;
	min.f32 	%f1739, %f1739, %f395;
	add.s32 	%r245, %r9, 1;
	setp.lt.s32	%p14, %r245, %r61;
	@%p14 bra 	BB13_11;

	add.s32 	%r246, %r246, 1;
	setp.lt.s32	%p15, %r246, %r61;
	@%p15 bra 	BB13_10;

BB13_17:
	sub.f32 	%f396, %f1709, %f1739;
	add.f32 	%f397, %f396, %f396;
	add.f32 	%f398, %f397, %f397;
	mul.f32 	%f399, %f398, 0f40490FD8;
	mul.f32 	%f400, %f399, %f1740;
	mul.f32 	%f401, %f400, %f1740;
	mov.f32 	%f402, 0f00000000;
	max.f32 	%f1738, %f402, %f401;
	setp.lt.s32	%p16, %r62, 1;
	@%p16 bra 	BB13_108;

	add.u64 	%rd74, %SP, 320;
	cvta.to.local.u64 	%rd11, %rd74;
	cvt.rn.f32.s32	%f404, %r61;
	mul.f32 	%f35, %f404, 0f3F000000;
	add.s64 	%rd12, %rd74, 4;
	mov.u32 	%r247, 0;

BB13_19:
	@%p4 bra 	BB13_21;

	mov.f32 	%f1735, 0f00000000;
	mov.f32 	%f1734, %f1735;
	mov.f32 	%f1733, %f1735;
	mov.f32 	%f1732, %f1735;
	mov.f32 	%f1731, %f1735;
	mov.f32 	%f1730, %f1735;
	mov.f32 	%f1729, %f1735;
	mov.f32 	%f1728, %f1735;
	mov.f32 	%f1727, %f1735;
	mov.f32 	%f1726, %f1735;
	bra.uni 	BB13_107;

BB13_21:
	div.rn.f32 	%f426, %f353, %f1740;
	div.rn.f32 	%f43, %f426, %f1740;
	neg.f32 	%f427, %f1738;
	div.rn.f32 	%f428, %f427, 0f40206C98;
	div.rn.f32 	%f44, %f428, %f1740;
	div.rn.f32 	%f45, %f44, %f1740;
	mov.f32 	%f429, 0fC0000000;
	div.rn.f32 	%f46, %f429, %f1740;
	mul.f32 	%f430, %f1740, %f1740;
	mul.f32 	%f431, %f1740, 0f3F800000;
	mul.f32 	%f432, %f431, %f430;
	div.rn.f32 	%f47, %f428, %f432;
	mul.f32 	%f433, %f430, %f430;
	mul.f32 	%f434, %f431, %f433;
	div.rn.f32 	%f435, %f1738, 0f40206C98;
	div.rn.f32 	%f48, %f435, %f434;
	mov.u32 	%r248, 0;
	mov.f32 	%f1735, 0f00000000;
	mov.f32 	%f1734, %f1735;
	mov.f32 	%f1733, %f1735;
	mov.f32 	%f1732, %f1735;
	mov.f32 	%f1731, %f1735;
	mov.f32 	%f1730, %f1735;
	mov.f32 	%f1729, %f1735;
	mov.f32 	%f1728, %f1735;
	mov.f32 	%f1727, %f1735;
	mov.f32 	%f1726, %f1735;

BB13_22:
	mov.u32 	%r249, 0;
	cvt.rn.f32.s32	%f436, %r248;
	sub.f32 	%f61, %f436, %f1736;
	add.f32 	%f62, %f61, 0f3F800000;
	mov.f32 	%f437, 0f3F800000;
	sqrt.rn.f32 	%f63, %f43;
	mul.f32 	%f64, %f62, %f63;
	abs.f32 	%f65, %f64;
	mul.f32 	%f67, %f61, %f63;
	abs.f32 	%f68, %f67;
	add.f32 	%f438, %f436, 0f3F800000;
	sub.f32 	%f70, %f438, %f1736;
	div.rn.f32 	%f71, %f70, %f1740;
	cvt.rzi.f32.f32	%f439, %f437;
	add.f32 	%f440, %f439, %f439;
	mov.f32 	%f441, 0f40000000;
	sub.f32 	%f442, %f441, %f440;
	abs.f32 	%f72, %f442;
	div.rn.f32 	%f73, %f61, %f1740;
	mul.f32 	%f443, %f62, 0f3F800000;
	mul.f32 	%f444, %f61, 0f3F800000;
	mul.f32 	%f445, %f62, %f62;
	mul.f32 	%f74, %f443, %f445;
	mul.f32 	%f446, %f61, %f61;
	mul.f32 	%f75, %f444, %f446;

BB13_23:
	setp.ltu.f32	%p18, %f65, 0f3F800000;
	@%p18 bra 	BB13_25;

	setp.ltu.f32	%p19, %f65, 0f407AD445;
	mov.f32 	%f449, 0f3A03BB71;
	mov.f32 	%f450, 0fB7B730FB;
	fma.rn.f32 	%f451, %f450, %f65, %f449;
	mov.f32 	%f452, 0fBBACA3B3;
	fma.rn.f32 	%f453, %f451, %f65, %f452;
	mov.f32 	%f454, 0f3D0A7445;
	fma.rn.f32 	%f455, %f453, %f65, %f454;
	mov.f32 	%f456, 0fBE1B3B75;
	fma.rn.f32 	%f457, %f455, %f65, %f456;
	mov.f32 	%f458, 0fBF6B385A;
	fma.rn.f32 	%f459, %f457, %f65, %f458;
	mov.f32 	%f460, 0fBFD0316E;
	fma.rn.f32 	%f461, %f459, %f65, %f460;
	mov.f32 	%f462, 0fBA031CCE;
	fma.rn.f32 	%f448, %f461, %f65, %f462;
	// inline asm
	ex2.approx.ftz.f32 %f447,%f448;
	// inline asm
	sub.f32 	%f464, %f437, %f447;
	mov.b32 	 %r83, %f464;
	selp.b32	%r84, %r83, 1065353216, %p19;
	mov.b32 	 %r85, %f64;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f1712, %r87;
	bra.uni 	BB13_26;

BB13_25:
	mul.f32 	%f1702, %f64, %f64;
	mov.f32 	%f465, 0f3BA0C9F8;
	mov.f32 	%f466, 0fBA1268FB;
	fma.rn.f32 	%f467, %f466, %f1702, %f465;
	mov.f32 	%f468, 0fBCDABFD4;
	fma.rn.f32 	%f469, %f467, %f1702, %f468;
	mov.f32 	%f470, 0f3DE70331;
	fma.rn.f32 	%f471, %f469, %f1702, %f470;
	mov.f32 	%f472, 0fBEC09330;
	fma.rn.f32 	%f473, %f471, %f1702, %f472;
	mov.f32 	%f474, 0f3F906EBA;
	fma.rn.f32 	%f475, %f473, %f1702, %f474;
	mul.f32 	%f1712, %f475, %f64;

BB13_26:
	setp.ltu.f32	%p20, %f68, 0f3F800000;
	@%p20 bra 	BB13_28;

	setp.ltu.f32	%p21, %f68, 0f407AD445;
	mov.f32 	%f478, 0f3A03BB71;
	mov.f32 	%f479, 0fB7B730FB;
	fma.rn.f32 	%f480, %f479, %f68, %f478;
	mov.f32 	%f481, 0fBBACA3B3;
	fma.rn.f32 	%f482, %f480, %f68, %f481;
	mov.f32 	%f483, 0f3D0A7445;
	fma.rn.f32 	%f484, %f482, %f68, %f483;
	mov.f32 	%f485, 0fBE1B3B75;
	fma.rn.f32 	%f486, %f484, %f68, %f485;
	mov.f32 	%f487, 0fBF6B385A;
	fma.rn.f32 	%f488, %f486, %f68, %f487;
	mov.f32 	%f489, 0fBFD0316E;
	fma.rn.f32 	%f490, %f488, %f68, %f489;
	mov.f32 	%f491, 0fBA031CCE;
	fma.rn.f32 	%f477, %f490, %f68, %f491;
	// inline asm
	ex2.approx.ftz.f32 %f476,%f477;
	// inline asm
	sub.f32 	%f493, %f437, %f476;
	mov.b32 	 %r88, %f493;
	selp.b32	%r89, %r88, 1065353216, %p21;
	mov.b32 	 %r90, %f67;
	and.b32  	%r91, %r90, -2147483648;
	or.b32  	%r92, %r89, %r91;
	mov.b32 	 %f1713, %r92;
	bra.uni 	BB13_29;

BB13_28:
	mul.f32 	%f1701, %f67, %f67;
	mov.f32 	%f494, 0f3BA0C9F8;
	mov.f32 	%f495, 0fBA1268FB;
	fma.rn.f32 	%f496, %f495, %f1701, %f494;
	mov.f32 	%f497, 0fBCDABFD4;
	fma.rn.f32 	%f498, %f496, %f1701, %f497;
	mov.f32 	%f499, 0f3DE70331;
	fma.rn.f32 	%f500, %f498, %f1701, %f499;
	mov.f32 	%f501, 0fBEC09330;
	fma.rn.f32 	%f502, %f500, %f1701, %f501;
	mov.f32 	%f503, 0f3F906EBA;
	fma.rn.f32 	%f504, %f502, %f1701, %f503;
	mul.f32 	%f1713, %f504, %f67;

BB13_29:
	sqrt.rn.f32 	%f1699, %f43;
	sub.f32 	%f505, %f1712, %f1713;
	mul.f32 	%f94, %f505, 0f3F000000;
	cvt.rn.f32.s32	%f95, %r249;
	sub.f32 	%f96, %f95, %f1737;
	add.f32 	%f97, %f96, 0f3F800000;
	mul.f32 	%f98, %f97, %f1699;
	abs.f32 	%f99, %f98;
	setp.ltu.f32	%p22, %f99, 0f3F800000;
	@%p22 bra 	BB13_31;

	mov.f32 	%f508, 0f3A03BB71;
	mov.f32 	%f509, 0fB7B730FB;
	fma.rn.f32 	%f510, %f509, %f99, %f508;
	mov.f32 	%f511, 0fBBACA3B3;
	fma.rn.f32 	%f512, %f510, %f99, %f511;
	mov.f32 	%f513, 0f3D0A7445;
	fma.rn.f32 	%f514, %f512, %f99, %f513;
	mov.f32 	%f515, 0fBE1B3B75;
	fma.rn.f32 	%f516, %f514, %f99, %f515;
	mov.f32 	%f517, 0fBF6B385A;
	fma.rn.f32 	%f518, %f516, %f99, %f517;
	mov.f32 	%f519, 0fBFD0316E;
	fma.rn.f32 	%f520, %f518, %f99, %f519;
	mov.f32 	%f521, 0fBA031CCE;
	fma.rn.f32 	%f507, %f520, %f99, %f521;
	// inline asm
	ex2.approx.ftz.f32 %f506,%f507;
	// inline asm
	sub.f32 	%f523, %f437, %f506;
	mov.b32 	 %r93, %f523;
	setp.ltu.f32	%p23, %f99, 0f407AD445;
	selp.b32	%r94, %r93, 1065353216, %p23;
	mov.b32 	 %r95, %f98;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f1714, %r97;
	bra.uni 	BB13_32;

BB13_31:
	mul.f32 	%f524, %f98, %f98;
	mov.f32 	%f525, 0f3BA0C9F8;
	mov.f32 	%f526, 0fBA1268FB;
	fma.rn.f32 	%f527, %f526, %f524, %f525;
	mov.f32 	%f528, 0fBCDABFD4;
	fma.rn.f32 	%f529, %f527, %f524, %f528;
	mov.f32 	%f530, 0f3DE70331;
	fma.rn.f32 	%f531, %f529, %f524, %f530;
	mov.f32 	%f532, 0fBEC09330;
	fma.rn.f32 	%f533, %f531, %f524, %f532;
	mov.f32 	%f534, 0f3F906EBA;
	fma.rn.f32 	%f535, %f533, %f524, %f534;
	mul.f32 	%f1714, %f535, %f98;

BB13_32:
	sqrt.rn.f32 	%f1700, %f43;
	mul.f32 	%f103, %f96, %f1700;
	abs.f32 	%f104, %f103;
	setp.ltu.f32	%p24, %f104, 0f3F800000;
	@%p24 bra 	BB13_34;

	mov.f32 	%f538, 0f3A03BB71;
	mov.f32 	%f539, 0fB7B730FB;
	fma.rn.f32 	%f540, %f539, %f104, %f538;
	mov.f32 	%f541, 0fBBACA3B3;
	fma.rn.f32 	%f542, %f540, %f104, %f541;
	mov.f32 	%f543, 0f3D0A7445;
	fma.rn.f32 	%f544, %f542, %f104, %f543;
	mov.f32 	%f545, 0fBE1B3B75;
	fma.rn.f32 	%f546, %f544, %f104, %f545;
	mov.f32 	%f547, 0fBF6B385A;
	fma.rn.f32 	%f548, %f546, %f104, %f547;
	mov.f32 	%f549, 0fBFD0316E;
	fma.rn.f32 	%f550, %f548, %f104, %f549;
	mov.f32 	%f551, 0fBA031CCE;
	fma.rn.f32 	%f537, %f550, %f104, %f551;
	// inline asm
	ex2.approx.ftz.f32 %f536,%f537;
	// inline asm
	sub.f32 	%f553, %f437, %f536;
	mov.b32 	 %r98, %f553;
	setp.ltu.f32	%p25, %f104, 0f407AD445;
	selp.b32	%r99, %r98, 1065353216, %p25;
	mov.b32 	 %r100, %f103;
	and.b32  	%r101, %r100, -2147483648;
	or.b32  	%r102, %r99, %r101;
	mov.b32 	 %f1715, %r102;
	bra.uni 	BB13_35;

BB13_34:
	mul.f32 	%f554, %f103, %f103;
	mov.f32 	%f555, 0f3BA0C9F8;
	mov.f32 	%f556, 0fBA1268FB;
	fma.rn.f32 	%f557, %f556, %f554, %f555;
	mov.f32 	%f558, 0fBCDABFD4;
	fma.rn.f32 	%f559, %f557, %f554, %f558;
	mov.f32 	%f560, 0f3DE70331;
	fma.rn.f32 	%f561, %f559, %f554, %f560;
	mov.f32 	%f562, 0fBEC09330;
	fma.rn.f32 	%f563, %f561, %f554, %f562;
	mov.f32 	%f564, 0f3F906EBA;
	fma.rn.f32 	%f565, %f563, %f554, %f564;
	mul.f32 	%f1715, %f565, %f103;

BB13_35:
	sub.f32 	%f566, %f1714, %f1715;
	mul.f32 	%f108, %f566, 0f3F000000;
	mul.f32 	%f567, %f1738, %f94;
	fma.rn.f32 	%f109, %f567, %f108, %f1739;
	mad.lo.s32 	%r103, %r249, %r61, %r248;
	cvt.s64.s32	%rd75, %r103;
	add.s64 	%rd76, %rd75, %rd6;
	shl.b64 	%rd78, %rd76, 2;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.f32 	%f110, [%rd79];
	setp.neu.f32	%p26, %f71, 0f3F800000;
	@%p26 bra 	BB13_37;

	mov.f32 	%f1717, 0f3F800000;
	bra.uni 	BB13_48;

BB13_37:
	abs.f32 	%f111, %f71;
	setp.gtu.f32	%p27, %f111, 0f7F800000;
	add.f32 	%f1717, %f71, 0f40000000;
	@%p27 bra 	BB13_48;

	abs.f32 	%f113, %f441;
	setp.gtu.f32	%p28, %f113, 0f7F800000;
	add.f32 	%f1717, %f71, 0f40000000;
	@%p28 bra 	BB13_48;

	setp.eq.f32	%p29, %f113, 0f7F800000;
	@%p29 bra 	BB13_47;

	setp.eq.f32	%p30, %f71, 0f00000000;
	setp.eq.f32	%p31, %f111, 0f7F800000;
	or.pred  	%p32, %p31, %p30;
	setp.eq.f32	%p33, %f72, 0f3F800000;
	setp.lt.f32	%p34, %f71, 0f00000000;
	and.pred  	%p35, %p34, %p33;
	selp.f32	%f569, 0fFF800000, 0f7F800000, %p35;
	add.f32 	%f570, %f71, %f71;
	selp.f32	%f571, %f570, 0f00000000, %p33;
	selp.f32	%f1717, %f569, %f571, %p31;
	@%p32 bra 	BB13_48;

	setp.geu.f32	%p36, %f71, 0f00000000;
	@%p36 bra 	BB13_44;

	cvt.rzi.f32.f32	%f573, %f441;
	setp.eq.f32	%p37, %f573, 0f40000000;
	@%p37 bra 	BB13_44;

	mov.f32 	%f1717, 0f7FFFFFFF;
	bra.uni 	BB13_48;

BB13_44:
	setp.lt.f32	%p38, %f111, 0f00800000;
	selp.f32	%f578, 0fC3170000, 0fC2FE0000, %p38;
	mul.f32 	%f579, %f111, 0f4B800000;
	selp.f32	%f580, %f579, %f111, %p38;
	mov.b32 	 %r104, %f580;
	and.b32  	%r105, %r104, 8388607;
	or.b32  	%r106, %r105, 1065353216;
	mov.b32 	 %f581, %r106;
	shr.u32 	%r107, %r104, 23;
	cvt.rn.f32.u32	%f582, %r107;
	add.f32 	%f583, %f578, %f582;
	setp.gt.f32	%p39, %f581, 0f3FB504F3;
	mul.f32 	%f584, %f581, 0f3F000000;
	add.f32 	%f585, %f583, 0f3F800000;
	selp.f32	%f586, %f584, %f581, %p39;
	selp.f32	%f587, %f585, %f583, %p39;
	add.f32 	%f588, %f586, 0fBF800000;
	add.f32 	%f575, %f586, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f574,%f575;
	// inline asm
	add.f32 	%f589, %f588, %f588;
	mul.f32 	%f590, %f589, %f574;
	mul.f32 	%f591, %f590, %f590;
	mov.f32 	%f592, 0f3C4CAF63;
	mov.f32 	%f593, 0f3B18F0FE;
	fma.rn.f32 	%f594, %f593, %f591, %f592;
	mov.f32 	%f595, 0f3DAAAABD;
	fma.rn.f32 	%f596, %f594, %f591, %f595;
	mul.rn.f32 	%f597, %f596, %f591;
	mul.rn.f32 	%f598, %f597, %f590;
	sub.f32 	%f599, %f588, %f590;
	add.f32 	%f600, %f599, %f599;
	neg.f32 	%f601, %f590;
	fma.rn.f32 	%f602, %f601, %f588, %f600;
	mul.rn.f32 	%f603, %f574, %f602;
	add.f32 	%f604, %f590, %f598;
	sub.f32 	%f605, %f590, %f604;
	add.f32 	%f606, %f605, %f598;
	add.f32 	%f607, %f606, %f603;
	add.f32 	%f608, %f604, %f607;
	sub.f32 	%f609, %f604, %f608;
	add.f32 	%f610, %f609, %f607;
	mov.f32 	%f611, 0f3F317200;
	mul.rn.f32 	%f612, %f587, %f611;
	mov.f32 	%f613, 0f35BFBE8E;
	mul.rn.f32 	%f614, %f587, %f613;
	add.f32 	%f615, %f612, %f608;
	sub.f32 	%f616, %f612, %f615;
	add.f32 	%f617, %f616, %f608;
	add.f32 	%f618, %f617, %f610;
	add.f32 	%f619, %f618, %f614;
	add.f32 	%f620, %f615, %f619;
	sub.f32 	%f621, %f615, %f620;
	add.f32 	%f622, %f621, %f619;
	setp.gt.f32	%p40, %f113, 0f77F684DF;
	selp.f32	%f623, 0f39800000, 0f40000000, %p40;
	mul.rn.f32 	%f624, %f623, %f620;
	neg.f32 	%f625, %f624;
	fma.rn.f32 	%f626, %f623, %f620, %f625;
	fma.rn.f32 	%f627, %f623, %f622, %f626;
	mov.f32 	%f628, 0f00000000;
	fma.rn.f32 	%f629, %f628, %f620, %f627;
	add.rn.f32 	%f630, %f624, %f629;
	neg.f32 	%f631, %f630;
	add.rn.f32 	%f632, %f624, %f631;
	add.rn.f32 	%f633, %f632, %f629;
	mov.b32 	 %r108, %f630;
	setp.eq.s32	%p41, %r108, 1118925336;
	add.s32 	%r109, %r108, -1;
	mov.b32 	 %f634, %r109;
	add.f32 	%f635, %f633, 0f37000000;
	selp.f32	%f116, %f635, %f633, %p41;
	selp.f32	%f636, %f634, %f630, %p41;
	mul.f32 	%f637, %f636, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f638, %f637;
	mov.f32 	%f639, 0fBF317200;
	fma.rn.f32 	%f640, %f638, %f639, %f636;
	mov.f32 	%f641, 0fB5BFBE8E;
	fma.rn.f32 	%f642, %f638, %f641, %f640;
	mul.f32 	%f577, %f642, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f576,%f577;
	// inline asm
	add.f32 	%f643, %f638, 0f00000000;
	ex2.approx.f32 	%f644, %f643;
	mul.f32 	%f645, %f576, %f644;
	setp.lt.f32	%p42, %f636, 0fC2D20000;
	selp.f32	%f646, 0f00000000, %f645, %p42;
	setp.gt.f32	%p43, %f636, 0f42D20000;
	selp.f32	%f1716, 0f7F800000, %f646, %p43;
	setp.eq.f32	%p44, %f1716, 0f7F800000;
	@%p44 bra 	BB13_46;

	fma.rn.f32 	%f1716, %f1716, %f116, %f1716;

BB13_46:
	mov.b32 	 %r110, %f1716;
	xor.b32  	%r111, %r110, -2147483648;
	mov.b32 	 %f647, %r111;
	selp.f32	%f1717, %f647, %f1716, %p35;
	bra.uni 	BB13_48;

BB13_47:
	setp.eq.f32	%p48, %f71, 0fBF800000;
	setp.gt.f32	%p49, %f111, 0f3F800000;
	selp.f32	%f649, 0f7F800000, 0f00000000, %p49;
	selp.f32	%f1717, 0f3F800000, %f649, %p48;

BB13_48:
	mul.f32 	%f653, %f1717, 0fBF000000;
	mul.f32 	%f654, %f653, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f655, %f654;
	mov.f32 	%f656, 0fBF317200;
	fma.rn.f32 	%f657, %f655, %f656, %f653;
	mov.f32 	%f658, 0fB5BFBE8E;
	fma.rn.f32 	%f659, %f655, %f658, %f657;
	mul.f32 	%f652, %f659, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f651,%f652;
	// inline asm
	add.f32 	%f660, %f655, 0f00000000;
	ex2.approx.f32 	%f661, %f660;
	mul.f32 	%f662, %f651, %f661;
	setp.lt.f32	%p50, %f653, 0fC2D20000;
	selp.f32	%f663, 0f00000000, %f662, %p50;
	setp.gt.f32	%p51, %f653, 0f42D20000;
	selp.f32	%f123, 0f7F800000, %f663, %p51;
	setp.neu.f32	%p52, %f73, 0f3F800000;
	@%p52 bra 	BB13_50;

	mov.f32 	%f1719, 0f3F800000;
	bra.uni 	BB13_61;

BB13_50:
	abs.f32 	%f124, %f73;
	setp.gtu.f32	%p53, %f124, 0f7F800000;
	add.f32 	%f1719, %f73, 0f40000000;
	@%p53 bra 	BB13_61;

	abs.f32 	%f126, %f441;
	setp.gtu.f32	%p54, %f126, 0f7F800000;
	add.f32 	%f1719, %f73, 0f40000000;
	@%p54 bra 	BB13_61;

	setp.eq.f32	%p55, %f126, 0f7F800000;
	@%p55 bra 	BB13_60;

	setp.eq.f32	%p56, %f73, 0f00000000;
	setp.eq.f32	%p57, %f124, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	setp.eq.f32	%p59, %f72, 0f3F800000;
	setp.lt.f32	%p60, %f73, 0f00000000;
	and.pred  	%p61, %p60, %p59;
	selp.f32	%f665, 0fFF800000, 0f7F800000, %p61;
	add.f32 	%f666, %f73, %f73;
	selp.f32	%f667, %f666, 0f00000000, %p59;
	selp.f32	%f1719, %f665, %f667, %p57;
	@%p58 bra 	BB13_61;

	setp.geu.f32	%p62, %f73, 0f00000000;
	@%p62 bra 	BB13_57;

	cvt.rzi.f32.f32	%f669, %f441;
	setp.eq.f32	%p63, %f669, 0f40000000;
	@%p63 bra 	BB13_57;

	mov.f32 	%f1719, 0f7FFFFFFF;
	bra.uni 	BB13_61;

BB13_57:
	setp.lt.f32	%p64, %f124, 0f00800000;
	selp.f32	%f674, 0fC3170000, 0fC2FE0000, %p64;
	mul.f32 	%f675, %f124, 0f4B800000;
	selp.f32	%f676, %f675, %f124, %p64;
	mov.b32 	 %r112, %f676;
	and.b32  	%r113, %r112, 8388607;
	or.b32  	%r114, %r113, 1065353216;
	mov.b32 	 %f677, %r114;
	shr.u32 	%r115, %r112, 23;
	cvt.rn.f32.u32	%f678, %r115;
	add.f32 	%f679, %f674, %f678;
	setp.gt.f32	%p65, %f677, 0f3FB504F3;
	mul.f32 	%f680, %f677, 0f3F000000;
	add.f32 	%f681, %f679, 0f3F800000;
	selp.f32	%f682, %f680, %f677, %p65;
	selp.f32	%f683, %f681, %f679, %p65;
	add.f32 	%f684, %f682, 0fBF800000;
	add.f32 	%f671, %f682, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f670,%f671;
	// inline asm
	add.f32 	%f685, %f684, %f684;
	mul.f32 	%f686, %f685, %f670;
	mul.f32 	%f687, %f686, %f686;
	mov.f32 	%f688, 0f3C4CAF63;
	mov.f32 	%f689, 0f3B18F0FE;
	fma.rn.f32 	%f690, %f689, %f687, %f688;
	mov.f32 	%f691, 0f3DAAAABD;
	fma.rn.f32 	%f692, %f690, %f687, %f691;
	mul.rn.f32 	%f693, %f692, %f687;
	mul.rn.f32 	%f694, %f693, %f686;
	sub.f32 	%f695, %f684, %f686;
	add.f32 	%f696, %f695, %f695;
	neg.f32 	%f697, %f686;
	fma.rn.f32 	%f698, %f697, %f684, %f696;
	mul.rn.f32 	%f699, %f670, %f698;
	add.f32 	%f700, %f686, %f694;
	sub.f32 	%f701, %f686, %f700;
	add.f32 	%f702, %f701, %f694;
	add.f32 	%f703, %f702, %f699;
	add.f32 	%f704, %f700, %f703;
	sub.f32 	%f705, %f700, %f704;
	add.f32 	%f706, %f705, %f703;
	mov.f32 	%f707, 0f3F317200;
	mul.rn.f32 	%f708, %f683, %f707;
	mov.f32 	%f709, 0f35BFBE8E;
	mul.rn.f32 	%f710, %f683, %f709;
	add.f32 	%f711, %f708, %f704;
	sub.f32 	%f712, %f708, %f711;
	add.f32 	%f713, %f712, %f704;
	add.f32 	%f714, %f713, %f706;
	add.f32 	%f715, %f714, %f710;
	add.f32 	%f716, %f711, %f715;
	sub.f32 	%f717, %f711, %f716;
	add.f32 	%f718, %f717, %f715;
	setp.gt.f32	%p66, %f126, 0f77F684DF;
	selp.f32	%f719, 0f39800000, 0f40000000, %p66;
	mul.rn.f32 	%f720, %f719, %f716;
	neg.f32 	%f721, %f720;
	fma.rn.f32 	%f722, %f719, %f716, %f721;
	fma.rn.f32 	%f723, %f719, %f718, %f722;
	mov.f32 	%f724, 0f00000000;
	fma.rn.f32 	%f725, %f724, %f716, %f723;
	add.rn.f32 	%f726, %f720, %f725;
	neg.f32 	%f727, %f726;
	add.rn.f32 	%f728, %f720, %f727;
	add.rn.f32 	%f729, %f728, %f725;
	mov.b32 	 %r116, %f726;
	setp.eq.s32	%p67, %r116, 1118925336;
	add.s32 	%r117, %r116, -1;
	mov.b32 	 %f730, %r117;
	add.f32 	%f731, %f729, 0f37000000;
	selp.f32	%f129, %f731, %f729, %p67;
	selp.f32	%f732, %f730, %f726, %p67;
	mul.f32 	%f733, %f732, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f734, %f733;
	fma.rn.f32 	%f736, %f734, %f656, %f732;
	fma.rn.f32 	%f738, %f734, %f658, %f736;
	mul.f32 	%f673, %f738, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f672,%f673;
	// inline asm
	add.f32 	%f739, %f734, 0f00000000;
	ex2.approx.f32 	%f740, %f739;
	mul.f32 	%f741, %f672, %f740;
	setp.lt.f32	%p68, %f732, 0fC2D20000;
	selp.f32	%f742, 0f00000000, %f741, %p68;
	setp.gt.f32	%p69, %f732, 0f42D20000;
	selp.f32	%f1718, 0f7F800000, %f742, %p69;
	setp.eq.f32	%p70, %f1718, 0f7F800000;
	@%p70 bra 	BB13_59;

	fma.rn.f32 	%f1718, %f1718, %f129, %f1718;

BB13_59:
	mov.b32 	 %r118, %f1718;
	xor.b32  	%r119, %r118, -2147483648;
	mov.b32 	 %f743, %r119;
	selp.f32	%f1719, %f743, %f1718, %p61;
	bra.uni 	BB13_61;

BB13_60:
	setp.eq.f32	%p74, %f73, 0fBF800000;
	setp.gt.f32	%p75, %f124, 0f3F800000;
	selp.f32	%f745, 0f7F800000, 0f00000000, %p75;
	selp.f32	%f1719, 0f3F800000, %f745, %p74;

BB13_61:
	cvt.rn.f32.s32	%f1703, %r249;
	mul.f32 	%f749, %f1719, 0fBF000000;
	mul.f32 	%f750, %f749, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f751, %f750;
	fma.rn.f32 	%f753, %f751, %f656, %f749;
	fma.rn.f32 	%f755, %f751, %f658, %f753;
	mul.f32 	%f748, %f755, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f747,%f748;
	// inline asm
	add.f32 	%f756, %f751, 0f00000000;
	ex2.approx.f32 	%f757, %f756;
	mul.f32 	%f758, %f747, %f757;
	setp.lt.f32	%p76, %f749, 0fC2D20000;
	selp.f32	%f759, 0f00000000, %f758, %p76;
	setp.gt.f32	%p77, %f749, 0f42D20000;
	selp.f32	%f136, 0f7F800000, %f759, %p77;
	sub.f32 	%f760, %f123, %f136;
	mul.f32 	%f761, %f44, %f760;
	mul.f32 	%f137, %f761, %f108;
	mul.f32 	%f762, %f61, %f136;
	mul.f32 	%f763, %f70, %f123;
	sub.f32 	%f764, %f763, %f762;
	mul.f32 	%f765, %f47, %f764;
	mul.f32 	%f138, %f765, %f108;
	add.f32 	%f766, %f1703, 0f3F800000;
	sub.f32 	%f139, %f766, %f1737;
	div.rn.f32 	%f140, %f139, %f1740;
	setp.neu.f32	%p78, %f140, 0f3F800000;
	@%p78 bra 	BB13_63;

	mov.f32 	%f1721, 0f3F800000;
	bra.uni 	BB13_78;

BB13_63:
	abs.f32 	%f141, %f140;
	setp.gtu.f32	%p79, %f141, 0f7F800000;
	@%p79 bra 	BB13_77;

	abs.f32 	%f142, %f441;
	setp.gtu.f32	%p80, %f142, 0f7F800000;
	@%p80 bra 	BB13_77;

	setp.eq.f32	%p81, %f142, 0f7F800000;
	@%p81 bra 	BB13_76;

	setp.eq.f32	%p82, %f141, 0f7F800000;
	@%p82 bra 	BB13_75;

	setp.eq.f32	%p83, %f140, 0f00000000;
	@%p83 bra 	BB13_74;

	setp.geu.f32	%p84, %f140, 0f00000000;
	@%p84 bra 	BB13_71;

	cvt.rzi.f32.f32	%f769, %f441;
	setp.eq.f32	%p85, %f769, 0f40000000;
	@%p85 bra 	BB13_71;

	mov.f32 	%f1721, 0f7FFFFFFF;
	bra.uni 	BB13_78;

BB13_71:
	setp.lt.f32	%p86, %f141, 0f00800000;
	selp.f32	%f774, 0fC3170000, 0fC2FE0000, %p86;
	mul.f32 	%f775, %f141, 0f4B800000;
	selp.f32	%f776, %f775, %f141, %p86;
	mov.b32 	 %r120, %f776;
	and.b32  	%r121, %r120, 8388607;
	or.b32  	%r122, %r121, 1065353216;
	mov.b32 	 %f777, %r122;
	shr.u32 	%r123, %r120, 23;
	cvt.rn.f32.u32	%f778, %r123;
	add.f32 	%f779, %f774, %f778;
	setp.gt.f32	%p87, %f777, 0f3FB504F3;
	mul.f32 	%f780, %f777, 0f3F000000;
	add.f32 	%f781, %f779, 0f3F800000;
	selp.f32	%f782, %f780, %f777, %p87;
	selp.f32	%f783, %f781, %f779, %p87;
	add.f32 	%f784, %f782, 0fBF800000;
	add.f32 	%f771, %f782, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f770,%f771;
	// inline asm
	add.f32 	%f785, %f784, %f784;
	mul.f32 	%f786, %f785, %f770;
	mul.f32 	%f787, %f786, %f786;
	mov.f32 	%f788, 0f3C4CAF63;
	mov.f32 	%f789, 0f3B18F0FE;
	fma.rn.f32 	%f790, %f789, %f787, %f788;
	mov.f32 	%f791, 0f3DAAAABD;
	fma.rn.f32 	%f792, %f790, %f787, %f791;
	mul.rn.f32 	%f793, %f792, %f787;
	mul.rn.f32 	%f794, %f793, %f786;
	sub.f32 	%f795, %f784, %f786;
	add.f32 	%f796, %f795, %f795;
	neg.f32 	%f797, %f786;
	fma.rn.f32 	%f798, %f797, %f784, %f796;
	mul.rn.f32 	%f799, %f770, %f798;
	add.f32 	%f800, %f786, %f794;
	sub.f32 	%f801, %f786, %f800;
	add.f32 	%f802, %f801, %f794;
	add.f32 	%f803, %f802, %f799;
	add.f32 	%f804, %f800, %f803;
	sub.f32 	%f805, %f800, %f804;
	add.f32 	%f806, %f805, %f803;
	mov.f32 	%f807, 0f3F317200;
	mul.rn.f32 	%f808, %f783, %f807;
	mov.f32 	%f809, 0f35BFBE8E;
	mul.rn.f32 	%f810, %f783, %f809;
	add.f32 	%f811, %f808, %f804;
	sub.f32 	%f812, %f808, %f811;
	add.f32 	%f813, %f812, %f804;
	add.f32 	%f814, %f813, %f806;
	add.f32 	%f815, %f814, %f810;
	add.f32 	%f816, %f811, %f815;
	sub.f32 	%f817, %f811, %f816;
	add.f32 	%f818, %f817, %f815;
	setp.gt.f32	%p88, %f142, 0f77F684DF;
	selp.f32	%f819, 0f39800000, 0f40000000, %p88;
	mul.rn.f32 	%f820, %f819, %f816;
	neg.f32 	%f821, %f820;
	fma.rn.f32 	%f822, %f819, %f816, %f821;
	fma.rn.f32 	%f823, %f819, %f818, %f822;
	mov.f32 	%f824, 0f00000000;
	fma.rn.f32 	%f825, %f824, %f816, %f823;
	add.rn.f32 	%f826, %f820, %f825;
	neg.f32 	%f827, %f826;
	add.rn.f32 	%f828, %f820, %f827;
	add.rn.f32 	%f829, %f828, %f825;
	mov.b32 	 %r124, %f826;
	setp.eq.s32	%p89, %r124, 1118925336;
	add.s32 	%r125, %r124, -1;
	mov.b32 	 %f830, %r125;
	add.f32 	%f831, %f829, 0f37000000;
	selp.f32	%f143, %f831, %f829, %p89;
	selp.f32	%f832, %f830, %f826, %p89;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f834, %f833;
	fma.rn.f32 	%f836, %f834, %f656, %f832;
	fma.rn.f32 	%f838, %f834, %f658, %f836;
	mul.f32 	%f773, %f838, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f772,%f773;
	// inline asm
	add.f32 	%f839, %f834, 0f00000000;
	ex2.approx.f32 	%f840, %f839;
	mul.f32 	%f841, %f772, %f840;
	setp.lt.f32	%p90, %f832, 0fC2D20000;
	selp.f32	%f842, 0f00000000, %f841, %p90;
	setp.gt.f32	%p91, %f832, 0f42D20000;
	selp.f32	%f1720, 0f7F800000, %f842, %p91;
	setp.eq.f32	%p92, %f1720, 0f7F800000;
	@%p92 bra 	BB13_73;

	fma.rn.f32 	%f1720, %f1720, %f143, %f1720;

BB13_73:
	setp.eq.f32	%p93, %f72, 0f3F800000;
	setp.lt.f32	%p94, %f140, 0f00000000;
	and.pred  	%p95, %p94, %p93;
	mov.b32 	 %r126, %f1720;
	xor.b32  	%r127, %r126, -2147483648;
	mov.b32 	 %f843, %r127;
	selp.f32	%f1721, %f843, %f1720, %p95;
	bra.uni 	BB13_78;

BB13_74:
	setp.eq.f32	%p96, %f72, 0f3F800000;
	add.f32 	%f845, %f140, %f140;
	selp.f32	%f1721, %f845, 0f00000000, %p96;
	bra.uni 	BB13_78;

BB13_75:
	setp.eq.f32	%p97, %f72, 0f3F800000;
	setp.lt.f32	%p98, %f140, 0f00000000;
	and.pred  	%p99, %p98, %p97;
	selp.f32	%f1721, 0fFF800000, 0f7F800000, %p99;
	bra.uni 	BB13_78;

BB13_76:
	setp.gt.f32	%p100, %f141, 0f3F800000;
	selp.f32	%f846, 0f7F800000, 0f00000000, %p100;
	setp.eq.f32	%p101, %f140, 0fBF800000;
	selp.f32	%f1721, 0f3F800000, %f846, %p101;
	bra.uni 	BB13_78;

BB13_77:
	add.f32 	%f1721, %f140, 0f40000000;

BB13_78:
	mul.f32 	%f850, %f1721, 0fBF000000;
	mul.f32 	%f851, %f850, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f852, %f851;
	fma.rn.f32 	%f854, %f852, %f656, %f850;
	fma.rn.f32 	%f856, %f852, %f658, %f854;
	mul.f32 	%f849, %f856, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f848,%f849;
	// inline asm
	add.f32 	%f857, %f852, 0f00000000;
	ex2.approx.f32 	%f858, %f857;
	mul.f32 	%f859, %f848, %f858;
	setp.lt.f32	%p102, %f850, 0fC2D20000;
	selp.f32	%f860, 0f00000000, %f859, %p102;
	setp.gt.f32	%p103, %f850, 0f42D20000;
	selp.f32	%f153, 0f7F800000, %f860, %p103;
	div.rn.f32 	%f154, %f96, %f1740;
	setp.neu.f32	%p104, %f154, 0f3F800000;
	@%p104 bra 	BB13_80;

	mov.f32 	%f1723, %f437;
	bra.uni 	BB13_95;

BB13_80:
	abs.f32 	%f155, %f154;
	setp.gtu.f32	%p105, %f155, 0f7F800000;
	@%p105 bra 	BB13_94;

	abs.f32 	%f156, %f441;
	setp.gtu.f32	%p106, %f156, 0f7F800000;
	@%p106 bra 	BB13_94;

	setp.eq.f32	%p107, %f156, 0f7F800000;
	@%p107 bra 	BB13_93;

	setp.eq.f32	%p108, %f155, 0f7F800000;
	@%p108 bra 	BB13_92;

	setp.eq.f32	%p109, %f154, 0f00000000;
	@%p109 bra 	BB13_91;

	setp.geu.f32	%p110, %f154, 0f00000000;
	@%p110 bra 	BB13_88;

	cvt.rzi.f32.f32	%f863, %f441;
	setp.eq.f32	%p111, %f863, 0f40000000;
	@%p111 bra 	BB13_88;

	mov.f32 	%f938, 0f7FFFFFFF;
	mov.f32 	%f1723, %f938;
	bra.uni 	BB13_95;

BB13_88:
	setp.lt.f32	%p112, %f155, 0f00800000;
	selp.f32	%f868, 0fC3170000, 0fC2FE0000, %p112;
	mul.f32 	%f869, %f155, 0f4B800000;
	selp.f32	%f870, %f869, %f155, %p112;
	mov.b32 	 %r128, %f870;
	and.b32  	%r129, %r128, 8388607;
	or.b32  	%r130, %r129, 1065353216;
	mov.b32 	 %f871, %r130;
	shr.u32 	%r131, %r128, 23;
	cvt.rn.f32.u32	%f872, %r131;
	add.f32 	%f873, %f868, %f872;
	setp.gt.f32	%p113, %f871, 0f3FB504F3;
	mul.f32 	%f874, %f871, 0f3F000000;
	add.f32 	%f875, %f873, 0f3F800000;
	selp.f32	%f876, %f874, %f871, %p113;
	selp.f32	%f877, %f875, %f873, %p113;
	add.f32 	%f878, %f876, 0fBF800000;
	add.f32 	%f865, %f876, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f864,%f865;
	// inline asm
	add.f32 	%f879, %f878, %f878;
	mul.f32 	%f880, %f879, %f864;
	mul.f32 	%f881, %f880, %f880;
	mov.f32 	%f882, 0f3C4CAF63;
	mov.f32 	%f883, 0f3B18F0FE;
	fma.rn.f32 	%f884, %f883, %f881, %f882;
	mov.f32 	%f885, 0f3DAAAABD;
	fma.rn.f32 	%f886, %f884, %f881, %f885;
	mul.rn.f32 	%f887, %f886, %f881;
	mul.rn.f32 	%f888, %f887, %f880;
	sub.f32 	%f889, %f878, %f880;
	add.f32 	%f890, %f889, %f889;
	neg.f32 	%f891, %f880;
	fma.rn.f32 	%f892, %f891, %f878, %f890;
	mul.rn.f32 	%f893, %f864, %f892;
	add.f32 	%f894, %f880, %f888;
	sub.f32 	%f895, %f880, %f894;
	add.f32 	%f896, %f895, %f888;
	add.f32 	%f897, %f896, %f893;
	add.f32 	%f898, %f894, %f897;
	sub.f32 	%f899, %f894, %f898;
	add.f32 	%f900, %f899, %f897;
	mov.f32 	%f901, 0f3F317200;
	mul.rn.f32 	%f902, %f877, %f901;
	mov.f32 	%f903, 0f35BFBE8E;
	mul.rn.f32 	%f904, %f877, %f903;
	add.f32 	%f905, %f902, %f898;
	sub.f32 	%f906, %f902, %f905;
	add.f32 	%f907, %f906, %f898;
	add.f32 	%f908, %f907, %f900;
	add.f32 	%f909, %f908, %f904;
	add.f32 	%f910, %f905, %f909;
	sub.f32 	%f911, %f905, %f910;
	add.f32 	%f912, %f911, %f909;
	setp.gt.f32	%p114, %f156, 0f77F684DF;
	selp.f32	%f913, 0f39800000, 0f40000000, %p114;
	mul.rn.f32 	%f914, %f913, %f910;
	neg.f32 	%f915, %f914;
	fma.rn.f32 	%f916, %f913, %f910, %f915;
	fma.rn.f32 	%f917, %f913, %f912, %f916;
	mov.f32 	%f918, 0f00000000;
	fma.rn.f32 	%f919, %f918, %f910, %f917;
	add.rn.f32 	%f920, %f914, %f919;
	neg.f32 	%f921, %f920;
	add.rn.f32 	%f922, %f914, %f921;
	add.rn.f32 	%f923, %f922, %f919;
	mov.b32 	 %r132, %f920;
	setp.eq.s32	%p115, %r132, 1118925336;
	add.s32 	%r133, %r132, -1;
	mov.b32 	 %f924, %r133;
	add.f32 	%f925, %f923, 0f37000000;
	selp.f32	%f157, %f925, %f923, %p115;
	selp.f32	%f926, %f924, %f920, %p115;
	mul.f32 	%f927, %f926, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f928, %f927;
	fma.rn.f32 	%f930, %f928, %f656, %f926;
	fma.rn.f32 	%f932, %f928, %f658, %f930;
	mul.f32 	%f867, %f932, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f866,%f867;
	// inline asm
	add.f32 	%f933, %f928, 0f00000000;
	ex2.approx.f32 	%f934, %f933;
	mul.f32 	%f935, %f866, %f934;
	setp.lt.f32	%p116, %f926, 0fC2D20000;
	selp.f32	%f936, 0f00000000, %f935, %p116;
	setp.gt.f32	%p117, %f926, 0f42D20000;
	selp.f32	%f1722, 0f7F800000, %f936, %p117;
	setp.eq.f32	%p118, %f1722, 0f7F800000;
	@%p118 bra 	BB13_90;

	fma.rn.f32 	%f1722, %f1722, %f157, %f1722;

BB13_90:
	setp.eq.f32	%p119, %f72, 0f3F800000;
	setp.lt.f32	%p120, %f154, 0f00000000;
	and.pred  	%p121, %p120, %p119;
	mov.b32 	 %r134, %f1722;
	xor.b32  	%r135, %r134, -2147483648;
	mov.b32 	 %f937, %r135;
	selp.f32	%f161, %f937, %f1722, %p121;
	mov.f32 	%f1723, %f161;
	bra.uni 	BB13_95;

BB13_91:
	setp.eq.f32	%p122, %f72, 0f3F800000;
	add.f32 	%f939, %f154, %f154;
	selp.f32	%f162, %f939, 0f00000000, %p122;
	mov.f32 	%f1723, %f162;
	bra.uni 	BB13_95;

BB13_92:
	setp.eq.f32	%p123, %f72, 0f3F800000;
	setp.lt.f32	%p124, %f154, 0f00000000;
	and.pred  	%p125, %p124, %p123;
	selp.f32	%f163, 0fFF800000, 0f7F800000, %p125;
	mov.f32 	%f1723, %f163;
	bra.uni 	BB13_95;

BB13_93:
	setp.gt.f32	%p126, %f155, 0f3F800000;
	selp.f32	%f940, 0f7F800000, 0f00000000, %p126;
	setp.eq.f32	%p127, %f154, 0fBF800000;
	selp.f32	%f164, 0f3F800000, %f940, %p127;
	mov.f32 	%f1723, %f164;
	bra.uni 	BB13_95;

BB13_94:
	add.f32 	%f165, %f154, 0f40000000;
	mov.f32 	%f1723, %f165;

BB13_95:
	mov.f32 	%f166, %f1723;
	mul.f32 	%f944, %f166, 0fBF000000;
	mul.f32 	%f945, %f944, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f946, %f945;
	fma.rn.f32 	%f948, %f946, %f656, %f944;
	fma.rn.f32 	%f950, %f946, %f658, %f948;
	mul.f32 	%f943, %f950, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f942,%f943;
	// inline asm
	add.f32 	%f951, %f946, 0f00000000;
	ex2.approx.f32 	%f952, %f951;
	mul.f32 	%f953, %f942, %f952;
	setp.lt.f32	%p128, %f944, 0fC2D20000;
	selp.f32	%f954, 0f00000000, %f953, %p128;
	setp.gt.f32	%p129, %f944, 0f42D20000;
	selp.f32	%f167, 0f7F800000, %f954, %p129;
	sub.f32 	%f955, %f153, %f167;
	mul.f32 	%f956, %f44, %f955;
	mul.f32 	%f168, %f956, %f94;
	setp.eq.s64	%p130, %rd12, 0;
	@%p130 bra 	BB13_97;

	mul.f32 	%f957, %f139, %f153;
	mul.f32 	%f958, %f96, %f167;
	sub.f32 	%f959, %f957, %f958;
	mul.f32 	%f960, %f47, %f959;
	mul.f32 	%f1711, %f960, %f94;
	st.local.f32 	[%rd11+4], %f1711;

BB13_97:
	add.f32 	%f1697, %f96, 0f3F800000;
	setp.eq.s64	%p131, %rd12, -12;
	mul.f32 	%f961, %f136, %f61;
	mul.f32 	%f962, %f123, %f62;
	sub.f32 	%f963, %f962, %f961;
	mul.f32 	%f964, %f45, %f963;
	mul.f32 	%f965, %f964, %f108;
	mul.f32 	%f966, %f46, %f965;
	mul.f32 	%f967, %f1697, %f1697;
	mul.f32 	%f968, %f1697, 0f3F800000;
	mul.f32 	%f969, %f968, %f967;
	mul.f32 	%f970, %f96, %f96;
	mul.f32 	%f971, %f96, 0f3F800000;
	mul.f32 	%f972, %f971, %f970;
	mul.f32 	%f973, %f136, %f75;
	mul.f32 	%f974, %f123, %f74;
	sub.f32 	%f975, %f974, %f973;
	mul.f32 	%f976, %f48, %f975;
	mul.f32 	%f977, %f976, %f108;
	sub.f32 	%f171, %f966, %f977;
	mul.f32 	%f978, %f167, %f96;
	mul.f32 	%f979, %f153, %f1697;
	sub.f32 	%f980, %f979, %f978;
	mul.f32 	%f981, %f45, %f980;
	mul.f32 	%f982, %f981, %f94;
	mul.f32 	%f983, %f46, %f982;
	mul.f32 	%f984, %f153, %f969;
	mul.f32 	%f985, %f167, %f972;
	sub.f32 	%f986, %f984, %f985;
	mul.f32 	%f987, %f48, %f986;
	mul.f32 	%f988, %f987, %f94;
	sub.f32 	%f172, %f983, %f988;
	add.f32 	%f173, %f965, %f982;
	@%p131 bra 	BB13_99;

	add.f32 	%f1710, %f171, %f172;
	st.local.f32 	[%rd11+16], %f1710;

BB13_99:
	mul.f32 	%f176, %f94, %f108;
	setp.gt.f32	%p132, %f109, 0f3C23D70A;
	@%p132 bra 	BB13_101;

	mov.f32 	%f1724, 0f00000000;
	bra.uni 	BB13_102;

BB13_101:
	div.rn.f32 	%f990, %f110, %f109;
	add.f32 	%f1724, %f990, 0fBF800000;

BB13_102:
	@%p132 bra 	BB13_104;

	mov.f32 	%f1725, 0f00000000;
	bra.uni 	BB13_105;

BB13_104:
	mul.f32 	%f992, %f109, %f109;
	mul.f32 	%f993, %f992, 0f3F800000;
	div.rn.f32 	%f1725, %f110, %f993;

BB13_105:
	mov.f32 	%f994, 0f47C35000;
	min.f32 	%f995, %f1724, %f994;
	fma.rn.f32 	%f1735, %f137, %f995, %f1735;
	mul.f32 	%f996, %f137, %f137;
	mul.f32 	%f997, %f996, 0f3F800000;
	mul.f32 	%f998, %f138, %f995;
	min.f32 	%f999, %f1725, %f994;
	mul.f32 	%f1000, %f997, %f999;
	sub.f32 	%f1001, %f998, %f1000;
	add.f32 	%f1730, %f1730, %f1001;
	fma.rn.f32 	%f1734, %f168, %f995, %f1734;
	mul.f32 	%f1002, %f168, %f168;
	mul.f32 	%f1003, %f1002, 0f3F800000;
	mul.f32 	%f1004, %f1711, %f995;
	mul.f32 	%f1005, %f1003, %f999;
	sub.f32 	%f1006, %f1004, %f1005;
	add.f32 	%f1729, %f1729, %f1006;
	fma.rn.f32 	%f1733, %f176, %f995, %f1733;
	mul.f32 	%f1007, %f176, %f176;
	mul.f32 	%f1008, %f1007, 0f3F800000;
	mul.f32 	%f1009, %f995, 0f00000000;
	mul.f32 	%f1010, %f1008, %f999;
	sub.f32 	%f1011, %f1009, %f1010;
	add.f32 	%f1728, %f1728, %f1011;
	fma.rn.f32 	%f1732, %f995, 0f3F800000, %f1732;
	mul.f32 	%f1012, %f999, 0f3F800000;
	sub.f32 	%f1013, %f1009, %f1012;
	add.f32 	%f1727, %f1727, %f1013;
	fma.rn.f32 	%f1731, %f173, %f995, %f1731;
	mul.f32 	%f1014, %f173, %f173;
	mul.f32 	%f1015, %f1014, 0f3F800000;
	mul.f32 	%f1016, %f1710, %f995;
	mul.f32 	%f1017, %f1015, %f999;
	sub.f32 	%f1018, %f1016, %f1017;
	add.f32 	%f1726, %f1726, %f1018;
	add.s32 	%r249, %r249, 1;
	setp.lt.s32	%p134, %r249, %r61;
	@%p134 bra 	BB13_23;

	st.local.f32 	[%rd11], %f138;
	mov.u32 	%r136, 0;
	st.local.u32 	[%rd11+12], %r136;
	st.local.u32 	[%rd11+8], %r136;
	st.local.f32 	[%rd67], %f137;
	st.local.f32 	[%rd67+4], %f168;
	mov.u32 	%r137, 1065353216;
	st.local.u32 	[%rd67+12], %r137;
	st.local.f32 	[%rd67+8], %f176;
	st.local.f32 	[%rd67+16], %f173;
	add.s32 	%r248, %r248, 1;
	setp.lt.s32	%p135, %r248, %r61;
	@%p135 bra 	BB13_22;

BB13_107:
	div.rn.f32 	%f1019, %f1735, %f1730;
	mov.f32 	%f1020, 0fBF800000;
	max.f32 	%f1021, %f1019, %f1020;
	mov.f32 	%f1022, 0f3F800000;
	min.f32 	%f1023, %f1021, %f1022;
	sub.f32 	%f1736, %f1736, %f1023;
	div.rn.f32 	%f1024, %f1734, %f1729;
	max.f32 	%f1025, %f1024, %f1020;
	min.f32 	%f1026, %f1025, %f1022;
	sub.f32 	%f1737, %f1737, %f1026;
	neg.f32 	%f1027, %f1738;
	div.rn.f32 	%f1028, %f1733, %f1728;
	max.f32 	%f1029, %f1028, %f1027;
	min.f32 	%f1030, %f1029, %f1738;
	sub.f32 	%f1031, %f1738, %f1030;
	neg.f32 	%f1032, %f1739;
	div.rn.f32 	%f1033, %f1732, %f1727;
	max.f32 	%f1034, %f1033, %f1032;
	min.f32 	%f1035, %f1034, %f1739;
	sub.f32 	%f1036, %f1739, %f1035;
	neg.f32 	%f1037, %f1740;
	div.rn.f32 	%f1038, %f1731, %f1726;
	max.f32 	%f1039, %f1038, %f1037;
	min.f32 	%f1040, %f1039, %f1740;
	sub.f32 	%f1041, %f1740, %f1040;
	max.f32 	%f1738, %f1031, %f1022;
	mov.f32 	%f1042, 0f3C23D70A;
	max.f32 	%f1739, %f1036, %f1042;
	max.f32 	%f1044, %f1041, %f353;
	min.f32 	%f1740, %f1044, %f35;
	add.s32 	%r247, %r247, 1;
	setp.lt.s32	%p136, %r247, %r62;
	@%p136 bra 	BB13_19;

BB13_108:
	@%p4 bra 	BB13_110;

	mov.f32 	%f1758, 0f00000000;
	bra.uni 	BB13_201;

BB13_110:
	div.rn.f32 	%f1048, %f353, %f1740;
	div.rn.f32 	%f213, %f1048, %f1740;
	div.rn.f32 	%f1049, %f1738, 0fC0206C98;
	div.rn.f32 	%f214, %f1049, %f1740;
	div.rn.f32 	%f215, %f214, %f1740;
	add.s64 	%rd15, %rd67, 4;
	mov.u32 	%r138, 0;
	mov.f32 	%f1758, 0f00000000;
	sqrt.rn.f32 	%f219, %f213;
	mov.u32 	%r252, %r138;

BB13_111:
	cvt.rn.f32.s32	%f1050, %r252;
	sub.f32 	%f217, %f1050, %f1736;
	add.f32 	%f218, %f217, 0f3F800000;
	mov.f32 	%f1051, 0f3F800000;
	mul.f32 	%f220, %f218, %f219;
	abs.f32 	%f221, %f220;
	mul.f32 	%f222, %f220, %f220;
	mul.f32 	%f223, %f217, %f219;
	abs.f32 	%f224, %f223;
	mul.f32 	%f225, %f223, %f223;
	add.f32 	%f1052, %f1050, 0f3F800000;
	sub.f32 	%f1053, %f1052, %f1736;
	div.rn.f32 	%f226, %f1053, %f1740;
	cvt.rzi.f32.f32	%f1054, %f1051;
	add.f32 	%f1055, %f1054, %f1054;
	mov.f32 	%f1056, 0f40000000;
	sub.f32 	%f1057, %f1056, %f1055;
	abs.f32 	%f227, %f1057;
	setp.eq.f32	%p138, %f227, 0f3F800000;
	div.rn.f32 	%f228, %f217, %f1740;
	add.f32 	%f229, %f228, 0f40000000;
	setp.lt.f32	%p139, %f228, 0f00000000;
	and.pred  	%p1, %p139, %p138;
	selp.f32	%f230, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f1058, %f228, %f228;
	selp.f32	%f231, %f1058, 0f00000000, %p138;
	add.f32 	%f232, %f226, 0f40000000;
	setp.lt.f32	%p140, %f226, 0f00000000;
	and.pred  	%p2, %p140, %p138;
	selp.f32	%f233, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f1059, %f226, %f226;
	selp.f32	%f234, %f1059, 0f00000000, %p138;
	mov.b32 	 %r140, %f223;
	and.b32  	%r25, %r140, -2147483648;
	mov.b32 	 %r141, %f220;
	and.b32  	%r26, %r141, -2147483648;
	mov.u32 	%r251, %r138;

BB13_112:
	mov.u32 	%r27, %r251;
	setp.ltu.f32	%p141, %f221, 0f3F800000;
	@%p141 bra 	BB13_114;

	setp.ltu.f32	%p142, %f221, 0f407AD445;
	mov.f32 	%f1062, 0f3A03BB71;
	mov.f32 	%f1063, 0fB7B730FB;
	fma.rn.f32 	%f1064, %f1063, %f221, %f1062;
	mov.f32 	%f1065, 0fBBACA3B3;
	fma.rn.f32 	%f1066, %f1064, %f221, %f1065;
	mov.f32 	%f1067, 0f3D0A7445;
	fma.rn.f32 	%f1068, %f1066, %f221, %f1067;
	mov.f32 	%f1069, 0fBE1B3B75;
	fma.rn.f32 	%f1070, %f1068, %f221, %f1069;
	mov.f32 	%f1071, 0fBF6B385A;
	fma.rn.f32 	%f1072, %f1070, %f221, %f1071;
	mov.f32 	%f1073, 0fBFD0316E;
	fma.rn.f32 	%f1074, %f1072, %f221, %f1073;
	mov.f32 	%f1075, 0fBA031CCE;
	fma.rn.f32 	%f1061, %f1074, %f221, %f1075;
	// inline asm
	ex2.approx.ftz.f32 %f1060,%f1061;
	// inline asm
	sub.f32 	%f1077, %f1051, %f1060;
	mov.b32 	 %r142, %f1077;
	selp.b32	%r143, %r142, 1065353216, %p142;
	or.b32  	%r144, %r143, %r26;
	mov.b32 	 %f1741, %r144;
	bra.uni 	BB13_115;

BB13_114:
	mov.f32 	%f1078, 0f3BA0C9F8;
	mov.f32 	%f1079, 0fBA1268FB;
	fma.rn.f32 	%f1080, %f1079, %f222, %f1078;
	mov.f32 	%f1081, 0fBCDABFD4;
	fma.rn.f32 	%f1082, %f1080, %f222, %f1081;
	mov.f32 	%f1083, 0f3DE70331;
	fma.rn.f32 	%f1084, %f1082, %f222, %f1083;
	mov.f32 	%f1085, 0fBEC09330;
	fma.rn.f32 	%f1086, %f1084, %f222, %f1085;
	mov.f32 	%f1087, 0f3F906EBA;
	fma.rn.f32 	%f1088, %f1086, %f222, %f1087;
	mul.f32 	%f1741, %f1088, %f220;

BB13_115:
	setp.ltu.f32	%p143, %f224, 0f3F800000;
	@%p143 bra 	BB13_117;

	setp.ltu.f32	%p144, %f224, 0f407AD445;
	mov.f32 	%f1091, 0f3A03BB71;
	mov.f32 	%f1092, 0fB7B730FB;
	fma.rn.f32 	%f1093, %f1092, %f224, %f1091;
	mov.f32 	%f1094, 0fBBACA3B3;
	fma.rn.f32 	%f1095, %f1093, %f224, %f1094;
	mov.f32 	%f1096, 0f3D0A7445;
	fma.rn.f32 	%f1097, %f1095, %f224, %f1096;
	mov.f32 	%f1098, 0fBE1B3B75;
	fma.rn.f32 	%f1099, %f1097, %f224, %f1098;
	mov.f32 	%f1100, 0fBF6B385A;
	fma.rn.f32 	%f1101, %f1099, %f224, %f1100;
	mov.f32 	%f1102, 0fBFD0316E;
	fma.rn.f32 	%f1103, %f1101, %f224, %f1102;
	mov.f32 	%f1104, 0fBA031CCE;
	fma.rn.f32 	%f1090, %f1103, %f224, %f1104;
	// inline asm
	ex2.approx.ftz.f32 %f1089,%f1090;
	// inline asm
	sub.f32 	%f1106, %f1051, %f1089;
	mov.b32 	 %r145, %f1106;
	selp.b32	%r146, %r145, 1065353216, %p144;
	or.b32  	%r147, %r146, %r25;
	mov.b32 	 %f1742, %r147;
	bra.uni 	BB13_118;

BB13_117:
	mov.f32 	%f1107, 0f3BA0C9F8;
	mov.f32 	%f1108, 0fBA1268FB;
	fma.rn.f32 	%f1109, %f1108, %f225, %f1107;
	mov.f32 	%f1110, 0fBCDABFD4;
	fma.rn.f32 	%f1111, %f1109, %f225, %f1110;
	mov.f32 	%f1112, 0f3DE70331;
	fma.rn.f32 	%f1113, %f1111, %f225, %f1112;
	mov.f32 	%f1114, 0fBEC09330;
	fma.rn.f32 	%f1115, %f1113, %f225, %f1114;
	mov.f32 	%f1116, 0f3F906EBA;
	fma.rn.f32 	%f1117, %f1115, %f225, %f1116;
	mul.f32 	%f1742, %f1117, %f223;

BB13_118:
	sub.f32 	%f1118, %f1741, %f1742;
	mul.f32 	%f242, %f1118, 0f3F000000;
	cvt.rn.f32.s32	%f243, %r27;
	sub.f32 	%f244, %f243, %f1737;
	add.f32 	%f245, %f244, 0f3F800000;
	mul.f32 	%f246, %f245, %f219;
	abs.f32 	%f247, %f246;
	setp.ltu.f32	%p145, %f247, 0f3F800000;
	@%p145 bra 	BB13_120;

	mov.f32 	%f1121, 0f3A03BB71;
	mov.f32 	%f1122, 0fB7B730FB;
	fma.rn.f32 	%f1123, %f1122, %f247, %f1121;
	mov.f32 	%f1124, 0fBBACA3B3;
	fma.rn.f32 	%f1125, %f1123, %f247, %f1124;
	mov.f32 	%f1126, 0f3D0A7445;
	fma.rn.f32 	%f1127, %f1125, %f247, %f1126;
	mov.f32 	%f1128, 0fBE1B3B75;
	fma.rn.f32 	%f1129, %f1127, %f247, %f1128;
	mov.f32 	%f1130, 0fBF6B385A;
	fma.rn.f32 	%f1131, %f1129, %f247, %f1130;
	mov.f32 	%f1132, 0fBFD0316E;
	fma.rn.f32 	%f1133, %f1131, %f247, %f1132;
	mov.f32 	%f1134, 0fBA031CCE;
	fma.rn.f32 	%f1120, %f1133, %f247, %f1134;
	// inline asm
	ex2.approx.ftz.f32 %f1119,%f1120;
	// inline asm
	sub.f32 	%f1136, %f1051, %f1119;
	mov.b32 	 %r148, %f1136;
	setp.ltu.f32	%p146, %f247, 0f407AD445;
	selp.b32	%r149, %r148, 1065353216, %p146;
	mov.b32 	 %r150, %f246;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r149, %r151;
	mov.b32 	 %f1743, %r152;
	bra.uni 	BB13_121;

BB13_120:
	mul.f32 	%f1137, %f246, %f246;
	mov.f32 	%f1138, 0f3BA0C9F8;
	mov.f32 	%f1139, 0fBA1268FB;
	fma.rn.f32 	%f1140, %f1139, %f1137, %f1138;
	mov.f32 	%f1141, 0fBCDABFD4;
	fma.rn.f32 	%f1142, %f1140, %f1137, %f1141;
	mov.f32 	%f1143, 0f3DE70331;
	fma.rn.f32 	%f1144, %f1142, %f1137, %f1143;
	mov.f32 	%f1145, 0fBEC09330;
	fma.rn.f32 	%f1146, %f1144, %f1137, %f1145;
	mov.f32 	%f1147, 0f3F906EBA;
	fma.rn.f32 	%f1148, %f1146, %f1137, %f1147;
	mul.f32 	%f1743, %f1148, %f246;

BB13_121:
	mul.f32 	%f251, %f244, %f219;
	abs.f32 	%f252, %f251;
	setp.ltu.f32	%p147, %f252, 0f3F800000;
	@%p147 bra 	BB13_123;

	mov.f32 	%f1151, 0f3A03BB71;
	mov.f32 	%f1152, 0fB7B730FB;
	fma.rn.f32 	%f1153, %f1152, %f252, %f1151;
	mov.f32 	%f1154, 0fBBACA3B3;
	fma.rn.f32 	%f1155, %f1153, %f252, %f1154;
	mov.f32 	%f1156, 0f3D0A7445;
	fma.rn.f32 	%f1157, %f1155, %f252, %f1156;
	mov.f32 	%f1158, 0fBE1B3B75;
	fma.rn.f32 	%f1159, %f1157, %f252, %f1158;
	mov.f32 	%f1160, 0fBF6B385A;
	fma.rn.f32 	%f1161, %f1159, %f252, %f1160;
	mov.f32 	%f1162, 0fBFD0316E;
	fma.rn.f32 	%f1163, %f1161, %f252, %f1162;
	mov.f32 	%f1164, 0fBA031CCE;
	fma.rn.f32 	%f1150, %f1163, %f252, %f1164;
	// inline asm
	ex2.approx.ftz.f32 %f1149,%f1150;
	// inline asm
	sub.f32 	%f1166, %f1051, %f1149;
	mov.b32 	 %r153, %f1166;
	setp.ltu.f32	%p148, %f252, 0f407AD445;
	selp.b32	%r154, %r153, 1065353216, %p148;
	mov.b32 	 %r155, %f251;
	and.b32  	%r156, %r155, -2147483648;
	or.b32  	%r157, %r154, %r156;
	mov.b32 	 %f1744, %r157;
	bra.uni 	BB13_124;

BB13_123:
	mul.f32 	%f1167, %f251, %f251;
	mov.f32 	%f1168, 0f3BA0C9F8;
	mov.f32 	%f1169, 0fBA1268FB;
	fma.rn.f32 	%f1170, %f1169, %f1167, %f1168;
	mov.f32 	%f1171, 0fBCDABFD4;
	fma.rn.f32 	%f1172, %f1170, %f1167, %f1171;
	mov.f32 	%f1173, 0f3DE70331;
	fma.rn.f32 	%f1174, %f1172, %f1167, %f1173;
	mov.f32 	%f1175, 0fBEC09330;
	fma.rn.f32 	%f1176, %f1174, %f1167, %f1175;
	mov.f32 	%f1177, 0f3F906EBA;
	fma.rn.f32 	%f1178, %f1176, %f1167, %f1177;
	mul.f32 	%f1744, %f1178, %f251;

BB13_124:
	sub.f32 	%f1179, %f1743, %f1744;
	mul.f32 	%f256, %f1179, 0f3F000000;
	mul.f32 	%f1180, %f1738, %f242;
	fma.rn.f32 	%f257, %f1180, %f256, %f1739;
	mad.lo.s32 	%r158, %r27, %r61, %r252;
	cvt.s64.s32	%rd80, %r158;
	add.s64 	%rd81, %rd80, %rd6;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.f32 	%f258, [%rd83];
	setp.neu.f32	%p149, %f226, 0f3F800000;
	@%p149 bra 	BB13_126;

	mov.f32 	%f1260, 0f3F800000;
	mov.f32 	%f1747, %f1260;
	bra.uni 	BB13_137;

BB13_126:
	abs.f32 	%f259, %f226;
	setp.gtu.f32	%p150, %f259, 0f7F800000;
	mov.f32 	%f1747, %f232;
	@%p150 bra 	BB13_137;

	abs.f32 	%f260, %f1056;
	setp.gtu.f32	%p151, %f260, 0f7F800000;
	mov.f32 	%f1746, %f232;
	mov.f32 	%f1747, %f1746;
	@%p151 bra 	BB13_137;

	setp.eq.f32	%p152, %f260, 0f7F800000;
	@%p152 bra 	BB13_136;

	setp.eq.f32	%p153, %f226, 0f00000000;
	setp.eq.f32	%p154, %f259, 0f7F800000;
	or.pred  	%p155, %p154, %p153;
	selp.f32	%f261, %f233, %f234, %p154;
	mov.f32 	%f1747, %f261;
	@%p155 bra 	BB13_137;

	setp.geu.f32	%p156, %f226, 0f00000000;
	@%p156 bra 	BB13_133;

	cvt.rzi.f32.f32	%f1183, %f1056;
	setp.eq.f32	%p157, %f1183, 0f40000000;
	@%p157 bra 	BB13_133;

	mov.f32 	%f1258, 0f7FFFFFFF;
	mov.f32 	%f1747, %f1258;
	bra.uni 	BB13_137;

BB13_133:
	setp.lt.f32	%p158, %f259, 0f00800000;
	selp.f32	%f1188, 0fC3170000, 0fC2FE0000, %p158;
	mul.f32 	%f1189, %f259, 0f4B800000;
	selp.f32	%f1190, %f1189, %f259, %p158;
	mov.b32 	 %r159, %f1190;
	and.b32  	%r160, %r159, 8388607;
	or.b32  	%r161, %r160, 1065353216;
	mov.b32 	 %f1191, %r161;
	shr.u32 	%r162, %r159, 23;
	cvt.rn.f32.u32	%f1192, %r162;
	add.f32 	%f1193, %f1188, %f1192;
	setp.gt.f32	%p159, %f1191, 0f3FB504F3;
	mul.f32 	%f1194, %f1191, 0f3F000000;
	add.f32 	%f1195, %f1193, 0f3F800000;
	selp.f32	%f1196, %f1194, %f1191, %p159;
	selp.f32	%f1197, %f1195, %f1193, %p159;
	add.f32 	%f1198, %f1196, 0fBF800000;
	add.f32 	%f1185, %f1196, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1184,%f1185;
	// inline asm
	add.f32 	%f1199, %f1198, %f1198;
	mul.f32 	%f1200, %f1199, %f1184;
	mul.f32 	%f1201, %f1200, %f1200;
	mov.f32 	%f1202, 0f3C4CAF63;
	mov.f32 	%f1203, 0f3B18F0FE;
	fma.rn.f32 	%f1204, %f1203, %f1201, %f1202;
	mov.f32 	%f1205, 0f3DAAAABD;
	fma.rn.f32 	%f1206, %f1204, %f1201, %f1205;
	mul.rn.f32 	%f1207, %f1206, %f1201;
	mul.rn.f32 	%f1208, %f1207, %f1200;
	sub.f32 	%f1209, %f1198, %f1200;
	add.f32 	%f1210, %f1209, %f1209;
	neg.f32 	%f1211, %f1200;
	fma.rn.f32 	%f1212, %f1211, %f1198, %f1210;
	mul.rn.f32 	%f1213, %f1184, %f1212;
	add.f32 	%f1214, %f1200, %f1208;
	sub.f32 	%f1215, %f1200, %f1214;
	add.f32 	%f1216, %f1215, %f1208;
	add.f32 	%f1217, %f1216, %f1213;
	add.f32 	%f1218, %f1214, %f1217;
	sub.f32 	%f1219, %f1214, %f1218;
	add.f32 	%f1220, %f1219, %f1217;
	mov.f32 	%f1221, 0f3F317200;
	mul.rn.f32 	%f1222, %f1197, %f1221;
	mov.f32 	%f1223, 0f35BFBE8E;
	mul.rn.f32 	%f1224, %f1197, %f1223;
	add.f32 	%f1225, %f1222, %f1218;
	sub.f32 	%f1226, %f1222, %f1225;
	add.f32 	%f1227, %f1226, %f1218;
	add.f32 	%f1228, %f1227, %f1220;
	add.f32 	%f1229, %f1228, %f1224;
	add.f32 	%f1230, %f1225, %f1229;
	sub.f32 	%f1231, %f1225, %f1230;
	add.f32 	%f1232, %f1231, %f1229;
	setp.gt.f32	%p160, %f260, 0f77F684DF;
	selp.f32	%f1233, 0f39800000, 0f40000000, %p160;
	mul.rn.f32 	%f1234, %f1233, %f1230;
	neg.f32 	%f1235, %f1234;
	fma.rn.f32 	%f1236, %f1233, %f1230, %f1235;
	fma.rn.f32 	%f1237, %f1233, %f1232, %f1236;
	mov.f32 	%f1238, 0f00000000;
	fma.rn.f32 	%f1239, %f1238, %f1230, %f1237;
	add.rn.f32 	%f1240, %f1234, %f1239;
	neg.f32 	%f1241, %f1240;
	add.rn.f32 	%f1242, %f1234, %f1241;
	add.rn.f32 	%f1243, %f1242, %f1239;
	mov.b32 	 %r163, %f1240;
	setp.eq.s32	%p161, %r163, 1118925336;
	add.s32 	%r164, %r163, -1;
	mov.b32 	 %f1244, %r164;
	add.f32 	%f1245, %f1243, 0f37000000;
	selp.f32	%f262, %f1245, %f1243, %p161;
	selp.f32	%f1246, %f1244, %f1240, %p161;
	mul.f32 	%f1247, %f1246, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1248, %f1247;
	mov.f32 	%f1249, 0fBF317200;
	fma.rn.f32 	%f1250, %f1248, %f1249, %f1246;
	mov.f32 	%f1251, 0fB5BFBE8E;
	fma.rn.f32 	%f1252, %f1248, %f1251, %f1250;
	mul.f32 	%f1187, %f1252, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1186,%f1187;
	// inline asm
	add.f32 	%f1253, %f1248, 0f00000000;
	ex2.approx.f32 	%f1254, %f1253;
	mul.f32 	%f1255, %f1186, %f1254;
	setp.lt.f32	%p162, %f1246, 0fC2D20000;
	selp.f32	%f1256, 0f00000000, %f1255, %p162;
	setp.gt.f32	%p163, %f1246, 0f42D20000;
	selp.f32	%f1745, 0f7F800000, %f1256, %p163;
	setp.eq.f32	%p164, %f1745, 0f7F800000;
	@%p164 bra 	BB13_135;

	fma.rn.f32 	%f1745, %f1745, %f262, %f1745;

BB13_135:
	mov.b32 	 %r165, %f1745;
	xor.b32  	%r166, %r165, -2147483648;
	mov.b32 	 %f1257, %r166;
	selp.f32	%f266, %f1257, %f1745, %p2;
	mov.f32 	%f1747, %f266;
	bra.uni 	BB13_137;

BB13_136:
	setp.eq.f32	%p165, %f226, 0fBF800000;
	setp.gt.f32	%p166, %f259, 0f3F800000;
	selp.f32	%f1259, 0f7F800000, 0f00000000, %p166;
	selp.f32	%f267, 0f3F800000, %f1259, %p165;
	mov.f32 	%f1747, %f267;

BB13_137:
	mov.f32 	%f268, %f1747;
	mul.f32 	%f1263, %f268, 0fBF000000;
	mul.f32 	%f1264, %f1263, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1265, %f1264;
	mov.f32 	%f1266, 0fBF317200;
	fma.rn.f32 	%f1267, %f1265, %f1266, %f1263;
	mov.f32 	%f1268, 0fB5BFBE8E;
	fma.rn.f32 	%f1269, %f1265, %f1268, %f1267;
	mul.f32 	%f1262, %f1269, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1261,%f1262;
	// inline asm
	add.f32 	%f1270, %f1265, 0f00000000;
	ex2.approx.f32 	%f1271, %f1270;
	mul.f32 	%f1272, %f1261, %f1271;
	setp.lt.f32	%p167, %f1263, 0fC2D20000;
	selp.f32	%f1273, 0f00000000, %f1272, %p167;
	setp.gt.f32	%p168, %f1263, 0f42D20000;
	selp.f32	%f269, 0f7F800000, %f1273, %p168;
	setp.neu.f32	%p169, %f228, 0f3F800000;
	@%p169 bra 	BB13_139;

	mov.f32 	%f1353, 0f3F800000;
	mov.f32 	%f1750, %f1353;
	bra.uni 	BB13_150;

BB13_139:
	abs.f32 	%f270, %f228;
	setp.gtu.f32	%p170, %f270, 0f7F800000;
	mov.f32 	%f1750, %f229;
	@%p170 bra 	BB13_150;

	abs.f32 	%f271, %f1056;
	setp.gtu.f32	%p171, %f271, 0f7F800000;
	mov.f32 	%f1749, %f229;
	mov.f32 	%f1750, %f1749;
	@%p171 bra 	BB13_150;

	setp.eq.f32	%p172, %f271, 0f7F800000;
	@%p172 bra 	BB13_149;

	setp.eq.f32	%p173, %f228, 0f00000000;
	setp.eq.f32	%p174, %f270, 0f7F800000;
	or.pred  	%p175, %p174, %p173;
	selp.f32	%f272, %f230, %f231, %p174;
	mov.f32 	%f1750, %f272;
	@%p175 bra 	BB13_150;

	setp.geu.f32	%p176, %f228, 0f00000000;
	@%p176 bra 	BB13_146;

	cvt.rzi.f32.f32	%f1276, %f1056;
	setp.eq.f32	%p177, %f1276, 0f40000000;
	@%p177 bra 	BB13_146;

	mov.f32 	%f1351, 0f7FFFFFFF;
	mov.f32 	%f1750, %f1351;
	bra.uni 	BB13_150;

BB13_146:
	setp.lt.f32	%p178, %f270, 0f00800000;
	selp.f32	%f1281, 0fC3170000, 0fC2FE0000, %p178;
	mul.f32 	%f1282, %f270, 0f4B800000;
	selp.f32	%f1283, %f1282, %f270, %p178;
	mov.b32 	 %r167, %f1283;
	and.b32  	%r168, %r167, 8388607;
	or.b32  	%r169, %r168, 1065353216;
	mov.b32 	 %f1284, %r169;
	shr.u32 	%r170, %r167, 23;
	cvt.rn.f32.u32	%f1285, %r170;
	add.f32 	%f1286, %f1281, %f1285;
	setp.gt.f32	%p179, %f1284, 0f3FB504F3;
	mul.f32 	%f1287, %f1284, 0f3F000000;
	add.f32 	%f1288, %f1286, 0f3F800000;
	selp.f32	%f1289, %f1287, %f1284, %p179;
	selp.f32	%f1290, %f1288, %f1286, %p179;
	add.f32 	%f1291, %f1289, 0fBF800000;
	add.f32 	%f1278, %f1289, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1277,%f1278;
	// inline asm
	add.f32 	%f1292, %f1291, %f1291;
	mul.f32 	%f1293, %f1292, %f1277;
	mul.f32 	%f1294, %f1293, %f1293;
	mov.f32 	%f1295, 0f3C4CAF63;
	mov.f32 	%f1296, 0f3B18F0FE;
	fma.rn.f32 	%f1297, %f1296, %f1294, %f1295;
	mov.f32 	%f1298, 0f3DAAAABD;
	fma.rn.f32 	%f1299, %f1297, %f1294, %f1298;
	mul.rn.f32 	%f1300, %f1299, %f1294;
	mul.rn.f32 	%f1301, %f1300, %f1293;
	sub.f32 	%f1302, %f1291, %f1293;
	add.f32 	%f1303, %f1302, %f1302;
	neg.f32 	%f1304, %f1293;
	fma.rn.f32 	%f1305, %f1304, %f1291, %f1303;
	mul.rn.f32 	%f1306, %f1277, %f1305;
	add.f32 	%f1307, %f1293, %f1301;
	sub.f32 	%f1308, %f1293, %f1307;
	add.f32 	%f1309, %f1308, %f1301;
	add.f32 	%f1310, %f1309, %f1306;
	add.f32 	%f1311, %f1307, %f1310;
	sub.f32 	%f1312, %f1307, %f1311;
	add.f32 	%f1313, %f1312, %f1310;
	mov.f32 	%f1314, 0f3F317200;
	mul.rn.f32 	%f1315, %f1290, %f1314;
	mov.f32 	%f1316, 0f35BFBE8E;
	mul.rn.f32 	%f1317, %f1290, %f1316;
	add.f32 	%f1318, %f1315, %f1311;
	sub.f32 	%f1319, %f1315, %f1318;
	add.f32 	%f1320, %f1319, %f1311;
	add.f32 	%f1321, %f1320, %f1313;
	add.f32 	%f1322, %f1321, %f1317;
	add.f32 	%f1323, %f1318, %f1322;
	sub.f32 	%f1324, %f1318, %f1323;
	add.f32 	%f1325, %f1324, %f1322;
	setp.gt.f32	%p180, %f271, 0f77F684DF;
	selp.f32	%f1326, 0f39800000, 0f40000000, %p180;
	mul.rn.f32 	%f1327, %f1326, %f1323;
	neg.f32 	%f1328, %f1327;
	fma.rn.f32 	%f1329, %f1326, %f1323, %f1328;
	fma.rn.f32 	%f1330, %f1326, %f1325, %f1329;
	mov.f32 	%f1331, 0f00000000;
	fma.rn.f32 	%f1332, %f1331, %f1323, %f1330;
	add.rn.f32 	%f1333, %f1327, %f1332;
	neg.f32 	%f1334, %f1333;
	add.rn.f32 	%f1335, %f1327, %f1334;
	add.rn.f32 	%f1336, %f1335, %f1332;
	mov.b32 	 %r171, %f1333;
	setp.eq.s32	%p181, %r171, 1118925336;
	add.s32 	%r172, %r171, -1;
	mov.b32 	 %f1337, %r172;
	add.f32 	%f1338, %f1336, 0f37000000;
	selp.f32	%f273, %f1338, %f1336, %p181;
	selp.f32	%f1339, %f1337, %f1333, %p181;
	mul.f32 	%f1340, %f1339, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1341, %f1340;
	fma.rn.f32 	%f1343, %f1341, %f1266, %f1339;
	fma.rn.f32 	%f1345, %f1341, %f1268, %f1343;
	mul.f32 	%f1280, %f1345, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1279,%f1280;
	// inline asm
	add.f32 	%f1346, %f1341, 0f00000000;
	ex2.approx.f32 	%f1347, %f1346;
	mul.f32 	%f1348, %f1279, %f1347;
	setp.lt.f32	%p182, %f1339, 0fC2D20000;
	selp.f32	%f1349, 0f00000000, %f1348, %p182;
	setp.gt.f32	%p183, %f1339, 0f42D20000;
	selp.f32	%f1748, 0f7F800000, %f1349, %p183;
	setp.eq.f32	%p184, %f1748, 0f7F800000;
	@%p184 bra 	BB13_148;

	fma.rn.f32 	%f1748, %f1748, %f273, %f1748;

BB13_148:
	mov.b32 	 %r173, %f1748;
	xor.b32  	%r174, %r173, -2147483648;
	mov.b32 	 %f1350, %r174;
	selp.f32	%f277, %f1350, %f1748, %p1;
	mov.f32 	%f1750, %f277;
	bra.uni 	BB13_150;

BB13_149:
	setp.eq.f32	%p185, %f228, 0fBF800000;
	setp.gt.f32	%p186, %f270, 0f3F800000;
	selp.f32	%f1352, 0f7F800000, 0f00000000, %p186;
	selp.f32	%f278, 0f3F800000, %f1352, %p185;
	mov.f32 	%f1750, %f278;

BB13_150:
	mov.f32 	%f279, %f1750;
	mul.f32 	%f1356, %f279, 0fBF000000;
	mul.f32 	%f1357, %f1356, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1358, %f1357;
	fma.rn.f32 	%f1360, %f1358, %f1266, %f1356;
	fma.rn.f32 	%f1362, %f1358, %f1268, %f1360;
	mul.f32 	%f1355, %f1362, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1354,%f1355;
	// inline asm
	add.f32 	%f1363, %f1358, 0f00000000;
	ex2.approx.f32 	%f1364, %f1363;
	mul.f32 	%f1365, %f1354, %f1364;
	setp.lt.f32	%p187, %f1356, 0fC2D20000;
	selp.f32	%f1366, 0f00000000, %f1365, %p187;
	setp.gt.f32	%p188, %f1356, 0f42D20000;
	selp.f32	%f280, 0f7F800000, %f1366, %p188;
	sub.f32 	%f1367, %f269, %f280;
	mul.f32 	%f1368, %f214, %f1367;
	mul.f32 	%f1369, %f1368, %f256;
	st.local.f32 	[%rd67], %f1369;
	add.f32 	%f1370, %f243, 0f3F800000;
	sub.f32 	%f1371, %f1370, %f1737;
	div.rn.f32 	%f281, %f1371, %f1740;
	setp.neu.f32	%p189, %f281, 0f3F800000;
	@%p189 bra 	BB13_152;

	mov.f32 	%f1752, 0f3F800000;
	bra.uni 	BB13_167;

BB13_152:
	abs.f32 	%f282, %f281;
	setp.gtu.f32	%p190, %f282, 0f7F800000;
	@%p190 bra 	BB13_166;

	abs.f32 	%f283, %f1056;
	setp.gtu.f32	%p191, %f283, 0f7F800000;
	@%p191 bra 	BB13_166;

	setp.eq.f32	%p192, %f283, 0f7F800000;
	@%p192 bra 	BB13_165;

	setp.eq.f32	%p193, %f282, 0f7F800000;
	@%p193 bra 	BB13_164;

	setp.eq.f32	%p194, %f281, 0f00000000;
	@%p194 bra 	BB13_163;

	setp.geu.f32	%p195, %f281, 0f00000000;
	@%p195 bra 	BB13_160;

	cvt.rzi.f32.f32	%f1374, %f1056;
	setp.eq.f32	%p196, %f1374, 0f40000000;
	@%p196 bra 	BB13_160;

	mov.f32 	%f1752, 0f7FFFFFFF;
	bra.uni 	BB13_167;

BB13_160:
	setp.lt.f32	%p197, %f282, 0f00800000;
	selp.f32	%f1379, 0fC3170000, 0fC2FE0000, %p197;
	mul.f32 	%f1380, %f282, 0f4B800000;
	selp.f32	%f1381, %f1380, %f282, %p197;
	mov.b32 	 %r175, %f1381;
	and.b32  	%r176, %r175, 8388607;
	or.b32  	%r177, %r176, 1065353216;
	mov.b32 	 %f1382, %r177;
	shr.u32 	%r178, %r175, 23;
	cvt.rn.f32.u32	%f1383, %r178;
	add.f32 	%f1384, %f1379, %f1383;
	setp.gt.f32	%p198, %f1382, 0f3FB504F3;
	mul.f32 	%f1385, %f1382, 0f3F000000;
	add.f32 	%f1386, %f1384, 0f3F800000;
	selp.f32	%f1387, %f1385, %f1382, %p198;
	selp.f32	%f1388, %f1386, %f1384, %p198;
	add.f32 	%f1389, %f1387, 0fBF800000;
	add.f32 	%f1376, %f1387, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1375,%f1376;
	// inline asm
	add.f32 	%f1390, %f1389, %f1389;
	mul.f32 	%f1391, %f1390, %f1375;
	mul.f32 	%f1392, %f1391, %f1391;
	mov.f32 	%f1393, 0f3C4CAF63;
	mov.f32 	%f1394, 0f3B18F0FE;
	fma.rn.f32 	%f1395, %f1394, %f1392, %f1393;
	mov.f32 	%f1396, 0f3DAAAABD;
	fma.rn.f32 	%f1397, %f1395, %f1392, %f1396;
	mul.rn.f32 	%f1398, %f1397, %f1392;
	mul.rn.f32 	%f1399, %f1398, %f1391;
	sub.f32 	%f1400, %f1389, %f1391;
	add.f32 	%f1401, %f1400, %f1400;
	neg.f32 	%f1402, %f1391;
	fma.rn.f32 	%f1403, %f1402, %f1389, %f1401;
	mul.rn.f32 	%f1404, %f1375, %f1403;
	add.f32 	%f1405, %f1391, %f1399;
	sub.f32 	%f1406, %f1391, %f1405;
	add.f32 	%f1407, %f1406, %f1399;
	add.f32 	%f1408, %f1407, %f1404;
	add.f32 	%f1409, %f1405, %f1408;
	sub.f32 	%f1410, %f1405, %f1409;
	add.f32 	%f1411, %f1410, %f1408;
	mov.f32 	%f1412, 0f3F317200;
	mul.rn.f32 	%f1413, %f1388, %f1412;
	mov.f32 	%f1414, 0f35BFBE8E;
	mul.rn.f32 	%f1415, %f1388, %f1414;
	add.f32 	%f1416, %f1413, %f1409;
	sub.f32 	%f1417, %f1413, %f1416;
	add.f32 	%f1418, %f1417, %f1409;
	add.f32 	%f1419, %f1418, %f1411;
	add.f32 	%f1420, %f1419, %f1415;
	add.f32 	%f1421, %f1416, %f1420;
	sub.f32 	%f1422, %f1416, %f1421;
	add.f32 	%f1423, %f1422, %f1420;
	setp.gt.f32	%p199, %f283, 0f77F684DF;
	selp.f32	%f1424, 0f39800000, 0f40000000, %p199;
	mul.rn.f32 	%f1425, %f1424, %f1421;
	neg.f32 	%f1426, %f1425;
	fma.rn.f32 	%f1427, %f1424, %f1421, %f1426;
	fma.rn.f32 	%f1428, %f1424, %f1423, %f1427;
	mov.f32 	%f1429, 0f00000000;
	fma.rn.f32 	%f1430, %f1429, %f1421, %f1428;
	add.rn.f32 	%f1431, %f1425, %f1430;
	neg.f32 	%f1432, %f1431;
	add.rn.f32 	%f1433, %f1425, %f1432;
	add.rn.f32 	%f1434, %f1433, %f1430;
	mov.b32 	 %r179, %f1431;
	setp.eq.s32	%p200, %r179, 1118925336;
	add.s32 	%r180, %r179, -1;
	mov.b32 	 %f1435, %r180;
	add.f32 	%f1436, %f1434, 0f37000000;
	selp.f32	%f284, %f1436, %f1434, %p200;
	selp.f32	%f1437, %f1435, %f1431, %p200;
	mul.f32 	%f1438, %f1437, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1439, %f1438;
	fma.rn.f32 	%f1441, %f1439, %f1266, %f1437;
	fma.rn.f32 	%f1443, %f1439, %f1268, %f1441;
	mul.f32 	%f1378, %f1443, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1377,%f1378;
	// inline asm
	add.f32 	%f1444, %f1439, 0f00000000;
	ex2.approx.f32 	%f1445, %f1444;
	mul.f32 	%f1446, %f1377, %f1445;
	setp.lt.f32	%p201, %f1437, 0fC2D20000;
	selp.f32	%f1447, 0f00000000, %f1446, %p201;
	setp.gt.f32	%p202, %f1437, 0f42D20000;
	selp.f32	%f1751, 0f7F800000, %f1447, %p202;
	setp.eq.f32	%p203, %f1751, 0f7F800000;
	@%p203 bra 	BB13_162;

	fma.rn.f32 	%f1751, %f1751, %f284, %f1751;

BB13_162:
	setp.lt.f32	%p205, %f281, 0f00000000;
	and.pred  	%p206, %p205, %p138;
	mov.b32 	 %r181, %f1751;
	xor.b32  	%r182, %r181, -2147483648;
	mov.b32 	 %f1448, %r182;
	selp.f32	%f1752, %f1448, %f1751, %p206;
	bra.uni 	BB13_167;

BB13_163:
	add.f32 	%f1450, %f281, %f281;
	selp.f32	%f1752, %f1450, 0f00000000, %p138;
	bra.uni 	BB13_167;

BB13_164:
	setp.lt.f32	%p209, %f281, 0f00000000;
	and.pred  	%p210, %p209, %p138;
	selp.f32	%f1752, 0fFF800000, 0f7F800000, %p210;
	bra.uni 	BB13_167;

BB13_165:
	setp.gt.f32	%p211, %f282, 0f3F800000;
	selp.f32	%f1451, 0f7F800000, 0f00000000, %p211;
	setp.eq.f32	%p212, %f281, 0fBF800000;
	selp.f32	%f1752, 0f3F800000, %f1451, %p212;
	bra.uni 	BB13_167;

BB13_166:
	add.f32 	%f1752, %f281, 0f40000000;

BB13_167:
	mul.f32 	%f1455, %f1752, 0fBF000000;
	mul.f32 	%f1456, %f1455, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1457, %f1456;
	fma.rn.f32 	%f1459, %f1457, %f1266, %f1455;
	fma.rn.f32 	%f1461, %f1457, %f1268, %f1459;
	mul.f32 	%f1454, %f1461, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1453,%f1454;
	// inline asm
	add.f32 	%f1462, %f1457, 0f00000000;
	ex2.approx.f32 	%f1463, %f1462;
	mul.f32 	%f1464, %f1453, %f1463;
	setp.lt.f32	%p213, %f1455, 0fC2D20000;
	selp.f32	%f1465, 0f00000000, %f1464, %p213;
	setp.gt.f32	%p214, %f1455, 0f42D20000;
	selp.f32	%f294, 0f7F800000, %f1465, %p214;
	div.rn.f32 	%f295, %f244, %f1740;
	setp.neu.f32	%p215, %f295, 0f3F800000;
	@%p215 bra 	BB13_169;

	mov.f32 	%f1754, %f1051;
	bra.uni 	BB13_184;

BB13_169:
	abs.f32 	%f296, %f295;
	setp.gtu.f32	%p216, %f296, 0f7F800000;
	@%p216 bra 	BB13_183;

	abs.f32 	%f297, %f1056;
	setp.gtu.f32	%p217, %f297, 0f7F800000;
	@%p217 bra 	BB13_183;

	setp.eq.f32	%p218, %f297, 0f7F800000;
	@%p218 bra 	BB13_182;

	setp.eq.f32	%p219, %f296, 0f7F800000;
	@%p219 bra 	BB13_181;

	setp.eq.f32	%p220, %f295, 0f00000000;
	@%p220 bra 	BB13_180;

	setp.geu.f32	%p221, %f295, 0f00000000;
	@%p221 bra 	BB13_177;

	cvt.rzi.f32.f32	%f1468, %f1056;
	setp.eq.f32	%p222, %f1468, 0f40000000;
	@%p222 bra 	BB13_177;

	mov.f32 	%f1543, 0f7FFFFFFF;
	mov.f32 	%f1754, %f1543;
	bra.uni 	BB13_184;

BB13_177:
	setp.lt.f32	%p223, %f296, 0f00800000;
	selp.f32	%f1473, 0fC3170000, 0fC2FE0000, %p223;
	mul.f32 	%f1474, %f296, 0f4B800000;
	selp.f32	%f1475, %f1474, %f296, %p223;
	mov.b32 	 %r183, %f1475;
	and.b32  	%r184, %r183, 8388607;
	or.b32  	%r185, %r184, 1065353216;
	mov.b32 	 %f1476, %r185;
	shr.u32 	%r186, %r183, 23;
	cvt.rn.f32.u32	%f1477, %r186;
	add.f32 	%f1478, %f1473, %f1477;
	setp.gt.f32	%p224, %f1476, 0f3FB504F3;
	mul.f32 	%f1479, %f1476, 0f3F000000;
	add.f32 	%f1480, %f1478, 0f3F800000;
	selp.f32	%f1481, %f1479, %f1476, %p224;
	selp.f32	%f1482, %f1480, %f1478, %p224;
	add.f32 	%f1483, %f1481, 0fBF800000;
	add.f32 	%f1470, %f1481, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1469,%f1470;
	// inline asm
	add.f32 	%f1484, %f1483, %f1483;
	mul.f32 	%f1485, %f1484, %f1469;
	mul.f32 	%f1486, %f1485, %f1485;
	mov.f32 	%f1487, 0f3C4CAF63;
	mov.f32 	%f1488, 0f3B18F0FE;
	fma.rn.f32 	%f1489, %f1488, %f1486, %f1487;
	mov.f32 	%f1490, 0f3DAAAABD;
	fma.rn.f32 	%f1491, %f1489, %f1486, %f1490;
	mul.rn.f32 	%f1492, %f1491, %f1486;
	mul.rn.f32 	%f1493, %f1492, %f1485;
	sub.f32 	%f1494, %f1483, %f1485;
	add.f32 	%f1495, %f1494, %f1494;
	neg.f32 	%f1496, %f1485;
	fma.rn.f32 	%f1497, %f1496, %f1483, %f1495;
	mul.rn.f32 	%f1498, %f1469, %f1497;
	add.f32 	%f1499, %f1485, %f1493;
	sub.f32 	%f1500, %f1485, %f1499;
	add.f32 	%f1501, %f1500, %f1493;
	add.f32 	%f1502, %f1501, %f1498;
	add.f32 	%f1503, %f1499, %f1502;
	sub.f32 	%f1504, %f1499, %f1503;
	add.f32 	%f1505, %f1504, %f1502;
	mov.f32 	%f1506, 0f3F317200;
	mul.rn.f32 	%f1507, %f1482, %f1506;
	mov.f32 	%f1508, 0f35BFBE8E;
	mul.rn.f32 	%f1509, %f1482, %f1508;
	add.f32 	%f1510, %f1507, %f1503;
	sub.f32 	%f1511, %f1507, %f1510;
	add.f32 	%f1512, %f1511, %f1503;
	add.f32 	%f1513, %f1512, %f1505;
	add.f32 	%f1514, %f1513, %f1509;
	add.f32 	%f1515, %f1510, %f1514;
	sub.f32 	%f1516, %f1510, %f1515;
	add.f32 	%f1517, %f1516, %f1514;
	setp.gt.f32	%p225, %f297, 0f77F684DF;
	selp.f32	%f1518, 0f39800000, 0f40000000, %p225;
	mul.rn.f32 	%f1519, %f1518, %f1515;
	neg.f32 	%f1520, %f1519;
	fma.rn.f32 	%f1521, %f1518, %f1515, %f1520;
	fma.rn.f32 	%f1522, %f1518, %f1517, %f1521;
	mov.f32 	%f1523, 0f00000000;
	fma.rn.f32 	%f1524, %f1523, %f1515, %f1522;
	add.rn.f32 	%f1525, %f1519, %f1524;
	neg.f32 	%f1526, %f1525;
	add.rn.f32 	%f1527, %f1519, %f1526;
	add.rn.f32 	%f1528, %f1527, %f1524;
	mov.b32 	 %r187, %f1525;
	setp.eq.s32	%p226, %r187, 1118925336;
	add.s32 	%r188, %r187, -1;
	mov.b32 	 %f1529, %r188;
	add.f32 	%f1530, %f1528, 0f37000000;
	selp.f32	%f298, %f1530, %f1528, %p226;
	selp.f32	%f1531, %f1529, %f1525, %p226;
	mul.f32 	%f1532, %f1531, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1533, %f1532;
	fma.rn.f32 	%f1535, %f1533, %f1266, %f1531;
	fma.rn.f32 	%f1537, %f1533, %f1268, %f1535;
	mul.f32 	%f1472, %f1537, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1471,%f1472;
	// inline asm
	add.f32 	%f1538, %f1533, 0f00000000;
	ex2.approx.f32 	%f1539, %f1538;
	mul.f32 	%f1540, %f1471, %f1539;
	setp.lt.f32	%p227, %f1531, 0fC2D20000;
	selp.f32	%f1541, 0f00000000, %f1540, %p227;
	setp.gt.f32	%p228, %f1531, 0f42D20000;
	selp.f32	%f1753, 0f7F800000, %f1541, %p228;
	setp.eq.f32	%p229, %f1753, 0f7F800000;
	@%p229 bra 	BB13_179;

	fma.rn.f32 	%f1753, %f1753, %f298, %f1753;

BB13_179:
	setp.lt.f32	%p231, %f295, 0f00000000;
	and.pred  	%p232, %p231, %p138;
	mov.b32 	 %r189, %f1753;
	xor.b32  	%r190, %r189, -2147483648;
	mov.b32 	 %f1542, %r190;
	selp.f32	%f302, %f1542, %f1753, %p232;
	mov.f32 	%f1754, %f302;
	bra.uni 	BB13_184;

BB13_180:
	add.f32 	%f1544, %f295, %f295;
	selp.f32	%f303, %f1544, 0f00000000, %p138;
	mov.f32 	%f1754, %f303;
	bra.uni 	BB13_184;

BB13_181:
	setp.lt.f32	%p235, %f295, 0f00000000;
	and.pred  	%p236, %p235, %p138;
	selp.f32	%f304, 0fFF800000, 0f7F800000, %p236;
	mov.f32 	%f1754, %f304;
	bra.uni 	BB13_184;

BB13_182:
	setp.gt.f32	%p237, %f296, 0f3F800000;
	selp.f32	%f1545, 0f7F800000, 0f00000000, %p237;
	setp.eq.f32	%p238, %f295, 0fBF800000;
	selp.f32	%f305, 0f3F800000, %f1545, %p238;
	mov.f32 	%f1754, %f305;
	bra.uni 	BB13_184;

BB13_183:
	add.f32 	%f306, %f295, 0f40000000;
	mov.f32 	%f1754, %f306;

BB13_184:
	mov.f32 	%f307, %f1754;
	mul.f32 	%f1549, %f307, 0fBF000000;
	mul.f32 	%f1550, %f1549, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1551, %f1550;
	fma.rn.f32 	%f1553, %f1551, %f1266, %f1549;
	fma.rn.f32 	%f1555, %f1551, %f1268, %f1553;
	mul.f32 	%f1548, %f1555, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1547,%f1548;
	// inline asm
	add.f32 	%f1556, %f1551, 0f00000000;
	ex2.approx.f32 	%f1557, %f1556;
	mul.f32 	%f1558, %f1547, %f1557;
	setp.lt.f32	%p239, %f1549, 0fC2D20000;
	selp.f32	%f1559, 0f00000000, %f1558, %p239;
	setp.gt.f32	%p240, %f1549, 0f42D20000;
	selp.f32	%f1560, 0f7F800000, %f1559, %p240;
	sub.f32 	%f1561, %f294, %f1560;
	mul.f32 	%f1562, %f214, %f1561;
	mul.f32 	%f1563, %f1562, %f242;
	st.local.f32 	[%rd67+4], %f1563;
	mul.f32 	%f1564, %f280, %f217;
	mul.f32 	%f1565, %f269, %f218;
	sub.f32 	%f1566, %f1565, %f1564;
	mul.f32 	%f1567, %f215, %f1566;
	mul.f32 	%f1568, %f1560, %f244;
	mul.f32 	%f1569, %f294, %f245;
	sub.f32 	%f1570, %f1569, %f1568;
	mul.f32 	%f1571, %f215, %f1570;
	mul.f32 	%f1572, %f1571, %f242;
	fma.rn.f32 	%f1573, %f1567, %f256, %f1572;
	st.local.f32 	[%rd67+16], %f1573;
	mul.f32 	%f1574, %f242, %f256;
	st.local.f32 	[%rd67+8], %f1574;
	mov.u32 	%r192, 1065353216;
	st.local.u32 	[%rd67+12], %r192;
	mov.u32 	%r253, 0;

BB13_185:
	setp.gt.s32	%p241, %r253, 4;
	@%p241 bra 	BB13_188;

	mul.wide.s32 	%rd84, %r253, 4;
	add.s64 	%rd141, %rd15, %rd84;
	mul.wide.s32 	%rd85, %r253, 6;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd143, %rd65, %rd86;
	add.s64 	%rd87, %rd67, %rd84;
	ld.local.f32 	%f308, [%rd87];
	add.s32 	%r254, %r253, 1;
	mov.u64 	%rd144, %rd143;
	mov.f32 	%f1755, %f308;

BB13_187:
	mov.f32 	%f309, %f1755;
	mul.f32 	%f1575, %f309, %f308;
	div.rn.f32 	%f1576, %f1575, %f257;
	ld.local.f32 	%f1577, [%rd143];
	add.f32 	%f1578, %f1577, %f1576;
	st.local.f32 	[%rd143], %f1578;
	st.local.f32 	[%rd144], %f1578;
	setp.lt.s32	%p242, %r254, 5;
	@%p242 bra 	BB13_245;

BB13_188:
	add.s32 	%r253, %r253, 1;
	setp.lt.s32	%p243, %r253, 5;
	@%p243 bra 	BB13_185;

	setp.leu.f32	%p244, %f257, 0f00000000;
	@%p244 bra 	BB13_199;

	setp.gt.f32	%p245, %f258, 0f00000000;
	@%p245 bra 	BB13_192;

	sub.f32 	%f1758, %f1758, %f257;
	bra.uni 	BB13_199;

BB13_192:
	setp.lt.f32	%p246, %f257, 0f7F800000;
	@%p246 bra 	BB13_194;

	lg2.approx.f32 	%f1756, %f257;
	bra.uni 	BB13_195;

BB13_194:
	setp.lt.f32	%p247, %f257, 0f00800000;
	mul.f32 	%f1581, %f257, 0f4B800000;
	selp.f32	%f1582, %f1581, %f257, %p247;
	selp.f32	%f1583, 0fC3170000, 0fC2FE0000, %p247;
	mov.b32 	 %r193, %f1582;
	and.b32  	%r194, %r193, 8388607;
	or.b32  	%r195, %r194, 1065353216;
	mov.b32 	 %f1584, %r195;
	shr.u32 	%r196, %r193, 23;
	cvt.rn.f32.u32	%f1585, %r196;
	add.f32 	%f1586, %f1583, %f1585;
	setp.gt.f32	%p248, %f1584, 0f3FAE147B;
	mul.f32 	%f1587, %f1584, 0f3F000000;
	add.f32 	%f1588, %f1586, 0f3F800000;
	selp.f32	%f1589, %f1587, %f1584, %p248;
	selp.f32	%f1590, %f1588, %f1586, %p248;
	add.f32 	%f1580, %f1589, 0f3F800000;
	add.f32 	%f1591, %f1589, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1579,%f1580;
	// inline asm
	neg.f32 	%f1592, %f1591;
	mul.f32 	%f1593, %f1591, %f1592;
	mul.rn.f32 	%f1594, %f1579, %f1593;
	add.rn.f32 	%f1595, %f1591, %f1594;
	mul.f32 	%f1596, %f1595, %f1595;
	mov.f32 	%f1597, 0f3C4C6A36;
	mov.f32 	%f1598, 0f3B1E94E6;
	fma.rn.f32 	%f1599, %f1598, %f1596, %f1597;
	mov.f32 	%f1600, 0f3DAAAB1A;
	fma.rn.f32 	%f1601, %f1599, %f1596, %f1600;
	mul.f32 	%f1602, %f1601, %f1596;
	fma.rn.f32 	%f1603, %f1602, %f1595, %f1594;
	add.f32 	%f1604, %f1603, %f1591;
	mov.f32 	%f1605, 0f3F317218;
	fma.rn.f32 	%f1756, %f1590, %f1605, %f1604;

BB13_195:
	mul.f32 	%f1606, %f258, %f1756;
	sub.f32 	%f314, %f1606, %f257;
	setp.lt.f32	%p249, %f258, 0f7F800000;
	@%p249 bra 	BB13_197;

	lg2.approx.f32 	%f1757, %f258;
	bra.uni 	BB13_198;

BB13_197:
	setp.lt.f32	%p250, %f258, 0f00800000;
	mul.f32 	%f1609, %f258, 0f4B800000;
	selp.f32	%f1610, %f1609, %f258, %p250;
	selp.f32	%f1611, 0fC3170000, 0fC2FE0000, %p250;
	mov.b32 	 %r197, %f1610;
	and.b32  	%r198, %r197, 8388607;
	or.b32  	%r199, %r198, 1065353216;
	mov.b32 	 %f1612, %r199;
	shr.u32 	%r200, %r197, 23;
	cvt.rn.f32.u32	%f1613, %r200;
	add.f32 	%f1614, %f1611, %f1613;
	setp.gt.f32	%p251, %f1612, 0f3FAE147B;
	mul.f32 	%f1615, %f1612, 0f3F000000;
	add.f32 	%f1616, %f1614, 0f3F800000;
	selp.f32	%f1617, %f1615, %f1612, %p251;
	selp.f32	%f1618, %f1616, %f1614, %p251;
	add.f32 	%f1608, %f1617, 0f3F800000;
	add.f32 	%f1619, %f1617, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1607,%f1608;
	// inline asm
	neg.f32 	%f1620, %f1619;
	mul.f32 	%f1621, %f1619, %f1620;
	mul.rn.f32 	%f1622, %f1607, %f1621;
	add.rn.f32 	%f1623, %f1619, %f1622;
	mul.f32 	%f1624, %f1623, %f1623;
	mov.f32 	%f1625, 0f3C4C6A36;
	mov.f32 	%f1626, 0f3B1E94E6;
	fma.rn.f32 	%f1627, %f1626, %f1624, %f1625;
	mov.f32 	%f1628, 0f3DAAAB1A;
	fma.rn.f32 	%f1629, %f1627, %f1624, %f1628;
	mul.f32 	%f1630, %f1629, %f1624;
	fma.rn.f32 	%f1631, %f1630, %f1623, %f1622;
	add.f32 	%f1632, %f1631, %f1619;
	mov.f32 	%f1633, 0f3F317218;
	fma.rn.f32 	%f1757, %f1618, %f1633, %f1632;

BB13_198:
	mul.f32 	%f1634, %f258, %f1757;
	sub.f32 	%f1635, %f314, %f1634;
	add.f32 	%f1636, %f1635, %f258;
	add.f32 	%f1758, %f1758, %f1636;

BB13_199:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p252, %r32, %r61;
	mov.u32 	%r251, %r32;
	@%p252 bra 	BB13_112;

	add.s32 	%r252, %r252, 1;
	setp.lt.s32	%p253, %r252, %r61;
	@%p253 bra 	BB13_111;

BB13_201:
	mov.u32 	%r259, 0;

BB13_202:
	mov.u32 	%r34, %r259;
	setp.lt.s32	%p254, %r34, 0;
	@%p254 bra 	BB13_214;

	mul.wide.s32 	%rd88, %r34, 5;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd23, %rd65, %rd89;
	mul.lo.s32 	%r35, %r34, 5;
	mov.u32 	%r255, 0;

BB13_204:
	setp.lt.s32	%p255, %r255, 1;
	@%p255 bra 	BB13_213;

	mul.wide.s32 	%rd90, %r255, 4;
	add.s64 	%rd145, %rd65, %rd90;
	add.s32 	%r37, %r255, -1;
	setp.gt.s32	%p256, %r37, -1;
	@%p256 bra 	BB13_207;

	mov.f32 	%f1760, 0f00000000;
	bra.uni 	BB13_212;

BB13_207:
	mov.u32 	%r256, 0;
	mov.f32 	%f1761, 0f00000000;
	mov.u64 	%rd146, %rd23;

BB13_208:
	.pragma "nounroll";
	mov.f32 	%f321, %f1761;
	mov.u64 	%rd26, %rd146;
	ld.local.f32 	%f1638, [%rd26];
	ld.local.f32 	%f1639, [%rd145];
	fma.rn.f32 	%f1760, %f1639, %f1638, %f321;
	add.s32 	%r204, %r256, 1;
	setp.gt.s32	%p257, %r204, %r37;
	@%p257 bra 	BB13_212;

	ld.local.f32 	%f1640, [%rd26+4];
	ld.local.f32 	%f1641, [%rd145+20];
	fma.rn.f32 	%f1760, %f1641, %f1640, %f1760;
	add.s32 	%r205, %r256, 2;
	setp.gt.s32	%p258, %r205, %r37;
	@%p258 bra 	BB13_212;

	ld.local.f32 	%f1642, [%rd26+8];
	ld.local.f32 	%f1643, [%rd145+40];
	fma.rn.f32 	%f1760, %f1643, %f1642, %f1760;
	add.s32 	%r206, %r256, 3;
	setp.gt.s32	%p259, %r206, %r37;
	@%p259 bra 	BB13_212;

	ld.local.f32 	%f1644, [%rd26+12];
	ld.local.f32 	%f1645, [%rd145+60];
	fma.rn.f32 	%f1761, %f1645, %f1644, %f1760;
	add.s64 	%rd27, %rd26, 16;
	add.s64 	%rd145, %rd145, 80;
	add.s32 	%r256, %r256, 4;
	setp.le.s32	%p260, %r256, %r37;
	mov.u64 	%rd146, %rd27;
	mov.f32 	%f1760, %f1761;
	@%p260 bra 	BB13_208;

BB13_212:
	add.s32 	%r207, %r255, %r35;
	mul.wide.s32 	%rd91, %r207, 4;
	add.s64 	%rd92, %rd65, %rd91;
	ld.local.f32 	%f1647, [%rd92];
	sub.f32 	%f1648, %f1647, %f1760;
	st.local.f32 	[%rd92], %f1648;

BB13_213:
	add.s32 	%r255, %r255, 1;
	setp.le.s32	%p261, %r255, %r34;
	@%p261 bra 	BB13_204;

BB13_214:
	add.s32 	%r259, %r34, 1;
	setp.gt.s32	%p262, %r259, 4;
	@%p262 bra 	BB13_227;

	cvt.s64.s32	%rd94, %r34;
	add.s64 	%rd29, %rd94, 11;
	mul.wide.s32 	%rd95, %r34, 5;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd30, %rd65, %rd96;
	add.s32 	%r42, %r34, -1;
	mul.lo.s32 	%r43, %r34, 5;
	mul.lo.s32 	%r208, %r34, 6;
	mul.wide.s32 	%rd97, %r208, 4;
	add.s64 	%rd31, %rd65, %rd97;
	mov.u64 	%rd147, 0;
	mov.u32 	%r258, %r259;

BB13_216:
	add.s32 	%r209, %r258, %r43;
	mul.wide.s32 	%rd98, %r209, 4;
	add.s64 	%rd33, %rd65, %rd98;
	setp.gt.s32	%p263, %r34, 0;
	@%p263 bra 	BB13_218;

	ld.local.f32 	%f1649, [%rd31];
	rcp.rn.f32 	%f1650, %f1649;
	ld.local.f32 	%f1651, [%rd33];
	mul.f32 	%f1652, %f1650, %f1651;
	st.local.f32 	[%rd33], %f1652;
	bra.uni 	BB13_226;

BB13_218:
	add.s64 	%rd99, %rd29, %rd147;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd148, %rd65, %rd100;
	setp.gt.s32	%p264, %r42, -1;
	@%p264 bra 	BB13_220;

	mov.f32 	%f1763, 0f00000000;
	bra.uni 	BB13_225;

BB13_220:
	mov.u32 	%r260, 0;
	mov.f32 	%f1764, 0f00000000;
	mov.u64 	%rd149, %rd30;

BB13_221:
	.pragma "nounroll";
	mov.f32 	%f327, %f1764;
	mov.u64 	%rd36, %rd149;
	ld.local.f32 	%f1654, [%rd36];
	ld.local.f32 	%f1655, [%rd148+-40];
	fma.rn.f32 	%f1763, %f1655, %f1654, %f327;
	add.s32 	%r211, %r260, 1;
	setp.gt.s32	%p265, %r211, %r42;
	@%p265 bra 	BB13_225;

	ld.local.f32 	%f1656, [%rd36+4];
	ld.local.f32 	%f1657, [%rd148+-20];
	fma.rn.f32 	%f1763, %f1657, %f1656, %f1763;
	add.s32 	%r212, %r260, 2;
	setp.gt.s32	%p266, %r212, %r42;
	@%p266 bra 	BB13_225;

	ld.local.f32 	%f1658, [%rd36+8];
	ld.local.f32 	%f1659, [%rd148];
	fma.rn.f32 	%f1763, %f1659, %f1658, %f1763;
	add.s32 	%r213, %r260, 3;
	setp.gt.s32	%p267, %r213, %r42;
	@%p267 bra 	BB13_225;

	ld.local.f32 	%f1660, [%rd36+12];
	ld.local.f32 	%f1661, [%rd148+20];
	fma.rn.f32 	%f1764, %f1661, %f1660, %f1763;
	add.s64 	%rd37, %rd36, 16;
	add.s64 	%rd148, %rd148, 80;
	add.s32 	%r260, %r260, 4;
	setp.le.s32	%p268, %r260, %r42;
	mov.u64 	%rd149, %rd37;
	mov.f32 	%f1763, %f1764;
	@%p268 bra 	BB13_221;

BB13_225:
	ld.local.f32 	%f1663, [%rd31];
	rcp.rn.f32 	%f1664, %f1663;
	ld.local.f32 	%f1665, [%rd33];
	sub.f32 	%f1666, %f1665, %f1763;
	mul.f32 	%f1667, %f1664, %f1666;
	st.local.f32 	[%rd33], %f1667;

BB13_226:
	add.s32 	%r258, %r258, 1;
	setp.lt.s32	%p269, %r258, 5;
	add.s64 	%rd147, %rd147, 1;
	@%p269 bra 	BB13_216;

BB13_227:
	setp.lt.s32	%p270, %r259, 5;
	@%p270 bra 	BB13_202;

	ld.local.f32 	%f333, [%rd65+96];
	mov.u32 	%r261, 0;

BB13_229:
	mul.wide.s32 	%rd102, %r261, 5;
	add.s64 	%rd40, %rd102, 4;
	setp.eq.s32	%p271, %r261, 0;
	selp.f32	%f1668, 0f3F800000, 0f00000000, %p271;
	st.local.f32 	[%rd64], %f1668;
	mov.u32 	%r262, 1;
	mov.u64 	%rd150, 0;

BB13_230:
	shl.b64 	%rd103, %rd150, 2;
	add.s64 	%rd104, %rd103, %rd65;
	add.s64 	%rd151, %rd104, 44;
	add.s32 	%r216, %r262, -1;
	setp.gt.s32	%p272, %r216, -1;
	@%p272 bra 	BB13_232;

	mov.f32 	%f1766, 0f00000000;
	bra.uni 	BB13_237;

BB13_232:
	mov.u32 	%r263, 0;
	mov.f32 	%f1767, 0f00000000;
	mov.u64 	%rd152, %rd64;

BB13_233:
	.pragma "nounroll";
	mov.f32 	%f334, %f1767;
	mov.u64 	%rd45, %rd152;
	ld.local.f32 	%f1670, [%rd45];
	ld.local.f32 	%f1671, [%rd151+-40];
	fma.rn.f32 	%f1766, %f1671, %f1670, %f334;
	add.s32 	%r219, %r263, 1;
	setp.gt.s32	%p273, %r219, %r216;
	@%p273 bra 	BB13_237;

	ld.local.f32 	%f1672, [%rd45+4];
	ld.local.f32 	%f1673, [%rd151+-20];
	fma.rn.f32 	%f1766, %f1673, %f1672, %f1766;
	add.s32 	%r221, %r263, 2;
	setp.gt.s32	%p274, %r221, %r216;
	@%p274 bra 	BB13_237;

	ld.local.f32 	%f1674, [%rd45+8];
	ld.local.f32 	%f1675, [%rd151];
	fma.rn.f32 	%f1766, %f1675, %f1674, %f1766;
	add.s32 	%r223, %r263, 3;
	setp.gt.s32	%p275, %r223, %r216;
	@%p275 bra 	BB13_237;

	ld.local.f32 	%f1676, [%rd45+12];
	ld.local.f32 	%f1677, [%rd151+20];
	fma.rn.f32 	%f1767, %f1677, %f1676, %f1766;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd151, %rd151, 80;
	add.s32 	%r263, %r263, 4;
	setp.le.s32	%p276, %r263, %r216;
	mov.u64 	%rd152, %rd46;
	mov.f32 	%f1766, %f1767;
	@%p276 bra 	BB13_233;

BB13_237:
	setp.eq.s32	%p277, %r262, %r261;
	selp.f32	%f1679, 0f3F800000, 0f00000000, %p277;
	mul.wide.s32 	%rd105, %r262, 4;
	add.s64 	%rd106, %rd64, %rd105;
	sub.f32 	%f1680, %f1679, %f1766;
	st.local.f32 	[%rd106], %f1680;
	add.s32 	%r262, %r262, 1;
	setp.lt.s32	%p278, %r262, 5;
	add.s64 	%rd150, %rd150, 1;
	@%p278 bra 	BB13_230;

	ld.local.f32 	%f1681, [%rd64+16];
	div.rn.f32 	%f1682, %f1681, %f333;
	mul.lo.s32 	%r53, %r261, 5;
	add.s32 	%r226, %r53, 4;
	mul.wide.s32 	%rd108, %r226, 4;
	add.s64 	%rd109, %rd66, %rd108;
	st.local.f32 	[%rd109], %f1682;
	mov.u32 	%r264, 3;
	mov.u64 	%rd153, 0;

BB13_239:
	mov.u32 	%r54, %r264;
	mul.lo.s64 	%rd110, %rd153, -6;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd111, %rd65;
	add.s64 	%rd155, %rd112, 92;
	sub.s64 	%rd113, %rd40, %rd153;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd154, %rd66, %rd114;
	add.s32 	%r265, %r54, 1;
	mov.f32 	%f1768, 0f00000000;
	setp.lt.s32	%p279, %r265, 5;
	@%p279 bra 	BB13_240;
	bra.uni 	BB13_241;

BB13_240:
	ld.local.f32 	%f1685, [%rd154];
	ld.local.f32 	%f1686, [%rd155];
	fma.rn.f32 	%f1768, %f1686, %f1685, %f1768;
	add.s64 	%rd155, %rd155, 20;
	add.s64 	%rd154, %rd154, 4;
	add.s32 	%r265, %r265, 1;
	setp.lt.s32	%p280, %r265, 5;
	@%p280 bra 	BB13_240;

BB13_241:
	mul.lo.s32 	%r227, %r54, 6;
	mul.wide.s32 	%rd115, %r227, 4;
	add.s64 	%rd116, %rd65, %rd115;
	ld.local.f32 	%f1687, [%rd116];
	rcp.rn.f32 	%f1688, %f1687;
	mul.wide.s32 	%rd117, %r54, 4;
	add.s64 	%rd118, %rd64, %rd117;
	ld.local.f32 	%f1689, [%rd118];
	sub.f32 	%f1690, %f1689, %f1768;
	mul.f32 	%f1691, %f1688, %f1690;
	add.s32 	%r228, %r54, %r53;
	mul.wide.s32 	%rd119, %r228, 4;
	add.s64 	%rd120, %rd66, %rd119;
	st.local.f32 	[%rd120], %f1691;
	add.s32 	%r264, %r54, -1;
	add.s64 	%rd153, %rd153, 1;
	setp.gt.s32	%p281, %r54, 0;
	@%p281 bra 	BB13_239;

	add.s32 	%r261, %r261, 1;
	setp.lt.s32	%p282, %r261, 5;
	@%p282 bra 	BB13_229;

	ld.param.u64 	%rd139, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd138, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r233, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd137, [_Z20kernel_MLEFit_XYNBS_PKffiiPfS1_S1_i_param_4];
	ld.local.f32 	%f1692, [%rd66];
	ld.local.f32 	%f1693, [%rd66+24];
	ld.local.f32 	%f1694, [%rd66+48];
	ld.local.f32 	%f1695, [%rd66+72];
	ld.local.f32 	%f1696, [%rd66+96];
	cvta.to.global.u64 	%rd121, %rd137;
	mul.wide.s32 	%rd122, %r64, 4;
	add.s64 	%rd123, %rd121, %rd122;
	st.global.f32 	[%rd123], %f1736;
	mul.wide.s32 	%rd124, %r233, 4;
	add.s64 	%rd125, %rd123, %rd124;
	st.global.f32 	[%rd125], %f1737;
	add.s64 	%rd126, %rd125, %rd124;
	st.global.f32 	[%rd126], %f1738;
	add.s64 	%rd127, %rd126, %rd124;
	st.global.f32 	[%rd127], %f1739;
	add.s64 	%rd128, %rd127, %rd124;
	st.global.f32 	[%rd128], %f1740;
	cvta.to.global.u64 	%rd129, %rd138;
	add.s64 	%rd130, %rd129, %rd122;
	st.global.f32 	[%rd130], %f1692;
	add.s64 	%rd131, %rd130, %rd124;
	st.global.f32 	[%rd131], %f1693;
	add.s64 	%rd132, %rd131, %rd124;
	st.global.f32 	[%rd132], %f1694;
	add.s64 	%rd133, %rd132, %rd124;
	st.global.f32 	[%rd133], %f1695;
	add.s64 	%rd134, %rd133, %rd124;
	st.global.f32 	[%rd134], %f1696;
	cvta.to.global.u64 	%rd135, %rd139;
	add.s64 	%rd136, %rd135, %rd122;
	st.global.f32 	[%rd136], %f1758;

BB13_244:
	ret;

BB13_245:
	ld.local.f32 	%f343, [%rd141];
	add.s64 	%rd143, %rd143, 4;
	add.s64 	%rd144, %rd144, 20;
	add.s64 	%rd141, %rd141, 4;
	add.s32 	%r254, %r254, 1;
	mov.f32 	%f1755, %f343;
	bra.uni 	BB13_187;
}

.visible .entry _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i(
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_0,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_1,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_2,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_3,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_4,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_5,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_6,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_7,
	.param .f32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_8,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_9,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_10,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_11,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_12,
	.param .u64 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_13,
	.param .u32 _Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14
)
{
	.local .align 4 .b8 	__local_depot14[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<322>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<281>;
	.reg .f32 	%f<2138>;
	.reg .s64 	%rd<152>;


	mov.u64 	%SPL, __local_depot14;
	ld.param.u64 	%rd57, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f410, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_1];
	ld.param.f32 	%f411, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_2];
	ld.param.f32 	%f412, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_3];
	ld.param.f32 	%f413, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_4];
	ld.param.f32 	%f414, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_5];
	ld.param.f32 	%f415, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_6];
	ld.param.f32 	%f416, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_7];
	ld.param.f32 	%f417, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_8];
	ld.param.u32 	%r61, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_9];
	ld.param.u32 	%r62, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_10];
	ld.param.u32 	%r63, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd61, %SPL, 0;
	add.u64 	%rd62, %SPL, 100;
	add.u64 	%rd63, %SPL, 200;
	add.u64 	%rd64, %SPL, 300;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r64, %r1, %r2, %r3;
	setp.ge.s32	%p5, %r64, %r63;
	@%p5 bra 	BB14_266;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd62+99], %rs1;
	st.local.u8 	[%rd62+98], %rs1;
	st.local.u8 	[%rd62+97], %rs1;
	st.local.u8 	[%rd62+96], %rs1;
	st.local.u8 	[%rd62+95], %rs1;
	st.local.u8 	[%rd62+94], %rs1;
	st.local.u8 	[%rd62+93], %rs1;
	st.local.u8 	[%rd62+92], %rs1;
	st.local.u8 	[%rd62+91], %rs1;
	st.local.u8 	[%rd62+90], %rs1;
	st.local.u8 	[%rd62+89], %rs1;
	st.local.u8 	[%rd62+88], %rs1;
	st.local.u8 	[%rd62+87], %rs1;
	st.local.u8 	[%rd62+86], %rs1;
	st.local.u8 	[%rd62+85], %rs1;
	st.local.u8 	[%rd62+84], %rs1;
	st.local.u8 	[%rd62+83], %rs1;
	st.local.u8 	[%rd62+82], %rs1;
	st.local.u8 	[%rd62+81], %rs1;
	st.local.u8 	[%rd62+80], %rs1;
	st.local.u8 	[%rd62+79], %rs1;
	st.local.u8 	[%rd62+78], %rs1;
	st.local.u8 	[%rd62+77], %rs1;
	st.local.u8 	[%rd62+76], %rs1;
	st.local.u8 	[%rd62+75], %rs1;
	st.local.u8 	[%rd62+74], %rs1;
	st.local.u8 	[%rd62+73], %rs1;
	st.local.u8 	[%rd62+72], %rs1;
	st.local.u8 	[%rd62+71], %rs1;
	st.local.u8 	[%rd62+70], %rs1;
	st.local.u8 	[%rd62+69], %rs1;
	st.local.u8 	[%rd62+68], %rs1;
	st.local.u8 	[%rd62+67], %rs1;
	st.local.u8 	[%rd62+66], %rs1;
	st.local.u8 	[%rd62+65], %rs1;
	st.local.u8 	[%rd62+64], %rs1;
	st.local.u8 	[%rd62+63], %rs1;
	st.local.u8 	[%rd62+62], %rs1;
	st.local.u8 	[%rd62+61], %rs1;
	st.local.u8 	[%rd62+60], %rs1;
	st.local.u8 	[%rd62+59], %rs1;
	st.local.u8 	[%rd62+58], %rs1;
	st.local.u8 	[%rd62+57], %rs1;
	st.local.u8 	[%rd62+56], %rs1;
	st.local.u8 	[%rd62+55], %rs1;
	st.local.u8 	[%rd62+54], %rs1;
	st.local.u8 	[%rd62+53], %rs1;
	st.local.u8 	[%rd62+52], %rs1;
	st.local.u8 	[%rd62+51], %rs1;
	st.local.u8 	[%rd62+50], %rs1;
	st.local.u8 	[%rd62+49], %rs1;
	st.local.u8 	[%rd62+48], %rs1;
	st.local.u8 	[%rd62+47], %rs1;
	st.local.u8 	[%rd62+46], %rs1;
	st.local.u8 	[%rd62+45], %rs1;
	st.local.u8 	[%rd62+44], %rs1;
	st.local.u8 	[%rd62+43], %rs1;
	st.local.u8 	[%rd62+42], %rs1;
	st.local.u8 	[%rd62+41], %rs1;
	st.local.u8 	[%rd62+40], %rs1;
	st.local.u8 	[%rd62+39], %rs1;
	st.local.u8 	[%rd62+38], %rs1;
	st.local.u8 	[%rd62+37], %rs1;
	st.local.u8 	[%rd62+36], %rs1;
	st.local.u8 	[%rd62+35], %rs1;
	st.local.u8 	[%rd62+34], %rs1;
	st.local.u8 	[%rd62+33], %rs1;
	st.local.u8 	[%rd62+32], %rs1;
	st.local.u8 	[%rd62+31], %rs1;
	st.local.u8 	[%rd62+30], %rs1;
	st.local.u8 	[%rd62+29], %rs1;
	st.local.u8 	[%rd62+28], %rs1;
	st.local.u8 	[%rd62+27], %rs1;
	st.local.u8 	[%rd62+26], %rs1;
	st.local.u8 	[%rd62+25], %rs1;
	st.local.u8 	[%rd62+24], %rs1;
	st.local.u8 	[%rd62+23], %rs1;
	st.local.u8 	[%rd62+22], %rs1;
	st.local.u8 	[%rd62+21], %rs1;
	st.local.u8 	[%rd62+20], %rs1;
	st.local.u8 	[%rd62+19], %rs1;
	st.local.u8 	[%rd62+18], %rs1;
	st.local.u8 	[%rd62+17], %rs1;
	st.local.u8 	[%rd62+16], %rs1;
	st.local.u8 	[%rd62+15], %rs1;
	st.local.u8 	[%rd62+14], %rs1;
	st.local.u8 	[%rd62+13], %rs1;
	st.local.u8 	[%rd62+12], %rs1;
	st.local.u8 	[%rd62+11], %rs1;
	st.local.u8 	[%rd62+10], %rs1;
	st.local.u8 	[%rd62+9], %rs1;
	st.local.u8 	[%rd62+8], %rs1;
	st.local.u8 	[%rd62+7], %rs1;
	st.local.u8 	[%rd62+6], %rs1;
	st.local.u8 	[%rd62+5], %rs1;
	st.local.u8 	[%rd62+4], %rs1;
	st.local.u8 	[%rd62+3], %rs1;
	st.local.u8 	[%rd62+2], %rs1;
	st.local.u8 	[%rd62+1], %rs1;
	st.local.u8 	[%rd62], %rs1;
	st.local.u8 	[%rd63+99], %rs1;
	st.local.u8 	[%rd63+98], %rs1;
	st.local.u8 	[%rd63+97], %rs1;
	st.local.u8 	[%rd63+96], %rs1;
	st.local.u8 	[%rd63+95], %rs1;
	st.local.u8 	[%rd63+94], %rs1;
	st.local.u8 	[%rd63+93], %rs1;
	st.local.u8 	[%rd63+92], %rs1;
	st.local.u8 	[%rd63+91], %rs1;
	st.local.u8 	[%rd63+90], %rs1;
	st.local.u8 	[%rd63+89], %rs1;
	st.local.u8 	[%rd63+88], %rs1;
	st.local.u8 	[%rd63+87], %rs1;
	st.local.u8 	[%rd63+86], %rs1;
	st.local.u8 	[%rd63+85], %rs1;
	st.local.u8 	[%rd63+84], %rs1;
	st.local.u8 	[%rd63+83], %rs1;
	st.local.u8 	[%rd63+82], %rs1;
	st.local.u8 	[%rd63+81], %rs1;
	st.local.u8 	[%rd63+80], %rs1;
	st.local.u8 	[%rd63+79], %rs1;
	st.local.u8 	[%rd63+78], %rs1;
	st.local.u8 	[%rd63+77], %rs1;
	st.local.u8 	[%rd63+76], %rs1;
	st.local.u8 	[%rd63+75], %rs1;
	st.local.u8 	[%rd63+74], %rs1;
	st.local.u8 	[%rd63+73], %rs1;
	st.local.u8 	[%rd63+72], %rs1;
	st.local.u8 	[%rd63+71], %rs1;
	st.local.u8 	[%rd63+70], %rs1;
	st.local.u8 	[%rd63+69], %rs1;
	st.local.u8 	[%rd63+68], %rs1;
	st.local.u8 	[%rd63+67], %rs1;
	st.local.u8 	[%rd63+66], %rs1;
	st.local.u8 	[%rd63+65], %rs1;
	st.local.u8 	[%rd63+64], %rs1;
	st.local.u8 	[%rd63+63], %rs1;
	st.local.u8 	[%rd63+62], %rs1;
	st.local.u8 	[%rd63+61], %rs1;
	st.local.u8 	[%rd63+60], %rs1;
	st.local.u8 	[%rd63+59], %rs1;
	st.local.u8 	[%rd63+58], %rs1;
	st.local.u8 	[%rd63+57], %rs1;
	st.local.u8 	[%rd63+56], %rs1;
	st.local.u8 	[%rd63+55], %rs1;
	st.local.u8 	[%rd63+54], %rs1;
	st.local.u8 	[%rd63+53], %rs1;
	st.local.u8 	[%rd63+52], %rs1;
	st.local.u8 	[%rd63+51], %rs1;
	st.local.u8 	[%rd63+50], %rs1;
	st.local.u8 	[%rd63+49], %rs1;
	st.local.u8 	[%rd63+48], %rs1;
	st.local.u8 	[%rd63+47], %rs1;
	st.local.u8 	[%rd63+46], %rs1;
	st.local.u8 	[%rd63+45], %rs1;
	st.local.u8 	[%rd63+44], %rs1;
	st.local.u8 	[%rd63+43], %rs1;
	st.local.u8 	[%rd63+42], %rs1;
	st.local.u8 	[%rd63+41], %rs1;
	st.local.u8 	[%rd63+40], %rs1;
	st.local.u8 	[%rd63+39], %rs1;
	st.local.u8 	[%rd63+38], %rs1;
	st.local.u8 	[%rd63+37], %rs1;
	st.local.u8 	[%rd63+36], %rs1;
	st.local.u8 	[%rd63+35], %rs1;
	st.local.u8 	[%rd63+34], %rs1;
	st.local.u8 	[%rd63+33], %rs1;
	st.local.u8 	[%rd63+32], %rs1;
	st.local.u8 	[%rd63+31], %rs1;
	st.local.u8 	[%rd63+30], %rs1;
	st.local.u8 	[%rd63+29], %rs1;
	st.local.u8 	[%rd63+28], %rs1;
	st.local.u8 	[%rd63+27], %rs1;
	st.local.u8 	[%rd63+26], %rs1;
	st.local.u8 	[%rd63+25], %rs1;
	st.local.u8 	[%rd63+24], %rs1;
	st.local.u8 	[%rd63+23], %rs1;
	st.local.u8 	[%rd63+22], %rs1;
	st.local.u8 	[%rd63+21], %rs1;
	st.local.u8 	[%rd63+20], %rs1;
	st.local.u8 	[%rd63+19], %rs1;
	st.local.u8 	[%rd63+18], %rs1;
	st.local.u8 	[%rd63+17], %rs1;
	st.local.u8 	[%rd63+16], %rs1;
	st.local.u8 	[%rd63+15], %rs1;
	st.local.u8 	[%rd63+14], %rs1;
	st.local.u8 	[%rd63+13], %rs1;
	st.local.u8 	[%rd63+12], %rs1;
	st.local.u8 	[%rd63+11], %rs1;
	st.local.u8 	[%rd63+10], %rs1;
	st.local.u8 	[%rd63+9], %rs1;
	st.local.u8 	[%rd63+8], %rs1;
	st.local.u8 	[%rd63+7], %rs1;
	st.local.u8 	[%rd63+6], %rs1;
	st.local.u8 	[%rd63+5], %rs1;
	st.local.u8 	[%rd63+4], %rs1;
	st.local.u8 	[%rd63+3], %rs1;
	st.local.u8 	[%rd63+2], %rs1;
	st.local.u8 	[%rd63+1], %rs1;
	st.local.u8 	[%rd63], %rs1;
	mad.lo.s32 	%r65, %r2, %r1, %r3;
	mul.lo.s32 	%r66, %r61, %r61;
	mul.lo.s32 	%r67, %r66, %r65;
	cvt.s64.s32	%rd6, %r67;
	mov.f32 	%f2073, 0f00000000;
	setp.gt.s32	%p6, %r61, 0;
	@%p6 bra 	BB14_3;

	mov.f32 	%f2072, %f2073;
	mov.f32 	%f2071, %f2073;
	bra.uni 	BB14_7;

BB14_3:
	mov.f32 	%f2072, %f2073;
	mov.f32 	%f2071, %f2073;
	mov.u32 	%r68, 0;
	mov.u32 	%r252, %r68;

BB14_4:
	cvt.rn.f32.s32	%f4, %r252;
	mov.u32 	%r251, %r68;

BB14_5:
	mov.u32 	%r5, %r251;
	mad.lo.s32 	%r70, %r5, %r61, %r252;
	cvt.s64.s32	%rd65, %r70;
	add.s64 	%rd66, %rd65, %rd6;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.f32 	%f424, [%rd68];
	fma.rn.f32 	%f2073, %f424, %f4, %f2073;
	cvt.rn.f32.s32	%f425, %r5;
	fma.rn.f32 	%f2072, %f424, %f425, %f2072;
	add.f32 	%f2071, %f2071, %f424;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p7, %r6, %r61;
	mov.u32 	%r251, %r6;
	@%p7 bra 	BB14_5;

	add.s32 	%r252, %r252, 1;
	setp.lt.s32	%p8, %r252, %r61;
	@%p8 bra 	BB14_4;

BB14_7:
	div.rn.f32 	%f2105, %f2073, %f2071;
	div.rn.f32 	%f2106, %f2072, %f2071;
	mov.f32 	%f426, 0f3F000000;
	div.rn.f32 	%f427, %f426, %f410;
	div.rn.f32 	%f16, %f427, %f410;
	@%p6 bra 	BB14_9;

	mov.f32 	%f2076, 0f00000000;
	mov.f32 	%f2108, 0f51BA43B7;
	bra.uni 	BB14_17;

BB14_9:
	mul.wide.s32 	%rd69, %r67, 4;
	add.s64 	%rd7, %rd1, %rd69;
	mov.f32 	%f2076, 0f00000000;
	mov.u32 	%r71, 0;
	mov.f32 	%f2108, 0f51BA43B7;
	mov.u32 	%r261, %r71;

BB14_10:
	mov.u32 	%r260, %r71;

BB14_11:
	mov.u32 	%r256, %r260;
	mov.u32 	%r9, %r256;
	mov.f32 	%f2075, 0f00000000;
	mov.f32 	%f2074, %f2075;
	mov.u32 	%r259, %r71;

BB14_12:
	mul.lo.s32 	%r78, %r61, %r259;
	mul.wide.s32 	%rd70, %r78, 4;
	add.s64 	%rd136, %rd7, %rd70;
	sub.s32 	%r79, %r259, %r261;
	cvt.rn.f32.s32	%f434, %r79;
	mul.f32 	%f435, %f434, %f434;
	neg.f32 	%f436, %f435;
	mul.f32 	%f23, %f16, %f436;
	mul.f32 	%f437, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f438, %f437;
	mov.f32 	%f439, 0fBF317200;
	fma.rn.f32 	%f440, %f438, %f439, %f23;
	mov.f32 	%f441, 0fB5BFBE8E;
	fma.rn.f32 	%f442, %f438, %f441, %f440;
	mul.f32 	%f24, %f442, 0f3FB8AA3B;
	add.f32 	%f443, %f438, 0f00000000;
	ex2.approx.f32 	%f25, %f443;
	mov.u32 	%r257, %r71;
	mov.u32 	%r258, %r9;

BB14_13:
	mov.u32 	%r11, %r258;
	mov.u32 	%r12, %r257;
	// inline asm
	ex2.approx.ftz.f32 %f444,%f24;
	// inline asm
	cvt.rn.f32.s32	%f448, %r11;
	mul.f32 	%f449, %f448, %f448;
	mul.f32 	%f450, %f444, %f25;
	setp.lt.f32	%p10, %f23, 0fC2D20000;
	selp.f32	%f451, 0f00000000, %f450, %p10;
	setp.gt.f32	%p11, %f23, 0f42D20000;
	selp.f32	%f452, 0f7F800000, %f451, %p11;
	neg.f32 	%f453, %f449;
	mul.f32 	%f454, %f16, %f453;
	mul.f32 	%f455, %f454, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f456, %f455;
	fma.rn.f32 	%f458, %f456, %f439, %f454;
	fma.rn.f32 	%f460, %f456, %f441, %f458;
	mul.f32 	%f447, %f460, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f446,%f447;
	// inline asm
	add.f32 	%f461, %f456, 0f00000000;
	ex2.approx.f32 	%f462, %f461;
	mul.f32 	%f463, %f446, %f462;
	setp.lt.f32	%p12, %f454, 0fC2D20000;
	selp.f32	%f464, 0f00000000, %f463, %p12;
	setp.gt.f32	%p13, %f454, 0f42D20000;
	selp.f32	%f465, 0f7F800000, %f464, %p13;
	mul.f32 	%f466, %f452, %f465;
	ld.global.f32 	%f467, [%rd136];
	fma.rn.f32 	%f2075, %f466, %f467, %f2075;
	add.f32 	%f2074, %f2074, %f466;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p14, %r14, %r61;
	mov.u32 	%r257, %r14;
	mov.u32 	%r258, %r13;
	@%p14 bra 	BB14_13;

	add.s32 	%r259, %r259, 1;
	setp.lt.s32	%p15, %r259, %r61;
	@%p15 bra 	BB14_12;

	div.rn.f32 	%f468, %f2075, %f2074;
	max.f32 	%f2076, %f2076, %f468;
	min.f32 	%f2108, %f2108, %f468;
	add.s32 	%r260, %r9, 1;
	setp.lt.s32	%p16, %r260, %r61;
	@%p16 bra 	BB14_11;

	add.s32 	%r261, %r261, 1;
	setp.lt.s32	%p17, %r261, %r61;
	@%p17 bra 	BB14_10;

BB14_17:
	sub.f32 	%f469, %f2076, %f2108;
	add.f32 	%f470, %f469, %f469;
	mul.f32 	%f471, %f470, 0f40490FD8;
	mul.f32 	%f472, %f471, %f410;
	mul.f32 	%f473, %f472, %f417;
	mul.f32 	%f474, %f473, 0f3FB504F3;
	mov.f32 	%f2109, 0f00000000;
	max.f32 	%f2107, %f2109, %f474;
	setp.gt.s32	%p18, %r62, 0;
	@%p18 bra 	BB14_18;
	bra.uni 	BB14_130;

BB14_18:
	mul.f32 	%f35, %f410, 0f3F000000;
	mul.f32 	%f36, %f417, 0f3F000000;
	mul.f32 	%f37, %f411, 0f40400000;
	mul.f32 	%f38, %f416, %f416;
	mul.f32 	%f39, %f38, %f416;
	mul.f32 	%f40, %f413, 0f40800000;
	mul.f32 	%f478, %f38, %f38;
	mul.f32 	%f41, %f478, 0f3F800000;
	mul.f32 	%f42, %f412, 0f40400000;
	mul.f32 	%f43, %f414, 0f40800000;
	mul.f32 	%f44, %f410, 0fBE800000;
	mul.f32 	%f45, %f417, 0fBE800000;
	mov.f32 	%f479, 0f40000000;
	div.rn.f32 	%f46, %f479, %f38;
	mul.f32 	%f47, %f411, 0f40C00000;
	mul.f32 	%f48, %f413, 0f41400000;
	mul.f32 	%f49, %f412, 0f40C00000;
	mul.f32 	%f50, %f414, 0f41400000;
	mov.f32 	%f2109, 0f00000000;
	mov.u32 	%r262, 0;

BB14_19:
	@%p6 bra 	BB14_21;

	mov.f32 	%f2104, 0f00000000;
	mov.f32 	%f2103, %f2104;
	mov.f32 	%f2102, %f2104;
	mov.f32 	%f2101, %f2104;
	mov.f32 	%f2100, %f2104;
	mov.f32 	%f2099, %f2104;
	mov.f32 	%f2098, %f2104;
	mov.f32 	%f2097, %f2104;
	mov.f32 	%f2096, %f2104;
	mov.f32 	%f2095, %f2104;
	bra.uni 	BB14_129;

BB14_21:
	sub.f32 	%f500, %f2109, %f415;
	div.rn.f32 	%f501, %f500, %f416;
	mul.f32 	%f502, %f501, 0f3F800000;
	mul.f32 	%f503, %f501, %f501;
	mul.f32 	%f504, %f502, %f503;
	fma.rn.f32 	%f505, %f503, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f506, %f504, %f411, %f505;
	mul.f32 	%f507, %f503, %f503;
	mul.f32 	%f508, %f507, 0f3F800000;
	fma.rn.f32 	%f56, %f508, %f413, %f506;
	add.f32 	%f509, %f2109, %f415;
	div.rn.f32 	%f510, %f509, %f416;
	mul.f32 	%f511, %f510, 0f3F800000;
	mul.f32 	%f512, %f510, %f510;
	mul.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f512, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f515, %f513, %f412, %f514;
	mul.f32 	%f516, %f512, %f512;
	mul.f32 	%f517, %f516, 0f3F800000;
	fma.rn.f32 	%f57, %f517, %f414, %f515;
	neg.f32 	%f518, %f2107;
	div.rn.f32 	%f58, %f518, 0f40206C98;
	div.rn.f32 	%f59, %f2107, 0f40206C98;
	add.f32 	%f519, %f500, %f500;
	div.rn.f32 	%f520, %f519, %f38;
	mul.f32 	%f521, %f500, 0f3F800000;
	mul.f32 	%f522, %f500, %f500;
	mul.f32 	%f523, %f522, 0f3F800000;
	mul.f32 	%f524, %f37, %f523;
	div.rn.f32 	%f525, %f524, %f39;
	add.f32 	%f526, %f520, %f525;
	mul.f32 	%f527, %f521, %f522;
	mul.f32 	%f528, %f40, %f527;
	div.rn.f32 	%f529, %f528, %f41;
	add.f32 	%f60, %f526, %f529;
	add.f32 	%f530, %f509, %f509;
	div.rn.f32 	%f531, %f530, %f38;
	mul.f32 	%f532, %f509, 0f3F800000;
	mul.f32 	%f533, %f509, %f509;
	mul.f32 	%f534, %f533, 0f3F800000;
	mul.f32 	%f535, %f42, %f534;
	div.rn.f32 	%f536, %f535, %f39;
	add.f32 	%f537, %f531, %f536;
	mul.f32 	%f538, %f532, %f533;
	mul.f32 	%f539, %f43, %f538;
	div.rn.f32 	%f540, %f539, %f41;
	add.f32 	%f61, %f537, %f540;
	mul.f32 	%f541, %f47, %f500;
	div.rn.f32 	%f542, %f541, %f39;
	add.f32 	%f543, %f46, %f542;
	mul.f32 	%f544, %f48, %f523;
	div.rn.f32 	%f545, %f544, %f41;
	add.f32 	%f62, %f543, %f545;
	mul.f32 	%f546, %f49, %f509;
	div.rn.f32 	%f547, %f546, %f39;
	add.f32 	%f548, %f46, %f547;
	mul.f32 	%f549, %f50, %f534;
	div.rn.f32 	%f550, %f549, %f41;
	add.f32 	%f63, %f548, %f550;
	mul.f32 	%f551, %f60, %f60;
	mul.f32 	%f64, %f551, 0f3F800000;
	mul.f32 	%f552, %f61, %f61;
	mul.f32 	%f65, %f552, 0f3F800000;
	mov.u32 	%r263, 0;
	mov.f32 	%f2104, 0f00000000;
	mov.f32 	%f2103, %f2104;
	mov.f32 	%f2102, %f2104;
	mov.f32 	%f2101, %f2104;
	mov.f32 	%f2100, %f2104;
	mov.f32 	%f2099, %f2104;
	mov.f32 	%f2098, %f2104;
	mov.f32 	%f2097, %f2104;
	mov.f32 	%f2096, %f2104;
	mov.f32 	%f2095, %f2104;

BB14_22:
	mov.u32 	%r264, 0;
	sqrt.rn.f32 	%f553, %f56;
	mul.f32 	%f554, %f553, %f410;
	sqrt.rn.f32 	%f555, %f57;
	mul.f32 	%f76, %f555, %f417;
	div.rn.f32 	%f557, %f426, %f554;
	div.rn.f32 	%f558, %f557, %f554;
	cvt.rn.f32.s32	%f559, %r263;
	sub.f32 	%f77, %f559, %f2105;
	add.f32 	%f78, %f77, 0f3F800000;
	mov.f32 	%f560, 0f3F800000;
	sqrt.rn.f32 	%f561, %f558;
	mul.f32 	%f79, %f78, %f561;
	abs.f32 	%f80, %f79;
	mul.f32 	%f82, %f77, %f561;
	abs.f32 	%f83, %f82;
	div.rn.f32 	%f562, %f426, %f76;
	div.rn.f32 	%f563, %f562, %f76;
	sqrt.rn.f32 	%f85, %f563;
	add.f32 	%f564, %f559, 0f3F800000;
	sub.f32 	%f86, %f564, %f2105;
	div.rn.f32 	%f87, %f86, %f554;
	cvt.rzi.f32.f32	%f565, %f560;
	add.f32 	%f566, %f565, %f565;
	sub.f32 	%f568, %f479, %f566;
	abs.f32 	%f88, %f568;
	div.rn.f32 	%f89, %f77, %f554;
	div.rn.f32 	%f90, %f58, %f554;
	mul.f32 	%f569, %f554, 0f3F800000;
	div.rn.f32 	%f91, %f58, %f76;
	mul.f32 	%f570, %f76, 0f3F800000;
	div.rn.f32 	%f92, %f90, %f554;
	mov.f32 	%f571, 0fC0000000;
	div.rn.f32 	%f93, %f571, %f554;
	mul.f32 	%f572, %f78, 0f3F800000;
	mul.f32 	%f573, %f77, 0f3F800000;
	div.rn.f32 	%f94, %f91, %f76;
	div.rn.f32 	%f95, %f571, %f76;
	div.rn.f32 	%f574, %f35, %f553;
	div.rn.f32 	%f575, %f36, %f555;
	mul.f32 	%f96, %f574, %f60;
	mul.f32 	%f97, %f575, %f61;
	mov.f32 	%f576, 0f3F400000;
	cvt.rzi.f32.f32	%f577, %f576;
	add.f32 	%f578, %f577, %f577;
	mov.f32 	%f579, 0f3FC00000;
	sub.f32 	%f580, %f579, %f578;
	abs.f32 	%f581, %f580;
	setp.eq.f32	%p20, %f581, 0f3F800000;
	mul.f32 	%f98, %f574, %f62;
	mul.f32 	%f99, %f575, %f63;
	setp.lt.f32	%p21, %f57, 0f00000000;
	and.pred  	%p1, %p21, %p20;
	selp.f32	%f102, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f582, %f57, %f57;
	selp.f32	%f103, %f582, 0f00000000, %p20;
	setp.lt.f32	%p22, %f56, 0f00000000;
	and.pred  	%p2, %p22, %p20;
	selp.f32	%f104, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f583, %f56, %f56;
	selp.f32	%f105, %f583, 0f00000000, %p20;
	mul.f32 	%f584, %f554, %f554;
	mul.f32 	%f585, %f569, %f584;
	div.rn.f32 	%f106, %f58, %f585;
	mul.f32 	%f586, %f76, %f76;
	mul.f32 	%f587, %f570, %f586;
	div.rn.f32 	%f107, %f58, %f587;
	mul.f32 	%f588, %f584, %f584;
	mul.f32 	%f589, %f569, %f588;
	mul.f32 	%f590, %f78, %f78;
	mul.f32 	%f108, %f572, %f590;
	mul.f32 	%f591, %f77, %f77;
	mul.f32 	%f109, %f573, %f591;
	div.rn.f32 	%f110, %f59, %f589;
	mul.f32 	%f592, %f586, %f586;
	mul.f32 	%f593, %f570, %f592;
	div.rn.f32 	%f111, %f59, %f593;

BB14_23:
	setp.ltu.f32	%p23, %f80, 0f3F800000;
	@%p23 bra 	BB14_25;

	setp.ltu.f32	%p24, %f80, 0f407AD445;
	mov.f32 	%f596, 0f3A03BB71;
	mov.f32 	%f597, 0fB7B730FB;
	fma.rn.f32 	%f598, %f597, %f80, %f596;
	mov.f32 	%f599, 0fBBACA3B3;
	fma.rn.f32 	%f600, %f598, %f80, %f599;
	mov.f32 	%f601, 0f3D0A7445;
	fma.rn.f32 	%f602, %f600, %f80, %f601;
	mov.f32 	%f603, 0fBE1B3B75;
	fma.rn.f32 	%f604, %f602, %f80, %f603;
	mov.f32 	%f605, 0fBF6B385A;
	fma.rn.f32 	%f606, %f604, %f80, %f605;
	mov.f32 	%f607, 0fBFD0316E;
	fma.rn.f32 	%f608, %f606, %f80, %f607;
	mov.f32 	%f609, 0fBA031CCE;
	fma.rn.f32 	%f595, %f608, %f80, %f609;
	// inline asm
	ex2.approx.ftz.f32 %f594,%f595;
	// inline asm
	sub.f32 	%f611, %f560, %f594;
	mov.b32 	 %r83, %f611;
	selp.b32	%r84, %r83, 1065353216, %p24;
	mov.b32 	 %r85, %f79;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f2077, %r87;
	bra.uni 	BB14_26;

BB14_25:
	mul.f32 	%f2069, %f79, %f79;
	mov.f32 	%f612, 0f3BA0C9F8;
	mov.f32 	%f613, 0fBA1268FB;
	fma.rn.f32 	%f614, %f613, %f2069, %f612;
	mov.f32 	%f615, 0fBCDABFD4;
	fma.rn.f32 	%f616, %f614, %f2069, %f615;
	mov.f32 	%f617, 0f3DE70331;
	fma.rn.f32 	%f618, %f616, %f2069, %f617;
	mov.f32 	%f619, 0fBEC09330;
	fma.rn.f32 	%f620, %f618, %f2069, %f619;
	mov.f32 	%f621, 0f3F906EBA;
	fma.rn.f32 	%f622, %f620, %f2069, %f621;
	mul.f32 	%f2077, %f622, %f79;

BB14_26:
	setp.ltu.f32	%p25, %f83, 0f3F800000;
	@%p25 bra 	BB14_28;

	setp.ltu.f32	%p26, %f83, 0f407AD445;
	mov.f32 	%f625, 0f3A03BB71;
	mov.f32 	%f626, 0fB7B730FB;
	fma.rn.f32 	%f627, %f626, %f83, %f625;
	mov.f32 	%f628, 0fBBACA3B3;
	fma.rn.f32 	%f629, %f627, %f83, %f628;
	mov.f32 	%f630, 0f3D0A7445;
	fma.rn.f32 	%f631, %f629, %f83, %f630;
	mov.f32 	%f632, 0fBE1B3B75;
	fma.rn.f32 	%f633, %f631, %f83, %f632;
	mov.f32 	%f634, 0fBF6B385A;
	fma.rn.f32 	%f635, %f633, %f83, %f634;
	mov.f32 	%f636, 0fBFD0316E;
	fma.rn.f32 	%f637, %f635, %f83, %f636;
	mov.f32 	%f638, 0fBA031CCE;
	fma.rn.f32 	%f624, %f637, %f83, %f638;
	// inline asm
	ex2.approx.ftz.f32 %f623,%f624;
	// inline asm
	sub.f32 	%f640, %f560, %f623;
	mov.b32 	 %r88, %f640;
	selp.b32	%r89, %r88, 1065353216, %p26;
	mov.b32 	 %r90, %f82;
	and.b32  	%r91, %r90, -2147483648;
	or.b32  	%r92, %r89, %r91;
	mov.b32 	 %f2078, %r92;
	bra.uni 	BB14_29;

BB14_28:
	mul.f32 	%f2068, %f82, %f82;
	mov.f32 	%f641, 0f3BA0C9F8;
	mov.f32 	%f642, 0fBA1268FB;
	fma.rn.f32 	%f643, %f642, %f2068, %f641;
	mov.f32 	%f644, 0fBCDABFD4;
	fma.rn.f32 	%f645, %f643, %f2068, %f644;
	mov.f32 	%f646, 0f3DE70331;
	fma.rn.f32 	%f647, %f645, %f2068, %f646;
	mov.f32 	%f648, 0fBEC09330;
	fma.rn.f32 	%f649, %f647, %f2068, %f648;
	mov.f32 	%f650, 0f3F906EBA;
	fma.rn.f32 	%f651, %f649, %f2068, %f650;
	mul.f32 	%f2078, %f651, %f82;

BB14_29:
	sub.f32 	%f652, %f2077, %f2078;
	mul.f32 	%f128, %f652, 0f3F000000;
	cvt.rn.f32.s32	%f129, %r264;
	sub.f32 	%f130, %f129, %f2106;
	add.f32 	%f131, %f130, 0f3F800000;
	mul.f32 	%f132, %f131, %f85;
	abs.f32 	%f133, %f132;
	setp.ltu.f32	%p27, %f133, 0f3F800000;
	@%p27 bra 	BB14_31;

	mov.f32 	%f655, 0f3A03BB71;
	mov.f32 	%f656, 0fB7B730FB;
	fma.rn.f32 	%f657, %f656, %f133, %f655;
	mov.f32 	%f658, 0fBBACA3B3;
	fma.rn.f32 	%f659, %f657, %f133, %f658;
	mov.f32 	%f660, 0f3D0A7445;
	fma.rn.f32 	%f661, %f659, %f133, %f660;
	mov.f32 	%f662, 0fBE1B3B75;
	fma.rn.f32 	%f663, %f661, %f133, %f662;
	mov.f32 	%f664, 0fBF6B385A;
	fma.rn.f32 	%f665, %f663, %f133, %f664;
	mov.f32 	%f666, 0fBFD0316E;
	fma.rn.f32 	%f667, %f665, %f133, %f666;
	mov.f32 	%f668, 0fBA031CCE;
	fma.rn.f32 	%f654, %f667, %f133, %f668;
	// inline asm
	ex2.approx.ftz.f32 %f653,%f654;
	// inline asm
	sub.f32 	%f670, %f560, %f653;
	mov.b32 	 %r93, %f670;
	setp.ltu.f32	%p28, %f133, 0f407AD445;
	selp.b32	%r94, %r93, 1065353216, %p28;
	mov.b32 	 %r95, %f132;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f2079, %r97;
	bra.uni 	BB14_32;

BB14_31:
	mul.f32 	%f671, %f132, %f132;
	mov.f32 	%f672, 0f3BA0C9F8;
	mov.f32 	%f673, 0fBA1268FB;
	fma.rn.f32 	%f674, %f673, %f671, %f672;
	mov.f32 	%f675, 0fBCDABFD4;
	fma.rn.f32 	%f676, %f674, %f671, %f675;
	mov.f32 	%f677, 0f3DE70331;
	fma.rn.f32 	%f678, %f676, %f671, %f677;
	mov.f32 	%f679, 0fBEC09330;
	fma.rn.f32 	%f680, %f678, %f671, %f679;
	mov.f32 	%f681, 0f3F906EBA;
	fma.rn.f32 	%f682, %f680, %f671, %f681;
	mul.f32 	%f2079, %f682, %f132;

BB14_32:
	mul.f32 	%f137, %f130, %f85;
	abs.f32 	%f138, %f137;
	setp.ltu.f32	%p29, %f138, 0f3F800000;
	@%p29 bra 	BB14_34;

	mov.f32 	%f685, 0f3A03BB71;
	mov.f32 	%f686, 0fB7B730FB;
	fma.rn.f32 	%f687, %f686, %f138, %f685;
	mov.f32 	%f688, 0fBBACA3B3;
	fma.rn.f32 	%f689, %f687, %f138, %f688;
	mov.f32 	%f690, 0f3D0A7445;
	fma.rn.f32 	%f691, %f689, %f138, %f690;
	mov.f32 	%f692, 0fBE1B3B75;
	fma.rn.f32 	%f693, %f691, %f138, %f692;
	mov.f32 	%f694, 0fBF6B385A;
	fma.rn.f32 	%f695, %f693, %f138, %f694;
	mov.f32 	%f696, 0fBFD0316E;
	fma.rn.f32 	%f697, %f695, %f138, %f696;
	mov.f32 	%f698, 0fBA031CCE;
	fma.rn.f32 	%f684, %f697, %f138, %f698;
	// inline asm
	ex2.approx.ftz.f32 %f683,%f684;
	// inline asm
	sub.f32 	%f700, %f560, %f683;
	mov.b32 	 %r98, %f700;
	setp.ltu.f32	%p30, %f138, 0f407AD445;
	selp.b32	%r99, %r98, 1065353216, %p30;
	mov.b32 	 %r100, %f137;
	and.b32  	%r101, %r100, -2147483648;
	or.b32  	%r102, %r99, %r101;
	mov.b32 	 %f2080, %r102;
	bra.uni 	BB14_35;

BB14_34:
	mul.f32 	%f701, %f137, %f137;
	mov.f32 	%f702, 0f3BA0C9F8;
	mov.f32 	%f703, 0fBA1268FB;
	fma.rn.f32 	%f704, %f703, %f701, %f702;
	mov.f32 	%f705, 0fBCDABFD4;
	fma.rn.f32 	%f706, %f704, %f701, %f705;
	mov.f32 	%f707, 0f3DE70331;
	fma.rn.f32 	%f708, %f706, %f701, %f707;
	mov.f32 	%f709, 0fBEC09330;
	fma.rn.f32 	%f710, %f708, %f701, %f709;
	mov.f32 	%f711, 0f3F906EBA;
	fma.rn.f32 	%f712, %f710, %f701, %f711;
	mul.f32 	%f2080, %f712, %f137;

BB14_35:
	sub.f32 	%f713, %f2079, %f2080;
	mul.f32 	%f142, %f713, 0f3F000000;
	setp.neu.f32	%p31, %f87, 0f3F800000;
	@%p31 bra 	BB14_37;

	mov.f32 	%f2082, 0f3F800000;
	bra.uni 	BB14_48;

BB14_37:
	abs.f32 	%f143, %f87;
	setp.gtu.f32	%p32, %f143, 0f7F800000;
	add.f32 	%f2082, %f87, 0f40000000;
	@%p32 bra 	BB14_48;

	abs.f32 	%f145, %f479;
	setp.gtu.f32	%p33, %f145, 0f7F800000;
	add.f32 	%f2082, %f87, 0f40000000;
	@%p33 bra 	BB14_48;

	setp.eq.f32	%p34, %f145, 0f7F800000;
	@%p34 bra 	BB14_47;

	setp.eq.f32	%p35, %f87, 0f00000000;
	setp.eq.f32	%p36, %f143, 0f7F800000;
	or.pred  	%p37, %p36, %p35;
	setp.eq.f32	%p38, %f88, 0f3F800000;
	setp.lt.f32	%p39, %f87, 0f00000000;
	and.pred  	%p40, %p39, %p38;
	selp.f32	%f715, 0fFF800000, 0f7F800000, %p40;
	add.f32 	%f716, %f87, %f87;
	selp.f32	%f717, %f716, 0f00000000, %p38;
	selp.f32	%f2082, %f715, %f717, %p36;
	@%p37 bra 	BB14_48;

	setp.geu.f32	%p41, %f87, 0f00000000;
	@%p41 bra 	BB14_44;

	cvt.rzi.f32.f32	%f719, %f479;
	setp.eq.f32	%p42, %f719, 0f40000000;
	@%p42 bra 	BB14_44;

	mov.f32 	%f2082, 0f7FFFFFFF;
	bra.uni 	BB14_48;

BB14_44:
	setp.lt.f32	%p43, %f143, 0f00800000;
	selp.f32	%f724, 0fC3170000, 0fC2FE0000, %p43;
	mul.f32 	%f725, %f143, 0f4B800000;
	selp.f32	%f726, %f725, %f143, %p43;
	mov.b32 	 %r103, %f726;
	and.b32  	%r104, %r103, 8388607;
	or.b32  	%r105, %r104, 1065353216;
	mov.b32 	 %f727, %r105;
	shr.u32 	%r106, %r103, 23;
	cvt.rn.f32.u32	%f728, %r106;
	add.f32 	%f729, %f724, %f728;
	setp.gt.f32	%p44, %f727, 0f3FB504F3;
	mul.f32 	%f730, %f727, 0f3F000000;
	add.f32 	%f731, %f729, 0f3F800000;
	selp.f32	%f732, %f730, %f727, %p44;
	selp.f32	%f733, %f731, %f729, %p44;
	add.f32 	%f734, %f732, 0fBF800000;
	add.f32 	%f721, %f732, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f720,%f721;
	// inline asm
	add.f32 	%f735, %f734, %f734;
	mul.f32 	%f736, %f735, %f720;
	mul.f32 	%f737, %f736, %f736;
	mov.f32 	%f738, 0f3C4CAF63;
	mov.f32 	%f739, 0f3B18F0FE;
	fma.rn.f32 	%f740, %f739, %f737, %f738;
	mov.f32 	%f741, 0f3DAAAABD;
	fma.rn.f32 	%f742, %f740, %f737, %f741;
	mul.rn.f32 	%f743, %f742, %f737;
	mul.rn.f32 	%f744, %f743, %f736;
	sub.f32 	%f745, %f734, %f736;
	add.f32 	%f746, %f745, %f745;
	neg.f32 	%f747, %f736;
	fma.rn.f32 	%f748, %f747, %f734, %f746;
	mul.rn.f32 	%f749, %f720, %f748;
	add.f32 	%f750, %f736, %f744;
	sub.f32 	%f751, %f736, %f750;
	add.f32 	%f752, %f751, %f744;
	add.f32 	%f753, %f752, %f749;
	add.f32 	%f754, %f750, %f753;
	sub.f32 	%f755, %f750, %f754;
	add.f32 	%f756, %f755, %f753;
	mov.f32 	%f757, 0f3F317200;
	mul.rn.f32 	%f758, %f733, %f757;
	mov.f32 	%f759, 0f35BFBE8E;
	mul.rn.f32 	%f760, %f733, %f759;
	add.f32 	%f761, %f758, %f754;
	sub.f32 	%f762, %f758, %f761;
	add.f32 	%f763, %f762, %f754;
	add.f32 	%f764, %f763, %f756;
	add.f32 	%f765, %f764, %f760;
	add.f32 	%f766, %f761, %f765;
	sub.f32 	%f767, %f761, %f766;
	add.f32 	%f768, %f767, %f765;
	setp.gt.f32	%p45, %f145, 0f77F684DF;
	selp.f32	%f769, 0f39800000, 0f40000000, %p45;
	mul.rn.f32 	%f770, %f769, %f766;
	neg.f32 	%f771, %f770;
	fma.rn.f32 	%f772, %f769, %f766, %f771;
	fma.rn.f32 	%f773, %f769, %f768, %f772;
	mov.f32 	%f774, 0f00000000;
	fma.rn.f32 	%f775, %f774, %f766, %f773;
	add.rn.f32 	%f776, %f770, %f775;
	neg.f32 	%f777, %f776;
	add.rn.f32 	%f778, %f770, %f777;
	add.rn.f32 	%f779, %f778, %f775;
	mov.b32 	 %r107, %f776;
	setp.eq.s32	%p46, %r107, 1118925336;
	add.s32 	%r108, %r107, -1;
	mov.b32 	 %f780, %r108;
	add.f32 	%f781, %f779, 0f37000000;
	selp.f32	%f148, %f781, %f779, %p46;
	selp.f32	%f782, %f780, %f776, %p46;
	mul.f32 	%f783, %f782, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f784, %f783;
	mov.f32 	%f785, 0fBF317200;
	fma.rn.f32 	%f786, %f784, %f785, %f782;
	mov.f32 	%f787, 0fB5BFBE8E;
	fma.rn.f32 	%f788, %f784, %f787, %f786;
	mul.f32 	%f723, %f788, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f722,%f723;
	// inline asm
	add.f32 	%f789, %f784, 0f00000000;
	ex2.approx.f32 	%f790, %f789;
	mul.f32 	%f791, %f722, %f790;
	setp.lt.f32	%p47, %f782, 0fC2D20000;
	selp.f32	%f792, 0f00000000, %f791, %p47;
	setp.gt.f32	%p48, %f782, 0f42D20000;
	selp.f32	%f2081, 0f7F800000, %f792, %p48;
	setp.eq.f32	%p49, %f2081, 0f7F800000;
	@%p49 bra 	BB14_46;

	fma.rn.f32 	%f2081, %f2081, %f148, %f2081;

BB14_46:
	mov.b32 	 %r109, %f2081;
	xor.b32  	%r110, %r109, -2147483648;
	mov.b32 	 %f793, %r110;
	selp.f32	%f2082, %f793, %f2081, %p40;
	bra.uni 	BB14_48;

BB14_47:
	setp.eq.f32	%p53, %f87, 0fBF800000;
	setp.gt.f32	%p54, %f143, 0f3F800000;
	selp.f32	%f795, 0f7F800000, 0f00000000, %p54;
	selp.f32	%f2082, 0f3F800000, %f795, %p53;

BB14_48:
	mul.f32 	%f799, %f2082, 0fBF000000;
	mul.f32 	%f800, %f799, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f801, %f800;
	mov.f32 	%f802, 0fBF317200;
	fma.rn.f32 	%f803, %f801, %f802, %f799;
	mov.f32 	%f804, 0fB5BFBE8E;
	fma.rn.f32 	%f805, %f801, %f804, %f803;
	mul.f32 	%f798, %f805, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f797,%f798;
	// inline asm
	add.f32 	%f806, %f801, 0f00000000;
	ex2.approx.f32 	%f807, %f806;
	mul.f32 	%f808, %f797, %f807;
	setp.lt.f32	%p55, %f799, 0fC2D20000;
	selp.f32	%f809, 0f00000000, %f808, %p55;
	setp.gt.f32	%p56, %f799, 0f42D20000;
	selp.f32	%f155, 0f7F800000, %f809, %p56;
	setp.neu.f32	%p57, %f89, 0f3F800000;
	@%p57 bra 	BB14_50;

	mov.f32 	%f2084, 0f3F800000;
	bra.uni 	BB14_61;

BB14_50:
	abs.f32 	%f156, %f89;
	setp.gtu.f32	%p58, %f156, 0f7F800000;
	add.f32 	%f2084, %f89, 0f40000000;
	@%p58 bra 	BB14_61;

	abs.f32 	%f158, %f479;
	setp.gtu.f32	%p59, %f158, 0f7F800000;
	add.f32 	%f2084, %f89, 0f40000000;
	@%p59 bra 	BB14_61;

	setp.eq.f32	%p60, %f158, 0f7F800000;
	@%p60 bra 	BB14_60;

	setp.eq.f32	%p61, %f89, 0f00000000;
	setp.eq.f32	%p62, %f156, 0f7F800000;
	or.pred  	%p63, %p62, %p61;
	setp.eq.f32	%p64, %f88, 0f3F800000;
	setp.lt.f32	%p65, %f89, 0f00000000;
	and.pred  	%p66, %p65, %p64;
	selp.f32	%f811, 0fFF800000, 0f7F800000, %p66;
	add.f32 	%f812, %f89, %f89;
	selp.f32	%f813, %f812, 0f00000000, %p64;
	selp.f32	%f2084, %f811, %f813, %p62;
	@%p63 bra 	BB14_61;

	setp.geu.f32	%p67, %f89, 0f00000000;
	@%p67 bra 	BB14_57;

	cvt.rzi.f32.f32	%f815, %f479;
	setp.eq.f32	%p68, %f815, 0f40000000;
	@%p68 bra 	BB14_57;

	mov.f32 	%f2084, 0f7FFFFFFF;
	bra.uni 	BB14_61;

BB14_57:
	setp.lt.f32	%p69, %f156, 0f00800000;
	selp.f32	%f820, 0fC3170000, 0fC2FE0000, %p69;
	mul.f32 	%f821, %f156, 0f4B800000;
	selp.f32	%f822, %f821, %f156, %p69;
	mov.b32 	 %r111, %f822;
	and.b32  	%r112, %r111, 8388607;
	or.b32  	%r113, %r112, 1065353216;
	mov.b32 	 %f823, %r113;
	shr.u32 	%r114, %r111, 23;
	cvt.rn.f32.u32	%f824, %r114;
	add.f32 	%f825, %f820, %f824;
	setp.gt.f32	%p70, %f823, 0f3FB504F3;
	mul.f32 	%f826, %f823, 0f3F000000;
	add.f32 	%f827, %f825, 0f3F800000;
	selp.f32	%f828, %f826, %f823, %p70;
	selp.f32	%f829, %f827, %f825, %p70;
	add.f32 	%f830, %f828, 0fBF800000;
	add.f32 	%f817, %f828, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f816,%f817;
	// inline asm
	add.f32 	%f831, %f830, %f830;
	mul.f32 	%f832, %f831, %f816;
	mul.f32 	%f833, %f832, %f832;
	mov.f32 	%f834, 0f3C4CAF63;
	mov.f32 	%f835, 0f3B18F0FE;
	fma.rn.f32 	%f836, %f835, %f833, %f834;
	mov.f32 	%f837, 0f3DAAAABD;
	fma.rn.f32 	%f838, %f836, %f833, %f837;
	mul.rn.f32 	%f839, %f838, %f833;
	mul.rn.f32 	%f840, %f839, %f832;
	sub.f32 	%f841, %f830, %f832;
	add.f32 	%f842, %f841, %f841;
	neg.f32 	%f843, %f832;
	fma.rn.f32 	%f844, %f843, %f830, %f842;
	mul.rn.f32 	%f845, %f816, %f844;
	add.f32 	%f846, %f832, %f840;
	sub.f32 	%f847, %f832, %f846;
	add.f32 	%f848, %f847, %f840;
	add.f32 	%f849, %f848, %f845;
	add.f32 	%f850, %f846, %f849;
	sub.f32 	%f851, %f846, %f850;
	add.f32 	%f852, %f851, %f849;
	mov.f32 	%f853, 0f3F317200;
	mul.rn.f32 	%f854, %f829, %f853;
	mov.f32 	%f855, 0f35BFBE8E;
	mul.rn.f32 	%f856, %f829, %f855;
	add.f32 	%f857, %f854, %f850;
	sub.f32 	%f858, %f854, %f857;
	add.f32 	%f859, %f858, %f850;
	add.f32 	%f860, %f859, %f852;
	add.f32 	%f861, %f860, %f856;
	add.f32 	%f862, %f857, %f861;
	sub.f32 	%f863, %f857, %f862;
	add.f32 	%f864, %f863, %f861;
	setp.gt.f32	%p71, %f158, 0f77F684DF;
	selp.f32	%f865, 0f39800000, 0f40000000, %p71;
	mul.rn.f32 	%f866, %f865, %f862;
	neg.f32 	%f867, %f866;
	fma.rn.f32 	%f868, %f865, %f862, %f867;
	fma.rn.f32 	%f869, %f865, %f864, %f868;
	mov.f32 	%f870, 0f00000000;
	fma.rn.f32 	%f871, %f870, %f862, %f869;
	add.rn.f32 	%f872, %f866, %f871;
	neg.f32 	%f873, %f872;
	add.rn.f32 	%f874, %f866, %f873;
	add.rn.f32 	%f875, %f874, %f871;
	mov.b32 	 %r115, %f872;
	setp.eq.s32	%p72, %r115, 1118925336;
	add.s32 	%r116, %r115, -1;
	mov.b32 	 %f876, %r116;
	add.f32 	%f877, %f875, 0f37000000;
	selp.f32	%f161, %f877, %f875, %p72;
	selp.f32	%f878, %f876, %f872, %p72;
	mul.f32 	%f879, %f878, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f880, %f879;
	fma.rn.f32 	%f882, %f880, %f802, %f878;
	fma.rn.f32 	%f884, %f880, %f804, %f882;
	mul.f32 	%f819, %f884, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f818,%f819;
	// inline asm
	add.f32 	%f885, %f880, 0f00000000;
	ex2.approx.f32 	%f886, %f885;
	mul.f32 	%f887, %f818, %f886;
	setp.lt.f32	%p73, %f878, 0fC2D20000;
	selp.f32	%f888, 0f00000000, %f887, %p73;
	setp.gt.f32	%p74, %f878, 0f42D20000;
	selp.f32	%f2083, 0f7F800000, %f888, %p74;
	setp.eq.f32	%p75, %f2083, 0f7F800000;
	@%p75 bra 	BB14_59;

	fma.rn.f32 	%f2083, %f2083, %f161, %f2083;

BB14_59:
	mov.b32 	 %r117, %f2083;
	xor.b32  	%r118, %r117, -2147483648;
	mov.b32 	 %f889, %r118;
	selp.f32	%f2084, %f889, %f2083, %p66;
	bra.uni 	BB14_61;

BB14_60:
	setp.eq.f32	%p79, %f89, 0fBF800000;
	setp.gt.f32	%p80, %f156, 0f3F800000;
	selp.f32	%f891, 0f7F800000, 0f00000000, %p80;
	selp.f32	%f2084, 0f3F800000, %f891, %p79;

BB14_61:
	cvt.rn.f32.s32	%f2070, %r264;
	mul.f32 	%f895, %f2084, 0fBF000000;
	mul.f32 	%f896, %f895, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f897, %f896;
	fma.rn.f32 	%f899, %f897, %f802, %f895;
	fma.rn.f32 	%f901, %f897, %f804, %f899;
	mul.f32 	%f894, %f901, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f893,%f894;
	// inline asm
	add.f32 	%f902, %f897, 0f00000000;
	ex2.approx.f32 	%f903, %f902;
	mul.f32 	%f904, %f893, %f903;
	setp.lt.f32	%p81, %f895, 0fC2D20000;
	selp.f32	%f905, 0f00000000, %f904, %p81;
	setp.gt.f32	%p82, %f895, 0f42D20000;
	selp.f32	%f168, 0f7F800000, %f905, %p82;
	sub.f32 	%f906, %f155, %f168;
	mul.f32 	%f907, %f90, %f906;
	mul.f32 	%f169, %f907, %f142;
	add.f32 	%f908, %f2070, 0f3F800000;
	sub.f32 	%f170, %f908, %f2106;
	div.rn.f32 	%f171, %f170, %f76;
	setp.neu.f32	%p83, %f171, 0f3F800000;
	@%p83 bra 	BB14_63;

	mov.f32 	%f2086, 0f3F800000;
	bra.uni 	BB14_78;

BB14_63:
	abs.f32 	%f172, %f171;
	setp.gtu.f32	%p84, %f172, 0f7F800000;
	@%p84 bra 	BB14_77;

	abs.f32 	%f173, %f479;
	setp.gtu.f32	%p85, %f173, 0f7F800000;
	@%p85 bra 	BB14_77;

	setp.eq.f32	%p86, %f173, 0f7F800000;
	@%p86 bra 	BB14_76;

	setp.eq.f32	%p87, %f172, 0f7F800000;
	@%p87 bra 	BB14_75;

	setp.eq.f32	%p88, %f171, 0f00000000;
	@%p88 bra 	BB14_74;

	setp.geu.f32	%p89, %f171, 0f00000000;
	@%p89 bra 	BB14_71;

	cvt.rzi.f32.f32	%f911, %f479;
	setp.eq.f32	%p90, %f911, 0f40000000;
	@%p90 bra 	BB14_71;

	mov.f32 	%f2086, 0f7FFFFFFF;
	bra.uni 	BB14_78;

BB14_71:
	setp.lt.f32	%p91, %f172, 0f00800000;
	selp.f32	%f916, 0fC3170000, 0fC2FE0000, %p91;
	mul.f32 	%f917, %f172, 0f4B800000;
	selp.f32	%f918, %f917, %f172, %p91;
	mov.b32 	 %r119, %f918;
	and.b32  	%r120, %r119, 8388607;
	or.b32  	%r121, %r120, 1065353216;
	mov.b32 	 %f919, %r121;
	shr.u32 	%r122, %r119, 23;
	cvt.rn.f32.u32	%f920, %r122;
	add.f32 	%f921, %f916, %f920;
	setp.gt.f32	%p92, %f919, 0f3FB504F3;
	mul.f32 	%f922, %f919, 0f3F000000;
	add.f32 	%f923, %f921, 0f3F800000;
	selp.f32	%f924, %f922, %f919, %p92;
	selp.f32	%f925, %f923, %f921, %p92;
	add.f32 	%f926, %f924, 0fBF800000;
	add.f32 	%f913, %f924, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f912,%f913;
	// inline asm
	add.f32 	%f927, %f926, %f926;
	mul.f32 	%f928, %f927, %f912;
	mul.f32 	%f929, %f928, %f928;
	mov.f32 	%f930, 0f3C4CAF63;
	mov.f32 	%f931, 0f3B18F0FE;
	fma.rn.f32 	%f932, %f931, %f929, %f930;
	mov.f32 	%f933, 0f3DAAAABD;
	fma.rn.f32 	%f934, %f932, %f929, %f933;
	mul.rn.f32 	%f935, %f934, %f929;
	mul.rn.f32 	%f936, %f935, %f928;
	sub.f32 	%f937, %f926, %f928;
	add.f32 	%f938, %f937, %f937;
	neg.f32 	%f939, %f928;
	fma.rn.f32 	%f940, %f939, %f926, %f938;
	mul.rn.f32 	%f941, %f912, %f940;
	add.f32 	%f942, %f928, %f936;
	sub.f32 	%f943, %f928, %f942;
	add.f32 	%f944, %f943, %f936;
	add.f32 	%f945, %f944, %f941;
	add.f32 	%f946, %f942, %f945;
	sub.f32 	%f947, %f942, %f946;
	add.f32 	%f948, %f947, %f945;
	mov.f32 	%f949, 0f3F317200;
	mul.rn.f32 	%f950, %f925, %f949;
	mov.f32 	%f951, 0f35BFBE8E;
	mul.rn.f32 	%f952, %f925, %f951;
	add.f32 	%f953, %f950, %f946;
	sub.f32 	%f954, %f950, %f953;
	add.f32 	%f955, %f954, %f946;
	add.f32 	%f956, %f955, %f948;
	add.f32 	%f957, %f956, %f952;
	add.f32 	%f958, %f953, %f957;
	sub.f32 	%f959, %f953, %f958;
	add.f32 	%f960, %f959, %f957;
	setp.gt.f32	%p93, %f173, 0f77F684DF;
	selp.f32	%f961, 0f39800000, 0f40000000, %p93;
	mul.rn.f32 	%f962, %f961, %f958;
	neg.f32 	%f963, %f962;
	fma.rn.f32 	%f964, %f961, %f958, %f963;
	fma.rn.f32 	%f965, %f961, %f960, %f964;
	mov.f32 	%f966, 0f00000000;
	fma.rn.f32 	%f967, %f966, %f958, %f965;
	add.rn.f32 	%f968, %f962, %f967;
	neg.f32 	%f969, %f968;
	add.rn.f32 	%f970, %f962, %f969;
	add.rn.f32 	%f971, %f970, %f967;
	mov.b32 	 %r123, %f968;
	setp.eq.s32	%p94, %r123, 1118925336;
	add.s32 	%r124, %r123, -1;
	mov.b32 	 %f972, %r124;
	add.f32 	%f973, %f971, 0f37000000;
	selp.f32	%f174, %f973, %f971, %p94;
	selp.f32	%f974, %f972, %f968, %p94;
	mul.f32 	%f975, %f974, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f976, %f975;
	fma.rn.f32 	%f978, %f976, %f802, %f974;
	fma.rn.f32 	%f980, %f976, %f804, %f978;
	mul.f32 	%f915, %f980, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f914,%f915;
	// inline asm
	add.f32 	%f981, %f976, 0f00000000;
	ex2.approx.f32 	%f982, %f981;
	mul.f32 	%f983, %f914, %f982;
	setp.lt.f32	%p95, %f974, 0fC2D20000;
	selp.f32	%f984, 0f00000000, %f983, %p95;
	setp.gt.f32	%p96, %f974, 0f42D20000;
	selp.f32	%f2085, 0f7F800000, %f984, %p96;
	setp.eq.f32	%p97, %f2085, 0f7F800000;
	@%p97 bra 	BB14_73;

	fma.rn.f32 	%f2085, %f2085, %f174, %f2085;

BB14_73:
	setp.eq.f32	%p98, %f88, 0f3F800000;
	setp.lt.f32	%p99, %f171, 0f00000000;
	and.pred  	%p100, %p99, %p98;
	mov.b32 	 %r125, %f2085;
	xor.b32  	%r126, %r125, -2147483648;
	mov.b32 	 %f985, %r126;
	selp.f32	%f2086, %f985, %f2085, %p100;
	bra.uni 	BB14_78;

BB14_74:
	setp.eq.f32	%p101, %f88, 0f3F800000;
	add.f32 	%f987, %f171, %f171;
	selp.f32	%f2086, %f987, 0f00000000, %p101;
	bra.uni 	BB14_78;

BB14_75:
	setp.eq.f32	%p102, %f88, 0f3F800000;
	setp.lt.f32	%p103, %f171, 0f00000000;
	and.pred  	%p104, %p103, %p102;
	selp.f32	%f2086, 0fFF800000, 0f7F800000, %p104;
	bra.uni 	BB14_78;

BB14_76:
	setp.gt.f32	%p105, %f172, 0f3F800000;
	selp.f32	%f988, 0f7F800000, 0f00000000, %p105;
	setp.eq.f32	%p106, %f171, 0fBF800000;
	selp.f32	%f2086, 0f3F800000, %f988, %p106;
	bra.uni 	BB14_78;

BB14_77:
	add.f32 	%f2086, %f171, 0f40000000;

BB14_78:
	mul.f32 	%f992, %f77, %f168;
	mul.f32 	%f993, %f86, %f155;
	sub.f32 	%f994, %f993, %f992;
	mul.f32 	%f995, %f106, %f994;
	mul.f32 	%f184, %f995, %f142;
	mul.f32 	%f996, %f2086, 0fBF000000;
	mul.f32 	%f997, %f996, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f998, %f997;
	fma.rn.f32 	%f1000, %f998, %f802, %f996;
	fma.rn.f32 	%f1002, %f998, %f804, %f1000;
	mul.f32 	%f991, %f1002, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f990,%f991;
	// inline asm
	add.f32 	%f1003, %f998, 0f00000000;
	ex2.approx.f32 	%f1004, %f1003;
	mul.f32 	%f1005, %f990, %f1004;
	setp.lt.f32	%p107, %f996, 0fC2D20000;
	selp.f32	%f1006, 0f00000000, %f1005, %p107;
	setp.gt.f32	%p108, %f996, 0f42D20000;
	selp.f32	%f185, 0f7F800000, %f1006, %p108;
	div.rn.f32 	%f186, %f130, %f76;
	setp.neu.f32	%p109, %f186, 0f3F800000;
	@%p109 bra 	BB14_80;

	mov.f32 	%f2088, 0f3F800000;
	bra.uni 	BB14_95;

BB14_80:
	abs.f32 	%f187, %f186;
	setp.gtu.f32	%p110, %f187, 0f7F800000;
	@%p110 bra 	BB14_94;

	abs.f32 	%f188, %f479;
	setp.gtu.f32	%p111, %f188, 0f7F800000;
	@%p111 bra 	BB14_94;

	setp.eq.f32	%p112, %f188, 0f7F800000;
	@%p112 bra 	BB14_93;

	setp.eq.f32	%p113, %f187, 0f7F800000;
	@%p113 bra 	BB14_92;

	setp.eq.f32	%p114, %f186, 0f00000000;
	@%p114 bra 	BB14_91;

	setp.geu.f32	%p115, %f186, 0f00000000;
	@%p115 bra 	BB14_88;

	cvt.rzi.f32.f32	%f1009, %f479;
	setp.eq.f32	%p116, %f1009, 0f40000000;
	@%p116 bra 	BB14_88;

	mov.f32 	%f2088, 0f7FFFFFFF;
	bra.uni 	BB14_95;

BB14_88:
	setp.lt.f32	%p117, %f187, 0f00800000;
	selp.f32	%f1014, 0fC3170000, 0fC2FE0000, %p117;
	mul.f32 	%f1015, %f187, 0f4B800000;
	selp.f32	%f1016, %f1015, %f187, %p117;
	mov.b32 	 %r127, %f1016;
	and.b32  	%r128, %r127, 8388607;
	or.b32  	%r129, %r128, 1065353216;
	mov.b32 	 %f1017, %r129;
	shr.u32 	%r130, %r127, 23;
	cvt.rn.f32.u32	%f1018, %r130;
	add.f32 	%f1019, %f1014, %f1018;
	setp.gt.f32	%p118, %f1017, 0f3FB504F3;
	mul.f32 	%f1020, %f1017, 0f3F000000;
	add.f32 	%f1021, %f1019, 0f3F800000;
	selp.f32	%f1022, %f1020, %f1017, %p118;
	selp.f32	%f1023, %f1021, %f1019, %p118;
	add.f32 	%f1024, %f1022, 0fBF800000;
	add.f32 	%f1011, %f1022, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1010,%f1011;
	// inline asm
	add.f32 	%f1025, %f1024, %f1024;
	mul.f32 	%f1026, %f1025, %f1010;
	mul.f32 	%f1027, %f1026, %f1026;
	mov.f32 	%f1028, 0f3C4CAF63;
	mov.f32 	%f1029, 0f3B18F0FE;
	fma.rn.f32 	%f1030, %f1029, %f1027, %f1028;
	mov.f32 	%f1031, 0f3DAAAABD;
	fma.rn.f32 	%f1032, %f1030, %f1027, %f1031;
	mul.rn.f32 	%f1033, %f1032, %f1027;
	mul.rn.f32 	%f1034, %f1033, %f1026;
	sub.f32 	%f1035, %f1024, %f1026;
	add.f32 	%f1036, %f1035, %f1035;
	neg.f32 	%f1037, %f1026;
	fma.rn.f32 	%f1038, %f1037, %f1024, %f1036;
	mul.rn.f32 	%f1039, %f1010, %f1038;
	add.f32 	%f1040, %f1026, %f1034;
	sub.f32 	%f1041, %f1026, %f1040;
	add.f32 	%f1042, %f1041, %f1034;
	add.f32 	%f1043, %f1042, %f1039;
	add.f32 	%f1044, %f1040, %f1043;
	sub.f32 	%f1045, %f1040, %f1044;
	add.f32 	%f1046, %f1045, %f1043;
	mov.f32 	%f1047, 0f3F317200;
	mul.rn.f32 	%f1048, %f1023, %f1047;
	mov.f32 	%f1049, 0f35BFBE8E;
	mul.rn.f32 	%f1050, %f1023, %f1049;
	add.f32 	%f1051, %f1048, %f1044;
	sub.f32 	%f1052, %f1048, %f1051;
	add.f32 	%f1053, %f1052, %f1044;
	add.f32 	%f1054, %f1053, %f1046;
	add.f32 	%f1055, %f1054, %f1050;
	add.f32 	%f1056, %f1051, %f1055;
	sub.f32 	%f1057, %f1051, %f1056;
	add.f32 	%f1058, %f1057, %f1055;
	setp.gt.f32	%p119, %f188, 0f77F684DF;
	selp.f32	%f1059, 0f39800000, 0f40000000, %p119;
	mul.rn.f32 	%f1060, %f1059, %f1056;
	neg.f32 	%f1061, %f1060;
	fma.rn.f32 	%f1062, %f1059, %f1056, %f1061;
	fma.rn.f32 	%f1063, %f1059, %f1058, %f1062;
	mov.f32 	%f1064, 0f00000000;
	fma.rn.f32 	%f1065, %f1064, %f1056, %f1063;
	add.rn.f32 	%f1066, %f1060, %f1065;
	neg.f32 	%f1067, %f1066;
	add.rn.f32 	%f1068, %f1060, %f1067;
	add.rn.f32 	%f1069, %f1068, %f1065;
	mov.b32 	 %r131, %f1066;
	setp.eq.s32	%p120, %r131, 1118925336;
	add.s32 	%r132, %r131, -1;
	mov.b32 	 %f1070, %r132;
	add.f32 	%f1071, %f1069, 0f37000000;
	selp.f32	%f189, %f1071, %f1069, %p120;
	selp.f32	%f1072, %f1070, %f1066, %p120;
	mul.f32 	%f1073, %f1072, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1074, %f1073;
	fma.rn.f32 	%f1076, %f1074, %f802, %f1072;
	fma.rn.f32 	%f1078, %f1074, %f804, %f1076;
	mul.f32 	%f1013, %f1078, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1012,%f1013;
	// inline asm
	add.f32 	%f1079, %f1074, 0f00000000;
	ex2.approx.f32 	%f1080, %f1079;
	mul.f32 	%f1081, %f1012, %f1080;
	setp.lt.f32	%p121, %f1072, 0fC2D20000;
	selp.f32	%f1082, 0f00000000, %f1081, %p121;
	setp.gt.f32	%p122, %f1072, 0f42D20000;
	selp.f32	%f2087, 0f7F800000, %f1082, %p122;
	setp.eq.f32	%p123, %f2087, 0f7F800000;
	@%p123 bra 	BB14_90;

	fma.rn.f32 	%f2087, %f2087, %f189, %f2087;

BB14_90:
	setp.eq.f32	%p124, %f88, 0f3F800000;
	setp.lt.f32	%p125, %f186, 0f00000000;
	and.pred  	%p126, %p125, %p124;
	mov.b32 	 %r133, %f2087;
	xor.b32  	%r134, %r133, -2147483648;
	mov.b32 	 %f1083, %r134;
	selp.f32	%f2088, %f1083, %f2087, %p126;
	bra.uni 	BB14_95;

BB14_91:
	setp.eq.f32	%p127, %f88, 0f3F800000;
	add.f32 	%f1085, %f186, %f186;
	selp.f32	%f2088, %f1085, 0f00000000, %p127;
	bra.uni 	BB14_95;

BB14_92:
	setp.eq.f32	%p128, %f88, 0f3F800000;
	setp.lt.f32	%p129, %f186, 0f00000000;
	and.pred  	%p130, %p129, %p128;
	selp.f32	%f2088, 0fFF800000, 0f7F800000, %p130;
	bra.uni 	BB14_95;

BB14_93:
	setp.gt.f32	%p131, %f187, 0f3F800000;
	selp.f32	%f1086, 0f7F800000, 0f00000000, %p131;
	setp.eq.f32	%p132, %f186, 0fBF800000;
	selp.f32	%f2088, 0f3F800000, %f1086, %p132;
	bra.uni 	BB14_95;

BB14_94:
	add.f32 	%f2088, %f186, 0f40000000;

BB14_95:
	mul.f32 	%f1090, %f2088, 0fBF000000;
	mul.f32 	%f1091, %f1090, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1092, %f1091;
	fma.rn.f32 	%f1094, %f1092, %f802, %f1090;
	fma.rn.f32 	%f1096, %f1092, %f804, %f1094;
	mul.f32 	%f1089, %f1096, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1088,%f1089;
	// inline asm
	add.f32 	%f1097, %f1092, 0f00000000;
	ex2.approx.f32 	%f1098, %f1097;
	mul.f32 	%f1099, %f1088, %f1098;
	setp.lt.f32	%p133, %f1090, 0fC2D20000;
	selp.f32	%f1100, 0f00000000, %f1099, %p133;
	setp.gt.f32	%p134, %f1090, 0f42D20000;
	selp.f32	%f1101, 0f7F800000, %f1100, %p134;
	sub.f32 	%f1102, %f185, %f1101;
	mul.f32 	%f1103, %f91, %f1102;
	mul.f32 	%f199, %f1103, %f128;
	mul.f32 	%f1104, %f130, %f1101;
	mul.f32 	%f1105, %f170, %f185;
	sub.f32 	%f1106, %f1105, %f1104;
	mul.f32 	%f1107, %f107, %f1106;
	mul.f32 	%f200, %f1107, %f128;
	mul.f32 	%f1108, %f168, %f77;
	mul.f32 	%f1109, %f155, %f78;
	sub.f32 	%f1110, %f1109, %f1108;
	mul.f32 	%f1111, %f92, %f1110;
	mul.f32 	%f201, %f1111, %f142;
	mul.f32 	%f1112, %f93, %f201;
	mul.f32 	%f1113, %f168, %f109;
	mul.f32 	%f1114, %f155, %f108;
	sub.f32 	%f1115, %f1114, %f1113;
	mul.f32 	%f1116, %f110, %f1115;
	mul.f32 	%f1117, %f1116, %f142;
	sub.f32 	%f202, %f1112, %f1117;
	mul.f32 	%f1118, %f185, %f131;
	sub.f32 	%f1119, %f1118, %f1104;
	mul.f32 	%f1120, %f94, %f1119;
	mul.f32 	%f203, %f1120, %f128;
	mul.f32 	%f1121, %f95, %f203;
	mul.f32 	%f1122, %f131, %f131;
	mul.f32 	%f1123, %f131, 0f3F800000;
	mul.f32 	%f1124, %f1123, %f1122;
	mul.f32 	%f1125, %f130, %f130;
	mul.f32 	%f1126, %f130, 0f3F800000;
	mul.f32 	%f1127, %f1126, %f1125;
	mul.f32 	%f1128, %f185, %f1124;
	mul.f32 	%f1129, %f1101, %f1127;
	sub.f32 	%f1130, %f1128, %f1129;
	mul.f32 	%f1131, %f111, %f1130;
	mul.f32 	%f1132, %f1131, %f128;
	sub.f32 	%f204, %f1121, %f1132;
	mul.f32 	%f1133, %f203, %f97;
	fma.rn.f32 	%f205, %f201, %f96, %f1133;
	setp.neu.f32	%p135, %f56, 0f3F800000;
	@%p135 bra 	BB14_97;

	mov.f32 	%f2090, 0f3F800000;
	bra.uni 	BB14_108;

BB14_97:
	abs.f32 	%f206, %f56;
	setp.gtu.f32	%p136, %f206, 0f7F800000;
	add.f32 	%f2090, %f56, 0f3FC00000;
	@%p136 bra 	BB14_108;

	abs.f32 	%f208, %f579;
	setp.gtu.f32	%p137, %f208, 0f7F800000;
	add.f32 	%f2090, %f56, 0f3FC00000;
	@%p137 bra 	BB14_108;

	setp.eq.f32	%p138, %f208, 0f7F800000;
	@%p138 bra 	BB14_107;

	setp.eq.f32	%p139, %f56, 0f00000000;
	setp.eq.f32	%p140, %f206, 0f7F800000;
	or.pred  	%p141, %p140, %p139;
	selp.f32	%f2090, %f104, %f105, %p140;
	@%p141 bra 	BB14_108;

	setp.geu.f32	%p142, %f56, 0f00000000;
	@%p142 bra 	BB14_104;

	cvt.rzi.f32.f32	%f1136, %f579;
	setp.eq.f32	%p143, %f1136, 0f3FC00000;
	@%p143 bra 	BB14_104;

	mov.f32 	%f2090, 0f7FFFFFFF;
	bra.uni 	BB14_108;

BB14_104:
	setp.lt.f32	%p144, %f206, 0f00800000;
	selp.f32	%f1141, 0fC3170000, 0fC2FE0000, %p144;
	mul.f32 	%f1142, %f206, 0f4B800000;
	selp.f32	%f1143, %f1142, %f206, %p144;
	mov.b32 	 %r135, %f1143;
	and.b32  	%r136, %r135, 8388607;
	or.b32  	%r137, %r136, 1065353216;
	mov.b32 	 %f1144, %r137;
	shr.u32 	%r138, %r135, 23;
	cvt.rn.f32.u32	%f1145, %r138;
	add.f32 	%f1146, %f1141, %f1145;
	setp.gt.f32	%p145, %f1144, 0f3FB504F3;
	mul.f32 	%f1147, %f1144, 0f3F000000;
	add.f32 	%f1148, %f1146, 0f3F800000;
	selp.f32	%f1149, %f1147, %f1144, %p145;
	selp.f32	%f1150, %f1148, %f1146, %p145;
	add.f32 	%f1151, %f1149, 0fBF800000;
	add.f32 	%f1138, %f1149, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1137,%f1138;
	// inline asm
	add.f32 	%f1152, %f1151, %f1151;
	mul.f32 	%f1153, %f1152, %f1137;
	mul.f32 	%f1154, %f1153, %f1153;
	mov.f32 	%f1155, 0f3C4CAF63;
	mov.f32 	%f1156, 0f3B18F0FE;
	fma.rn.f32 	%f1157, %f1156, %f1154, %f1155;
	mov.f32 	%f1158, 0f3DAAAABD;
	fma.rn.f32 	%f1159, %f1157, %f1154, %f1158;
	mul.rn.f32 	%f1160, %f1159, %f1154;
	mul.rn.f32 	%f1161, %f1160, %f1153;
	sub.f32 	%f1162, %f1151, %f1153;
	add.f32 	%f1163, %f1162, %f1162;
	neg.f32 	%f1164, %f1153;
	fma.rn.f32 	%f1165, %f1164, %f1151, %f1163;
	mul.rn.f32 	%f1166, %f1137, %f1165;
	add.f32 	%f1167, %f1153, %f1161;
	sub.f32 	%f1168, %f1153, %f1167;
	add.f32 	%f1169, %f1168, %f1161;
	add.f32 	%f1170, %f1169, %f1166;
	add.f32 	%f1171, %f1167, %f1170;
	sub.f32 	%f1172, %f1167, %f1171;
	add.f32 	%f1173, %f1172, %f1170;
	mov.f32 	%f1174, 0f3F317200;
	mul.rn.f32 	%f1175, %f1150, %f1174;
	mov.f32 	%f1176, 0f35BFBE8E;
	mul.rn.f32 	%f1177, %f1150, %f1176;
	add.f32 	%f1178, %f1175, %f1171;
	sub.f32 	%f1179, %f1175, %f1178;
	add.f32 	%f1180, %f1179, %f1171;
	add.f32 	%f1181, %f1180, %f1173;
	add.f32 	%f1182, %f1181, %f1177;
	add.f32 	%f1183, %f1178, %f1182;
	sub.f32 	%f1184, %f1178, %f1183;
	add.f32 	%f1185, %f1184, %f1182;
	setp.gt.f32	%p146, %f208, 0f77F684DF;
	selp.f32	%f1186, 0f39400000, 0f3FC00000, %p146;
	mul.rn.f32 	%f1187, %f1186, %f1183;
	neg.f32 	%f1188, %f1187;
	fma.rn.f32 	%f1189, %f1186, %f1183, %f1188;
	fma.rn.f32 	%f1190, %f1186, %f1185, %f1189;
	mov.f32 	%f1191, 0f00000000;
	fma.rn.f32 	%f1192, %f1191, %f1183, %f1190;
	add.rn.f32 	%f1193, %f1187, %f1192;
	neg.f32 	%f1194, %f1193;
	add.rn.f32 	%f1195, %f1187, %f1194;
	add.rn.f32 	%f1196, %f1195, %f1192;
	mov.b32 	 %r139, %f1193;
	setp.eq.s32	%p147, %r139, 1118925336;
	add.s32 	%r140, %r139, -1;
	mov.b32 	 %f1197, %r140;
	add.f32 	%f1198, %f1196, 0f37000000;
	selp.f32	%f211, %f1198, %f1196, %p147;
	selp.f32	%f1199, %f1197, %f1193, %p147;
	mul.f32 	%f1200, %f1199, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1201, %f1200;
	fma.rn.f32 	%f1203, %f1201, %f802, %f1199;
	fma.rn.f32 	%f1205, %f1201, %f804, %f1203;
	mul.f32 	%f1140, %f1205, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1139,%f1140;
	// inline asm
	add.f32 	%f1206, %f1201, 0f00000000;
	ex2.approx.f32 	%f1207, %f1206;
	mul.f32 	%f1208, %f1139, %f1207;
	setp.lt.f32	%p148, %f1199, 0fC2D20000;
	selp.f32	%f1209, 0f00000000, %f1208, %p148;
	setp.gt.f32	%p149, %f1199, 0f42D20000;
	selp.f32	%f2089, 0f7F800000, %f1209, %p149;
	setp.eq.f32	%p150, %f2089, 0f7F800000;
	@%p150 bra 	BB14_106;

	fma.rn.f32 	%f2089, %f2089, %f211, %f2089;

BB14_106:
	mov.b32 	 %r141, %f2089;
	xor.b32  	%r142, %r141, -2147483648;
	mov.b32 	 %f1210, %r142;
	selp.f32	%f2090, %f1210, %f2089, %p2;
	bra.uni 	BB14_108;

BB14_107:
	setp.eq.f32	%p151, %f56, 0fBF800000;
	setp.gt.f32	%p152, %f206, 0f3F800000;
	selp.f32	%f1212, 0f7F800000, 0f00000000, %p152;
	selp.f32	%f2090, 0f3F800000, %f1212, %p151;

BB14_108:
	setp.neu.f32	%p153, %f57, 0f3F800000;
	@%p153 bra 	BB14_110;

	mov.f32 	%f2092, %f560;
	bra.uni 	BB14_121;

BB14_110:
	abs.f32 	%f218, %f57;
	setp.gtu.f32	%p154, %f218, 0f7F800000;
	add.f32 	%f219, %f57, 0f3FC00000;
	mov.f32 	%f2092, %f219;
	@%p154 bra 	BB14_121;

	abs.f32 	%f220, %f579;
	setp.gtu.f32	%p155, %f220, 0f7F800000;
	add.f32 	%f221, %f57, 0f3FC00000;
	mov.f32 	%f2092, %f221;
	@%p155 bra 	BB14_121;

	setp.eq.f32	%p156, %f220, 0f7F800000;
	@%p156 bra 	BB14_120;

	setp.eq.f32	%p157, %f57, 0f00000000;
	setp.eq.f32	%p158, %f218, 0f7F800000;
	or.pred  	%p159, %p158, %p157;
	selp.f32	%f222, %f102, %f103, %p158;
	mov.f32 	%f2092, %f222;
	@%p159 bra 	BB14_121;

	setp.geu.f32	%p160, %f57, 0f00000000;
	@%p160 bra 	BB14_117;

	cvt.rzi.f32.f32	%f1216, %f579;
	setp.eq.f32	%p161, %f1216, 0f3FC00000;
	@%p161 bra 	BB14_117;

	mov.f32 	%f1291, 0f7FFFFFFF;
	mov.f32 	%f2092, %f1291;
	bra.uni 	BB14_121;

BB14_117:
	setp.lt.f32	%p162, %f218, 0f00800000;
	selp.f32	%f1221, 0fC3170000, 0fC2FE0000, %p162;
	mul.f32 	%f1222, %f218, 0f4B800000;
	selp.f32	%f1223, %f1222, %f218, %p162;
	mov.b32 	 %r143, %f1223;
	and.b32  	%r144, %r143, 8388607;
	or.b32  	%r145, %r144, 1065353216;
	mov.b32 	 %f1224, %r145;
	shr.u32 	%r146, %r143, 23;
	cvt.rn.f32.u32	%f1225, %r146;
	add.f32 	%f1226, %f1221, %f1225;
	setp.gt.f32	%p163, %f1224, 0f3FB504F3;
	mul.f32 	%f1227, %f1224, 0f3F000000;
	add.f32 	%f1228, %f1226, 0f3F800000;
	selp.f32	%f1229, %f1227, %f1224, %p163;
	selp.f32	%f1230, %f1228, %f1226, %p163;
	add.f32 	%f1231, %f1229, 0fBF800000;
	add.f32 	%f1218, %f1229, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1217,%f1218;
	// inline asm
	add.f32 	%f1232, %f1231, %f1231;
	mul.f32 	%f1233, %f1232, %f1217;
	mul.f32 	%f1234, %f1233, %f1233;
	mov.f32 	%f1235, 0f3C4CAF63;
	mov.f32 	%f1236, 0f3B18F0FE;
	fma.rn.f32 	%f1237, %f1236, %f1234, %f1235;
	mov.f32 	%f1238, 0f3DAAAABD;
	fma.rn.f32 	%f1239, %f1237, %f1234, %f1238;
	mul.rn.f32 	%f1240, %f1239, %f1234;
	mul.rn.f32 	%f1241, %f1240, %f1233;
	sub.f32 	%f1242, %f1231, %f1233;
	add.f32 	%f1243, %f1242, %f1242;
	neg.f32 	%f1244, %f1233;
	fma.rn.f32 	%f1245, %f1244, %f1231, %f1243;
	mul.rn.f32 	%f1246, %f1217, %f1245;
	add.f32 	%f1247, %f1233, %f1241;
	sub.f32 	%f1248, %f1233, %f1247;
	add.f32 	%f1249, %f1248, %f1241;
	add.f32 	%f1250, %f1249, %f1246;
	add.f32 	%f1251, %f1247, %f1250;
	sub.f32 	%f1252, %f1247, %f1251;
	add.f32 	%f1253, %f1252, %f1250;
	mov.f32 	%f1254, 0f3F317200;
	mul.rn.f32 	%f1255, %f1230, %f1254;
	mov.f32 	%f1256, 0f35BFBE8E;
	mul.rn.f32 	%f1257, %f1230, %f1256;
	add.f32 	%f1258, %f1255, %f1251;
	sub.f32 	%f1259, %f1255, %f1258;
	add.f32 	%f1260, %f1259, %f1251;
	add.f32 	%f1261, %f1260, %f1253;
	add.f32 	%f1262, %f1261, %f1257;
	add.f32 	%f1263, %f1258, %f1262;
	sub.f32 	%f1264, %f1258, %f1263;
	add.f32 	%f1265, %f1264, %f1262;
	setp.gt.f32	%p164, %f220, 0f77F684DF;
	selp.f32	%f1266, 0f39400000, 0f3FC00000, %p164;
	mul.rn.f32 	%f1267, %f1266, %f1263;
	neg.f32 	%f1268, %f1267;
	fma.rn.f32 	%f1269, %f1266, %f1263, %f1268;
	fma.rn.f32 	%f1270, %f1266, %f1265, %f1269;
	mov.f32 	%f1271, 0f00000000;
	fma.rn.f32 	%f1272, %f1271, %f1263, %f1270;
	add.rn.f32 	%f1273, %f1267, %f1272;
	neg.f32 	%f1274, %f1273;
	add.rn.f32 	%f1275, %f1267, %f1274;
	add.rn.f32 	%f1276, %f1275, %f1272;
	mov.b32 	 %r147, %f1273;
	setp.eq.s32	%p165, %r147, 1118925336;
	add.s32 	%r148, %r147, -1;
	mov.b32 	 %f1277, %r148;
	add.f32 	%f1278, %f1276, 0f37000000;
	selp.f32	%f223, %f1278, %f1276, %p165;
	selp.f32	%f1279, %f1277, %f1273, %p165;
	mul.f32 	%f1280, %f1279, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1281, %f1280;
	fma.rn.f32 	%f1283, %f1281, %f802, %f1279;
	fma.rn.f32 	%f1285, %f1281, %f804, %f1283;
	mul.f32 	%f1220, %f1285, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1219,%f1220;
	// inline asm
	add.f32 	%f1286, %f1281, 0f00000000;
	ex2.approx.f32 	%f1287, %f1286;
	mul.f32 	%f1288, %f1219, %f1287;
	setp.lt.f32	%p166, %f1279, 0fC2D20000;
	selp.f32	%f1289, 0f00000000, %f1288, %p166;
	setp.gt.f32	%p167, %f1279, 0f42D20000;
	selp.f32	%f2091, 0f7F800000, %f1289, %p167;
	setp.eq.f32	%p168, %f2091, 0f7F800000;
	@%p168 bra 	BB14_119;

	fma.rn.f32 	%f2091, %f2091, %f223, %f2091;

BB14_119:
	mov.b32 	 %r149, %f2091;
	xor.b32  	%r150, %r149, -2147483648;
	mov.b32 	 %f1290, %r150;
	selp.f32	%f227, %f1290, %f2091, %p1;
	mov.f32 	%f2092, %f227;
	bra.uni 	BB14_121;

BB14_120:
	setp.eq.f32	%p169, %f57, 0fBF800000;
	setp.gt.f32	%p170, %f218, 0f3F800000;
	selp.f32	%f1292, 0f7F800000, 0f00000000, %p170;
	selp.f32	%f228, 0f3F800000, %f1292, %p169;
	mov.f32 	%f2092, %f228;

BB14_121:
	mov.f32 	%f229, %f2092;
	mul.f32 	%f2067, %f97, %f97;
	mul.f32 	%f2066, %f96, %f96;
	div.rn.f32 	%f1294, %f44, %f2090;
	fma.rn.f32 	%f1295, %f1294, %f64, %f98;
	div.rn.f32 	%f1296, %f45, %f229;
	fma.rn.f32 	%f1297, %f1296, %f65, %f99;
	mul.f32 	%f1298, %f201, %f1295;
	fma.rn.f32 	%f1299, %f202, %f2066, %f1298;
	fma.rn.f32 	%f1300, %f204, %f2067, %f1299;
	fma.rn.f32 	%f230, %f203, %f1297, %f1300;
	mul.f32 	%f1301, %f2107, %f128;
	fma.rn.f32 	%f231, %f1301, %f142, %f2108;
	mad.lo.s32 	%r151, %r264, %r61, %r263;
	cvt.s64.s32	%rd71, %r151;
	add.s64 	%rd72, %rd71, %rd6;
	shl.b64 	%rd74, %rd72, 2;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.f32 	%f232, [%rd75];
	mul.f32 	%f233, %f128, %f142;
	setp.gt.f32	%p171, %f231, 0f3C23D70A;
	@%p171 bra 	BB14_123;

	mov.f32 	%f2093, 0f00000000;
	bra.uni 	BB14_124;

BB14_123:
	div.rn.f32 	%f1303, %f232, %f231;
	add.f32 	%f2093, %f1303, 0fBF800000;

BB14_124:
	@%p171 bra 	BB14_126;

	mov.f32 	%f2094, 0f00000000;
	bra.uni 	BB14_127;

BB14_126:
	mul.f32 	%f1305, %f231, %f231;
	mul.f32 	%f1306, %f1305, 0f3F800000;
	div.rn.f32 	%f2094, %f232, %f1306;

BB14_127:
	mov.f32 	%f1307, 0f47C35000;
	min.f32 	%f1308, %f2093, %f1307;
	fma.rn.f32 	%f2099, %f169, %f1308, %f2099;
	mul.f32 	%f1309, %f169, %f169;
	mul.f32 	%f1310, %f1309, 0f3F800000;
	mul.f32 	%f1311, %f184, %f1308;
	min.f32 	%f1312, %f2094, %f1307;
	mul.f32 	%f1313, %f1310, %f1312;
	sub.f32 	%f1314, %f1311, %f1313;
	add.f32 	%f2100, %f2100, %f1314;
	fma.rn.f32 	%f2098, %f199, %f1308, %f2098;
	mul.f32 	%f1315, %f199, %f199;
	mul.f32 	%f1316, %f1315, 0f3F800000;
	mul.f32 	%f1317, %f200, %f1308;
	mul.f32 	%f1318, %f1316, %f1312;
	sub.f32 	%f1319, %f1317, %f1318;
	add.f32 	%f2101, %f2101, %f1319;
	fma.rn.f32 	%f2097, %f233, %f1308, %f2097;
	mul.f32 	%f1320, %f233, %f233;
	mul.f32 	%f1321, %f1320, 0f3F800000;
	mul.f32 	%f1322, %f1308, 0f00000000;
	mul.f32 	%f1323, %f1321, %f1312;
	sub.f32 	%f1324, %f1322, %f1323;
	add.f32 	%f2102, %f2102, %f1324;
	fma.rn.f32 	%f2096, %f1308, 0f3F800000, %f2096;
	mul.f32 	%f1325, %f1312, 0f3F800000;
	sub.f32 	%f1326, %f1322, %f1325;
	add.f32 	%f2103, %f2103, %f1326;
	fma.rn.f32 	%f2095, %f205, %f1308, %f2095;
	mul.f32 	%f1327, %f205, %f205;
	mul.f32 	%f1328, %f1327, 0f3F800000;
	mul.f32 	%f1329, %f230, %f1308;
	mul.f32 	%f1330, %f1328, %f1312;
	sub.f32 	%f1331, %f1329, %f1330;
	add.f32 	%f2104, %f2104, %f1331;
	add.s32 	%r264, %r264, 1;
	setp.lt.s32	%p173, %r264, %r61;
	@%p173 bra 	BB14_23;

	st.local.f32 	[%rd64], %f169;
	st.local.f32 	[%rd64+4], %f199;
	mov.u32 	%r152, 1065353216;
	st.local.u32 	[%rd64+12], %r152;
	st.local.f32 	[%rd64+8], %f233;
	st.local.f32 	[%rd64+16], %f205;
	add.s32 	%r263, %r263, 1;
	setp.lt.s32	%p174, %r263, %r61;
	@%p174 bra 	BB14_22;

BB14_129:
	div.rn.f32 	%f1332, %f2099, %f2100;
	mov.f32 	%f1333, 0fBF800000;
	max.f32 	%f1334, %f1332, %f1333;
	mov.f32 	%f1335, 0f3F800000;
	min.f32 	%f1336, %f1334, %f1335;
	sub.f32 	%f2105, %f2105, %f1336;
	div.rn.f32 	%f1337, %f2098, %f2101;
	max.f32 	%f1338, %f1337, %f1333;
	min.f32 	%f1339, %f1338, %f1335;
	sub.f32 	%f2106, %f2106, %f1339;
	neg.f32 	%f1340, %f2107;
	div.rn.f32 	%f1341, %f2097, %f2102;
	max.f32 	%f1342, %f1341, %f1340;
	min.f32 	%f1343, %f1342, %f2107;
	sub.f32 	%f1344, %f2107, %f1343;
	neg.f32 	%f1345, %f2108;
	div.rn.f32 	%f1346, %f2096, %f2103;
	max.f32 	%f1347, %f1346, %f1345;
	min.f32 	%f1348, %f1347, %f2108;
	sub.f32 	%f1349, %f2108, %f1348;
	div.rn.f32 	%f1350, %f2095, %f2104;
	mov.f32 	%f1351, 0fBDCCCCCD;
	max.f32 	%f1352, %f1350, %f1351;
	mov.f32 	%f1353, 0f3DCCCCCD;
	min.f32 	%f1354, %f1352, %f1353;
	sub.f32 	%f2109, %f2109, %f1354;
	max.f32 	%f2107, %f1344, %f1335;
	mov.f32 	%f1355, 0f3C23D70A;
	max.f32 	%f2108, %f1349, %f1355;
	add.s32 	%r262, %r262, 1;
	setp.lt.s32	%p175, %r262, %r62;
	@%p175 bra 	BB14_19;

BB14_130:
	@%p6 bra 	BB14_132;

	mov.f32 	%f2127, 0f00000000;
	bra.uni 	BB14_223;

BB14_132:
	sub.f32 	%f1358, %f2109, %f415;
	div.rn.f32 	%f1359, %f1358, %f416;
	mul.f32 	%f1360, %f1359, 0f3F800000;
	mul.f32 	%f1361, %f1359, %f1359;
	mul.f32 	%f1362, %f1360, %f1361;
	fma.rn.f32 	%f1363, %f1361, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f1364, %f1362, %f411, %f1363;
	mul.f32 	%f1365, %f1361, %f1361;
	mul.f32 	%f1366, %f1365, 0f3F800000;
	fma.rn.f32 	%f268, %f1366, %f413, %f1364;
	add.f32 	%f1367, %f2109, %f415;
	div.rn.f32 	%f1368, %f1367, %f416;
	mul.f32 	%f1369, %f1368, 0f3F800000;
	mul.f32 	%f1370, %f1368, %f1368;
	mul.f32 	%f1371, %f1369, %f1370;
	fma.rn.f32 	%f1372, %f1370, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f1373, %f1371, %f412, %f1372;
	mul.f32 	%f1374, %f1370, %f1370;
	mul.f32 	%f1375, %f1374, 0f3F800000;
	fma.rn.f32 	%f269, %f1375, %f414, %f1373;
	div.rn.f32 	%f270, %f2107, 0fC0206C98;
	mul.f32 	%f271, %f410, 0f3F000000;
	mul.f32 	%f272, %f417, 0f3F000000;
	add.f32 	%f1376, %f1358, %f1358;
	mul.f32 	%f1377, %f416, %f416;
	div.rn.f32 	%f1378, %f1376, %f1377;
	mul.f32 	%f1379, %f1358, 0f3F800000;
	mul.f32 	%f1380, %f1358, %f1358;
	mul.f32 	%f1381, %f1380, 0f3F800000;
	mul.f32 	%f1382, %f411, 0f40400000;
	mul.f32 	%f1383, %f1382, %f1381;
	mul.f32 	%f1384, %f1377, %f416;
	div.rn.f32 	%f1385, %f1383, %f1384;
	add.f32 	%f1386, %f1378, %f1385;
	mul.f32 	%f1387, %f1379, %f1380;
	mul.f32 	%f1388, %f413, 0f40800000;
	mul.f32 	%f1389, %f1388, %f1387;
	mul.f32 	%f1390, %f1377, %f1377;
	mul.f32 	%f1391, %f1390, 0f3F800000;
	div.rn.f32 	%f1392, %f1389, %f1391;
	add.f32 	%f273, %f1386, %f1392;
	add.f32 	%f1393, %f1367, %f1367;
	div.rn.f32 	%f1394, %f1393, %f1377;
	mul.f32 	%f1395, %f1367, 0f3F800000;
	mul.f32 	%f1396, %f1367, %f1367;
	mul.f32 	%f1397, %f1396, 0f3F800000;
	mul.f32 	%f1398, %f412, 0f40400000;
	mul.f32 	%f1399, %f1398, %f1397;
	div.rn.f32 	%f1400, %f1399, %f1384;
	add.f32 	%f1401, %f1394, %f1400;
	mul.f32 	%f1402, %f1395, %f1396;
	mul.f32 	%f1403, %f414, 0f40800000;
	mul.f32 	%f1404, %f1403, %f1402;
	div.rn.f32 	%f1405, %f1404, %f1391;
	add.f32 	%f274, %f1401, %f1405;
	add.s64 	%rd12, %rd64, 4;
	mov.u32 	%r153, 0;
	mov.f32 	%f2127, 0f00000000;
	sqrt.rn.f32 	%f1406, %f268;
	sqrt.rn.f32 	%f1408, %f269;
	div.rn.f32 	%f1423, %f271, %f1406;
	div.rn.f32 	%f1424, %f272, %f1408;
	mul.f32 	%f293, %f1423, %f273;
	mul.f32 	%f294, %f1424, %f274;
	mov.u32 	%r267, %r153;

BB14_133:
	mul.f32 	%f1407, %f1406, %f410;
	mul.f32 	%f276, %f1408, %f417;
	div.rn.f32 	%f1410, %f426, %f1407;
	div.rn.f32 	%f1411, %f1410, %f1407;
	cvt.rn.f32.s32	%f1412, %r267;
	sub.f32 	%f277, %f1412, %f2105;
	add.f32 	%f278, %f277, 0f3F800000;
	mov.f32 	%f1413, 0f3F800000;
	sqrt.rn.f32 	%f1414, %f1411;
	mul.f32 	%f279, %f278, %f1414;
	abs.f32 	%f280, %f279;
	mul.f32 	%f281, %f279, %f279;
	mul.f32 	%f282, %f277, %f1414;
	abs.f32 	%f283, %f282;
	mul.f32 	%f284, %f282, %f282;
	div.rn.f32 	%f1415, %f426, %f276;
	div.rn.f32 	%f1416, %f1415, %f276;
	sqrt.rn.f32 	%f285, %f1416;
	add.f32 	%f1417, %f1412, 0f3F800000;
	sub.f32 	%f1418, %f1417, %f2105;
	div.rn.f32 	%f286, %f1418, %f1407;
	cvt.rzi.f32.f32	%f1419, %f1413;
	add.f32 	%f1420, %f1419, %f1419;
	mov.f32 	%f1421, 0f40000000;
	sub.f32 	%f1422, %f1421, %f1420;
	abs.f32 	%f287, %f1422;
	setp.eq.f32	%p177, %f287, 0f3F800000;
	div.rn.f32 	%f288, %f277, %f1407;
	div.rn.f32 	%f289, %f270, %f1407;
	div.rn.f32 	%f290, %f270, %f276;
	div.rn.f32 	%f291, %f289, %f1407;
	div.rn.f32 	%f292, %f290, %f276;
	add.f32 	%f295, %f288, 0f40000000;
	setp.lt.f32	%p178, %f288, 0f00000000;
	and.pred  	%p3, %p178, %p177;
	selp.f32	%f296, 0fFF800000, 0f7F800000, %p3;
	add.f32 	%f1425, %f288, %f288;
	selp.f32	%f297, %f1425, 0f00000000, %p177;
	add.f32 	%f298, %f286, 0f40000000;
	setp.lt.f32	%p179, %f286, 0f00000000;
	and.pred  	%p4, %p179, %p177;
	selp.f32	%f299, 0fFF800000, 0f7F800000, %p4;
	add.f32 	%f1426, %f286, %f286;
	selp.f32	%f300, %f1426, 0f00000000, %p177;
	mov.b32 	 %r155, %f282;
	and.b32  	%r25, %r155, -2147483648;
	mov.b32 	 %r156, %f279;
	and.b32  	%r26, %r156, -2147483648;
	mov.u32 	%r266, %r153;

BB14_134:
	mov.u32 	%r27, %r266;
	setp.ltu.f32	%p180, %f280, 0f3F800000;
	@%p180 bra 	BB14_136;

	setp.ltu.f32	%p181, %f280, 0f407AD445;
	mov.f32 	%f1429, 0f3A03BB71;
	mov.f32 	%f1430, 0fB7B730FB;
	fma.rn.f32 	%f1431, %f1430, %f280, %f1429;
	mov.f32 	%f1432, 0fBBACA3B3;
	fma.rn.f32 	%f1433, %f1431, %f280, %f1432;
	mov.f32 	%f1434, 0f3D0A7445;
	fma.rn.f32 	%f1435, %f1433, %f280, %f1434;
	mov.f32 	%f1436, 0fBE1B3B75;
	fma.rn.f32 	%f1437, %f1435, %f280, %f1436;
	mov.f32 	%f1438, 0fBF6B385A;
	fma.rn.f32 	%f1439, %f1437, %f280, %f1438;
	mov.f32 	%f1440, 0fBFD0316E;
	fma.rn.f32 	%f1441, %f1439, %f280, %f1440;
	mov.f32 	%f1442, 0fBA031CCE;
	fma.rn.f32 	%f1428, %f1441, %f280, %f1442;
	// inline asm
	ex2.approx.ftz.f32 %f1427,%f1428;
	// inline asm
	sub.f32 	%f1444, %f1413, %f1427;
	mov.b32 	 %r157, %f1444;
	selp.b32	%r158, %r157, 1065353216, %p181;
	or.b32  	%r159, %r158, %r26;
	mov.b32 	 %f2110, %r159;
	bra.uni 	BB14_137;

BB14_136:
	mov.f32 	%f1445, 0f3BA0C9F8;
	mov.f32 	%f1446, 0fBA1268FB;
	fma.rn.f32 	%f1447, %f1446, %f281, %f1445;
	mov.f32 	%f1448, 0fBCDABFD4;
	fma.rn.f32 	%f1449, %f1447, %f281, %f1448;
	mov.f32 	%f1450, 0f3DE70331;
	fma.rn.f32 	%f1451, %f1449, %f281, %f1450;
	mov.f32 	%f1452, 0fBEC09330;
	fma.rn.f32 	%f1453, %f1451, %f281, %f1452;
	mov.f32 	%f1454, 0f3F906EBA;
	fma.rn.f32 	%f1455, %f1453, %f281, %f1454;
	mul.f32 	%f2110, %f1455, %f279;

BB14_137:
	setp.ltu.f32	%p182, %f283, 0f3F800000;
	@%p182 bra 	BB14_139;

	setp.ltu.f32	%p183, %f283, 0f407AD445;
	mov.f32 	%f1458, 0f3A03BB71;
	mov.f32 	%f1459, 0fB7B730FB;
	fma.rn.f32 	%f1460, %f1459, %f283, %f1458;
	mov.f32 	%f1461, 0fBBACA3B3;
	fma.rn.f32 	%f1462, %f1460, %f283, %f1461;
	mov.f32 	%f1463, 0f3D0A7445;
	fma.rn.f32 	%f1464, %f1462, %f283, %f1463;
	mov.f32 	%f1465, 0fBE1B3B75;
	fma.rn.f32 	%f1466, %f1464, %f283, %f1465;
	mov.f32 	%f1467, 0fBF6B385A;
	fma.rn.f32 	%f1468, %f1466, %f283, %f1467;
	mov.f32 	%f1469, 0fBFD0316E;
	fma.rn.f32 	%f1470, %f1468, %f283, %f1469;
	mov.f32 	%f1471, 0fBA031CCE;
	fma.rn.f32 	%f1457, %f1470, %f283, %f1471;
	// inline asm
	ex2.approx.ftz.f32 %f1456,%f1457;
	// inline asm
	sub.f32 	%f1473, %f1413, %f1456;
	mov.b32 	 %r160, %f1473;
	selp.b32	%r161, %r160, 1065353216, %p183;
	or.b32  	%r162, %r161, %r25;
	mov.b32 	 %f2111, %r162;
	bra.uni 	BB14_140;

BB14_139:
	mov.f32 	%f1474, 0f3BA0C9F8;
	mov.f32 	%f1475, 0fBA1268FB;
	fma.rn.f32 	%f1476, %f1475, %f284, %f1474;
	mov.f32 	%f1477, 0fBCDABFD4;
	fma.rn.f32 	%f1478, %f1476, %f284, %f1477;
	mov.f32 	%f1479, 0f3DE70331;
	fma.rn.f32 	%f1480, %f1478, %f284, %f1479;
	mov.f32 	%f1481, 0fBEC09330;
	fma.rn.f32 	%f1482, %f1480, %f284, %f1481;
	mov.f32 	%f1483, 0f3F906EBA;
	fma.rn.f32 	%f1484, %f1482, %f284, %f1483;
	mul.f32 	%f2111, %f1484, %f282;

BB14_140:
	sub.f32 	%f1485, %f2110, %f2111;
	mul.f32 	%f308, %f1485, 0f3F000000;
	cvt.rn.f32.s32	%f309, %r27;
	sub.f32 	%f310, %f309, %f2106;
	add.f32 	%f311, %f310, 0f3F800000;
	mul.f32 	%f312, %f311, %f285;
	abs.f32 	%f313, %f312;
	setp.ltu.f32	%p184, %f313, 0f3F800000;
	@%p184 bra 	BB14_142;

	mov.f32 	%f1488, 0f3A03BB71;
	mov.f32 	%f1489, 0fB7B730FB;
	fma.rn.f32 	%f1490, %f1489, %f313, %f1488;
	mov.f32 	%f1491, 0fBBACA3B3;
	fma.rn.f32 	%f1492, %f1490, %f313, %f1491;
	mov.f32 	%f1493, 0f3D0A7445;
	fma.rn.f32 	%f1494, %f1492, %f313, %f1493;
	mov.f32 	%f1495, 0fBE1B3B75;
	fma.rn.f32 	%f1496, %f1494, %f313, %f1495;
	mov.f32 	%f1497, 0fBF6B385A;
	fma.rn.f32 	%f1498, %f1496, %f313, %f1497;
	mov.f32 	%f1499, 0fBFD0316E;
	fma.rn.f32 	%f1500, %f1498, %f313, %f1499;
	mov.f32 	%f1501, 0fBA031CCE;
	fma.rn.f32 	%f1487, %f1500, %f313, %f1501;
	// inline asm
	ex2.approx.ftz.f32 %f1486,%f1487;
	// inline asm
	sub.f32 	%f1503, %f1413, %f1486;
	mov.b32 	 %r163, %f1503;
	setp.ltu.f32	%p185, %f313, 0f407AD445;
	selp.b32	%r164, %r163, 1065353216, %p185;
	mov.b32 	 %r165, %f312;
	and.b32  	%r166, %r165, -2147483648;
	or.b32  	%r167, %r164, %r166;
	mov.b32 	 %f2112, %r167;
	bra.uni 	BB14_143;

BB14_142:
	mul.f32 	%f1504, %f312, %f312;
	mov.f32 	%f1505, 0f3BA0C9F8;
	mov.f32 	%f1506, 0fBA1268FB;
	fma.rn.f32 	%f1507, %f1506, %f1504, %f1505;
	mov.f32 	%f1508, 0fBCDABFD4;
	fma.rn.f32 	%f1509, %f1507, %f1504, %f1508;
	mov.f32 	%f1510, 0f3DE70331;
	fma.rn.f32 	%f1511, %f1509, %f1504, %f1510;
	mov.f32 	%f1512, 0fBEC09330;
	fma.rn.f32 	%f1513, %f1511, %f1504, %f1512;
	mov.f32 	%f1514, 0f3F906EBA;
	fma.rn.f32 	%f1515, %f1513, %f1504, %f1514;
	mul.f32 	%f2112, %f1515, %f312;

BB14_143:
	mul.f32 	%f317, %f310, %f285;
	abs.f32 	%f318, %f317;
	setp.ltu.f32	%p186, %f318, 0f3F800000;
	@%p186 bra 	BB14_145;

	mov.f32 	%f1518, 0f3A03BB71;
	mov.f32 	%f1519, 0fB7B730FB;
	fma.rn.f32 	%f1520, %f1519, %f318, %f1518;
	mov.f32 	%f1521, 0fBBACA3B3;
	fma.rn.f32 	%f1522, %f1520, %f318, %f1521;
	mov.f32 	%f1523, 0f3D0A7445;
	fma.rn.f32 	%f1524, %f1522, %f318, %f1523;
	mov.f32 	%f1525, 0fBE1B3B75;
	fma.rn.f32 	%f1526, %f1524, %f318, %f1525;
	mov.f32 	%f1527, 0fBF6B385A;
	fma.rn.f32 	%f1528, %f1526, %f318, %f1527;
	mov.f32 	%f1529, 0fBFD0316E;
	fma.rn.f32 	%f1530, %f1528, %f318, %f1529;
	mov.f32 	%f1531, 0fBA031CCE;
	fma.rn.f32 	%f1517, %f1530, %f318, %f1531;
	// inline asm
	ex2.approx.ftz.f32 %f1516,%f1517;
	// inline asm
	sub.f32 	%f1533, %f1413, %f1516;
	mov.b32 	 %r168, %f1533;
	setp.ltu.f32	%p187, %f318, 0f407AD445;
	selp.b32	%r169, %r168, 1065353216, %p187;
	mov.b32 	 %r170, %f317;
	and.b32  	%r171, %r170, -2147483648;
	or.b32  	%r172, %r169, %r171;
	mov.b32 	 %f2113, %r172;
	bra.uni 	BB14_146;

BB14_145:
	mul.f32 	%f1534, %f317, %f317;
	mov.f32 	%f1535, 0f3BA0C9F8;
	mov.f32 	%f1536, 0fBA1268FB;
	fma.rn.f32 	%f1537, %f1536, %f1534, %f1535;
	mov.f32 	%f1538, 0fBCDABFD4;
	fma.rn.f32 	%f1539, %f1537, %f1534, %f1538;
	mov.f32 	%f1540, 0f3DE70331;
	fma.rn.f32 	%f1541, %f1539, %f1534, %f1540;
	mov.f32 	%f1542, 0fBEC09330;
	fma.rn.f32 	%f1543, %f1541, %f1534, %f1542;
	mov.f32 	%f1544, 0f3F906EBA;
	fma.rn.f32 	%f1545, %f1543, %f1534, %f1544;
	mul.f32 	%f2113, %f1545, %f317;

BB14_146:
	sub.f32 	%f1546, %f2112, %f2113;
	mul.f32 	%f322, %f1546, 0f3F000000;
	setp.neu.f32	%p188, %f286, 0f3F800000;
	@%p188 bra 	BB14_148;

	mov.f32 	%f1626, 0f3F800000;
	mov.f32 	%f2116, %f1626;
	bra.uni 	BB14_159;

BB14_148:
	abs.f32 	%f323, %f286;
	setp.gtu.f32	%p189, %f323, 0f7F800000;
	mov.f32 	%f2116, %f298;
	@%p189 bra 	BB14_159;

	abs.f32 	%f324, %f1421;
	setp.gtu.f32	%p190, %f324, 0f7F800000;
	mov.f32 	%f2115, %f298;
	mov.f32 	%f2116, %f2115;
	@%p190 bra 	BB14_159;

	setp.eq.f32	%p191, %f324, 0f7F800000;
	@%p191 bra 	BB14_158;

	setp.eq.f32	%p192, %f286, 0f00000000;
	setp.eq.f32	%p193, %f323, 0f7F800000;
	or.pred  	%p194, %p193, %p192;
	selp.f32	%f325, %f299, %f300, %p193;
	mov.f32 	%f2116, %f325;
	@%p194 bra 	BB14_159;

	setp.geu.f32	%p195, %f286, 0f00000000;
	@%p195 bra 	BB14_155;

	cvt.rzi.f32.f32	%f1549, %f1421;
	setp.eq.f32	%p196, %f1549, 0f40000000;
	@%p196 bra 	BB14_155;

	mov.f32 	%f1624, 0f7FFFFFFF;
	mov.f32 	%f2116, %f1624;
	bra.uni 	BB14_159;

BB14_155:
	setp.lt.f32	%p197, %f323, 0f00800000;
	selp.f32	%f1554, 0fC3170000, 0fC2FE0000, %p197;
	mul.f32 	%f1555, %f323, 0f4B800000;
	selp.f32	%f1556, %f1555, %f323, %p197;
	mov.b32 	 %r173, %f1556;
	and.b32  	%r174, %r173, 8388607;
	or.b32  	%r175, %r174, 1065353216;
	mov.b32 	 %f1557, %r175;
	shr.u32 	%r176, %r173, 23;
	cvt.rn.f32.u32	%f1558, %r176;
	add.f32 	%f1559, %f1554, %f1558;
	setp.gt.f32	%p198, %f1557, 0f3FB504F3;
	mul.f32 	%f1560, %f1557, 0f3F000000;
	add.f32 	%f1561, %f1559, 0f3F800000;
	selp.f32	%f1562, %f1560, %f1557, %p198;
	selp.f32	%f1563, %f1561, %f1559, %p198;
	add.f32 	%f1564, %f1562, 0fBF800000;
	add.f32 	%f1551, %f1562, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1550,%f1551;
	// inline asm
	add.f32 	%f1565, %f1564, %f1564;
	mul.f32 	%f1566, %f1565, %f1550;
	mul.f32 	%f1567, %f1566, %f1566;
	mov.f32 	%f1568, 0f3C4CAF63;
	mov.f32 	%f1569, 0f3B18F0FE;
	fma.rn.f32 	%f1570, %f1569, %f1567, %f1568;
	mov.f32 	%f1571, 0f3DAAAABD;
	fma.rn.f32 	%f1572, %f1570, %f1567, %f1571;
	mul.rn.f32 	%f1573, %f1572, %f1567;
	mul.rn.f32 	%f1574, %f1573, %f1566;
	sub.f32 	%f1575, %f1564, %f1566;
	add.f32 	%f1576, %f1575, %f1575;
	neg.f32 	%f1577, %f1566;
	fma.rn.f32 	%f1578, %f1577, %f1564, %f1576;
	mul.rn.f32 	%f1579, %f1550, %f1578;
	add.f32 	%f1580, %f1566, %f1574;
	sub.f32 	%f1581, %f1566, %f1580;
	add.f32 	%f1582, %f1581, %f1574;
	add.f32 	%f1583, %f1582, %f1579;
	add.f32 	%f1584, %f1580, %f1583;
	sub.f32 	%f1585, %f1580, %f1584;
	add.f32 	%f1586, %f1585, %f1583;
	mov.f32 	%f1587, 0f3F317200;
	mul.rn.f32 	%f1588, %f1563, %f1587;
	mov.f32 	%f1589, 0f35BFBE8E;
	mul.rn.f32 	%f1590, %f1563, %f1589;
	add.f32 	%f1591, %f1588, %f1584;
	sub.f32 	%f1592, %f1588, %f1591;
	add.f32 	%f1593, %f1592, %f1584;
	add.f32 	%f1594, %f1593, %f1586;
	add.f32 	%f1595, %f1594, %f1590;
	add.f32 	%f1596, %f1591, %f1595;
	sub.f32 	%f1597, %f1591, %f1596;
	add.f32 	%f1598, %f1597, %f1595;
	setp.gt.f32	%p199, %f324, 0f77F684DF;
	selp.f32	%f1599, 0f39800000, 0f40000000, %p199;
	mul.rn.f32 	%f1600, %f1599, %f1596;
	neg.f32 	%f1601, %f1600;
	fma.rn.f32 	%f1602, %f1599, %f1596, %f1601;
	fma.rn.f32 	%f1603, %f1599, %f1598, %f1602;
	mov.f32 	%f1604, 0f00000000;
	fma.rn.f32 	%f1605, %f1604, %f1596, %f1603;
	add.rn.f32 	%f1606, %f1600, %f1605;
	neg.f32 	%f1607, %f1606;
	add.rn.f32 	%f1608, %f1600, %f1607;
	add.rn.f32 	%f1609, %f1608, %f1605;
	mov.b32 	 %r177, %f1606;
	setp.eq.s32	%p200, %r177, 1118925336;
	add.s32 	%r178, %r177, -1;
	mov.b32 	 %f1610, %r178;
	add.f32 	%f1611, %f1609, 0f37000000;
	selp.f32	%f326, %f1611, %f1609, %p200;
	selp.f32	%f1612, %f1610, %f1606, %p200;
	mul.f32 	%f1613, %f1612, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1614, %f1613;
	mov.f32 	%f1615, 0fBF317200;
	fma.rn.f32 	%f1616, %f1614, %f1615, %f1612;
	mov.f32 	%f1617, 0fB5BFBE8E;
	fma.rn.f32 	%f1618, %f1614, %f1617, %f1616;
	mul.f32 	%f1553, %f1618, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1552,%f1553;
	// inline asm
	add.f32 	%f1619, %f1614, 0f00000000;
	ex2.approx.f32 	%f1620, %f1619;
	mul.f32 	%f1621, %f1552, %f1620;
	setp.lt.f32	%p201, %f1612, 0fC2D20000;
	selp.f32	%f1622, 0f00000000, %f1621, %p201;
	setp.gt.f32	%p202, %f1612, 0f42D20000;
	selp.f32	%f2114, 0f7F800000, %f1622, %p202;
	setp.eq.f32	%p203, %f2114, 0f7F800000;
	@%p203 bra 	BB14_157;

	fma.rn.f32 	%f2114, %f2114, %f326, %f2114;

BB14_157:
	mov.b32 	 %r179, %f2114;
	xor.b32  	%r180, %r179, -2147483648;
	mov.b32 	 %f1623, %r180;
	selp.f32	%f330, %f1623, %f2114, %p4;
	mov.f32 	%f2116, %f330;
	bra.uni 	BB14_159;

BB14_158:
	setp.eq.f32	%p204, %f286, 0fBF800000;
	setp.gt.f32	%p205, %f323, 0f3F800000;
	selp.f32	%f1625, 0f7F800000, 0f00000000, %p205;
	selp.f32	%f331, 0f3F800000, %f1625, %p204;
	mov.f32 	%f2116, %f331;

BB14_159:
	mov.f32 	%f332, %f2116;
	mul.f32 	%f1629, %f332, 0fBF000000;
	mul.f32 	%f1630, %f1629, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1631, %f1630;
	mov.f32 	%f1632, 0fBF317200;
	fma.rn.f32 	%f1633, %f1631, %f1632, %f1629;
	mov.f32 	%f1634, 0fB5BFBE8E;
	fma.rn.f32 	%f1635, %f1631, %f1634, %f1633;
	mul.f32 	%f1628, %f1635, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1627,%f1628;
	// inline asm
	add.f32 	%f1636, %f1631, 0f00000000;
	ex2.approx.f32 	%f1637, %f1636;
	mul.f32 	%f1638, %f1627, %f1637;
	setp.lt.f32	%p206, %f1629, 0fC2D20000;
	selp.f32	%f1639, 0f00000000, %f1638, %p206;
	setp.gt.f32	%p207, %f1629, 0f42D20000;
	selp.f32	%f333, 0f7F800000, %f1639, %p207;
	setp.neu.f32	%p208, %f288, 0f3F800000;
	@%p208 bra 	BB14_161;

	mov.f32 	%f1719, 0f3F800000;
	mov.f32 	%f2119, %f1719;
	bra.uni 	BB14_172;

BB14_161:
	abs.f32 	%f334, %f288;
	setp.gtu.f32	%p209, %f334, 0f7F800000;
	mov.f32 	%f2119, %f295;
	@%p209 bra 	BB14_172;

	abs.f32 	%f335, %f1421;
	setp.gtu.f32	%p210, %f335, 0f7F800000;
	mov.f32 	%f2118, %f295;
	mov.f32 	%f2119, %f2118;
	@%p210 bra 	BB14_172;

	setp.eq.f32	%p211, %f335, 0f7F800000;
	@%p211 bra 	BB14_171;

	setp.eq.f32	%p212, %f288, 0f00000000;
	setp.eq.f32	%p213, %f334, 0f7F800000;
	or.pred  	%p214, %p213, %p212;
	selp.f32	%f336, %f296, %f297, %p213;
	mov.f32 	%f2119, %f336;
	@%p214 bra 	BB14_172;

	setp.geu.f32	%p215, %f288, 0f00000000;
	@%p215 bra 	BB14_168;

	cvt.rzi.f32.f32	%f1642, %f1421;
	setp.eq.f32	%p216, %f1642, 0f40000000;
	@%p216 bra 	BB14_168;

	mov.f32 	%f1717, 0f7FFFFFFF;
	mov.f32 	%f2119, %f1717;
	bra.uni 	BB14_172;

BB14_168:
	setp.lt.f32	%p217, %f334, 0f00800000;
	selp.f32	%f1647, 0fC3170000, 0fC2FE0000, %p217;
	mul.f32 	%f1648, %f334, 0f4B800000;
	selp.f32	%f1649, %f1648, %f334, %p217;
	mov.b32 	 %r181, %f1649;
	and.b32  	%r182, %r181, 8388607;
	or.b32  	%r183, %r182, 1065353216;
	mov.b32 	 %f1650, %r183;
	shr.u32 	%r184, %r181, 23;
	cvt.rn.f32.u32	%f1651, %r184;
	add.f32 	%f1652, %f1647, %f1651;
	setp.gt.f32	%p218, %f1650, 0f3FB504F3;
	mul.f32 	%f1653, %f1650, 0f3F000000;
	add.f32 	%f1654, %f1652, 0f3F800000;
	selp.f32	%f1655, %f1653, %f1650, %p218;
	selp.f32	%f1656, %f1654, %f1652, %p218;
	add.f32 	%f1657, %f1655, 0fBF800000;
	add.f32 	%f1644, %f1655, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1643,%f1644;
	// inline asm
	add.f32 	%f1658, %f1657, %f1657;
	mul.f32 	%f1659, %f1658, %f1643;
	mul.f32 	%f1660, %f1659, %f1659;
	mov.f32 	%f1661, 0f3C4CAF63;
	mov.f32 	%f1662, 0f3B18F0FE;
	fma.rn.f32 	%f1663, %f1662, %f1660, %f1661;
	mov.f32 	%f1664, 0f3DAAAABD;
	fma.rn.f32 	%f1665, %f1663, %f1660, %f1664;
	mul.rn.f32 	%f1666, %f1665, %f1660;
	mul.rn.f32 	%f1667, %f1666, %f1659;
	sub.f32 	%f1668, %f1657, %f1659;
	add.f32 	%f1669, %f1668, %f1668;
	neg.f32 	%f1670, %f1659;
	fma.rn.f32 	%f1671, %f1670, %f1657, %f1669;
	mul.rn.f32 	%f1672, %f1643, %f1671;
	add.f32 	%f1673, %f1659, %f1667;
	sub.f32 	%f1674, %f1659, %f1673;
	add.f32 	%f1675, %f1674, %f1667;
	add.f32 	%f1676, %f1675, %f1672;
	add.f32 	%f1677, %f1673, %f1676;
	sub.f32 	%f1678, %f1673, %f1677;
	add.f32 	%f1679, %f1678, %f1676;
	mov.f32 	%f1680, 0f3F317200;
	mul.rn.f32 	%f1681, %f1656, %f1680;
	mov.f32 	%f1682, 0f35BFBE8E;
	mul.rn.f32 	%f1683, %f1656, %f1682;
	add.f32 	%f1684, %f1681, %f1677;
	sub.f32 	%f1685, %f1681, %f1684;
	add.f32 	%f1686, %f1685, %f1677;
	add.f32 	%f1687, %f1686, %f1679;
	add.f32 	%f1688, %f1687, %f1683;
	add.f32 	%f1689, %f1684, %f1688;
	sub.f32 	%f1690, %f1684, %f1689;
	add.f32 	%f1691, %f1690, %f1688;
	setp.gt.f32	%p219, %f335, 0f77F684DF;
	selp.f32	%f1692, 0f39800000, 0f40000000, %p219;
	mul.rn.f32 	%f1693, %f1692, %f1689;
	neg.f32 	%f1694, %f1693;
	fma.rn.f32 	%f1695, %f1692, %f1689, %f1694;
	fma.rn.f32 	%f1696, %f1692, %f1691, %f1695;
	mov.f32 	%f1697, 0f00000000;
	fma.rn.f32 	%f1698, %f1697, %f1689, %f1696;
	add.rn.f32 	%f1699, %f1693, %f1698;
	neg.f32 	%f1700, %f1699;
	add.rn.f32 	%f1701, %f1693, %f1700;
	add.rn.f32 	%f1702, %f1701, %f1698;
	mov.b32 	 %r185, %f1699;
	setp.eq.s32	%p220, %r185, 1118925336;
	add.s32 	%r186, %r185, -1;
	mov.b32 	 %f1703, %r186;
	add.f32 	%f1704, %f1702, 0f37000000;
	selp.f32	%f337, %f1704, %f1702, %p220;
	selp.f32	%f1705, %f1703, %f1699, %p220;
	mul.f32 	%f1706, %f1705, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1707, %f1706;
	fma.rn.f32 	%f1709, %f1707, %f1632, %f1705;
	fma.rn.f32 	%f1711, %f1707, %f1634, %f1709;
	mul.f32 	%f1646, %f1711, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1645,%f1646;
	// inline asm
	add.f32 	%f1712, %f1707, 0f00000000;
	ex2.approx.f32 	%f1713, %f1712;
	mul.f32 	%f1714, %f1645, %f1713;
	setp.lt.f32	%p221, %f1705, 0fC2D20000;
	selp.f32	%f1715, 0f00000000, %f1714, %p221;
	setp.gt.f32	%p222, %f1705, 0f42D20000;
	selp.f32	%f2117, 0f7F800000, %f1715, %p222;
	setp.eq.f32	%p223, %f2117, 0f7F800000;
	@%p223 bra 	BB14_170;

	fma.rn.f32 	%f2117, %f2117, %f337, %f2117;

BB14_170:
	mov.b32 	 %r187, %f2117;
	xor.b32  	%r188, %r187, -2147483648;
	mov.b32 	 %f1716, %r188;
	selp.f32	%f341, %f1716, %f2117, %p3;
	mov.f32 	%f2119, %f341;
	bra.uni 	BB14_172;

BB14_171:
	setp.eq.f32	%p224, %f288, 0fBF800000;
	setp.gt.f32	%p225, %f334, 0f3F800000;
	selp.f32	%f1718, 0f7F800000, 0f00000000, %p225;
	selp.f32	%f342, 0f3F800000, %f1718, %p224;
	mov.f32 	%f2119, %f342;

BB14_172:
	mov.f32 	%f343, %f2119;
	mul.f32 	%f1722, %f343, 0fBF000000;
	mul.f32 	%f1723, %f1722, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1724, %f1723;
	fma.rn.f32 	%f1726, %f1724, %f1632, %f1722;
	fma.rn.f32 	%f1728, %f1724, %f1634, %f1726;
	mul.f32 	%f1721, %f1728, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1720,%f1721;
	// inline asm
	add.f32 	%f1729, %f1724, 0f00000000;
	ex2.approx.f32 	%f1730, %f1729;
	mul.f32 	%f1731, %f1720, %f1730;
	setp.lt.f32	%p226, %f1722, 0fC2D20000;
	selp.f32	%f1732, 0f00000000, %f1731, %p226;
	setp.gt.f32	%p227, %f1722, 0f42D20000;
	selp.f32	%f344, 0f7F800000, %f1732, %p227;
	sub.f32 	%f1733, %f333, %f344;
	mul.f32 	%f1734, %f289, %f1733;
	mul.f32 	%f1735, %f1734, %f322;
	st.local.f32 	[%rd64], %f1735;
	add.f32 	%f1736, %f309, 0f3F800000;
	sub.f32 	%f1737, %f1736, %f2106;
	div.rn.f32 	%f345, %f1737, %f276;
	setp.neu.f32	%p228, %f345, 0f3F800000;
	@%p228 bra 	BB14_174;

	mov.f32 	%f2121, 0f3F800000;
	bra.uni 	BB14_189;

BB14_174:
	abs.f32 	%f346, %f345;
	setp.gtu.f32	%p229, %f346, 0f7F800000;
	@%p229 bra 	BB14_188;

	abs.f32 	%f347, %f1421;
	setp.gtu.f32	%p230, %f347, 0f7F800000;
	@%p230 bra 	BB14_188;

	setp.eq.f32	%p231, %f347, 0f7F800000;
	@%p231 bra 	BB14_187;

	setp.eq.f32	%p232, %f346, 0f7F800000;
	@%p232 bra 	BB14_186;

	setp.eq.f32	%p233, %f345, 0f00000000;
	@%p233 bra 	BB14_185;

	setp.geu.f32	%p234, %f345, 0f00000000;
	@%p234 bra 	BB14_182;

	cvt.rzi.f32.f32	%f1740, %f1421;
	setp.eq.f32	%p235, %f1740, 0f40000000;
	@%p235 bra 	BB14_182;

	mov.f32 	%f2121, 0f7FFFFFFF;
	bra.uni 	BB14_189;

BB14_182:
	setp.lt.f32	%p236, %f346, 0f00800000;
	selp.f32	%f1745, 0fC3170000, 0fC2FE0000, %p236;
	mul.f32 	%f1746, %f346, 0f4B800000;
	selp.f32	%f1747, %f1746, %f346, %p236;
	mov.b32 	 %r189, %f1747;
	and.b32  	%r190, %r189, 8388607;
	or.b32  	%r191, %r190, 1065353216;
	mov.b32 	 %f1748, %r191;
	shr.u32 	%r192, %r189, 23;
	cvt.rn.f32.u32	%f1749, %r192;
	add.f32 	%f1750, %f1745, %f1749;
	setp.gt.f32	%p237, %f1748, 0f3FB504F3;
	mul.f32 	%f1751, %f1748, 0f3F000000;
	add.f32 	%f1752, %f1750, 0f3F800000;
	selp.f32	%f1753, %f1751, %f1748, %p237;
	selp.f32	%f1754, %f1752, %f1750, %p237;
	add.f32 	%f1755, %f1753, 0fBF800000;
	add.f32 	%f1742, %f1753, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1741,%f1742;
	// inline asm
	add.f32 	%f1756, %f1755, %f1755;
	mul.f32 	%f1757, %f1756, %f1741;
	mul.f32 	%f1758, %f1757, %f1757;
	mov.f32 	%f1759, 0f3C4CAF63;
	mov.f32 	%f1760, 0f3B18F0FE;
	fma.rn.f32 	%f1761, %f1760, %f1758, %f1759;
	mov.f32 	%f1762, 0f3DAAAABD;
	fma.rn.f32 	%f1763, %f1761, %f1758, %f1762;
	mul.rn.f32 	%f1764, %f1763, %f1758;
	mul.rn.f32 	%f1765, %f1764, %f1757;
	sub.f32 	%f1766, %f1755, %f1757;
	add.f32 	%f1767, %f1766, %f1766;
	neg.f32 	%f1768, %f1757;
	fma.rn.f32 	%f1769, %f1768, %f1755, %f1767;
	mul.rn.f32 	%f1770, %f1741, %f1769;
	add.f32 	%f1771, %f1757, %f1765;
	sub.f32 	%f1772, %f1757, %f1771;
	add.f32 	%f1773, %f1772, %f1765;
	add.f32 	%f1774, %f1773, %f1770;
	add.f32 	%f1775, %f1771, %f1774;
	sub.f32 	%f1776, %f1771, %f1775;
	add.f32 	%f1777, %f1776, %f1774;
	mov.f32 	%f1778, 0f3F317200;
	mul.rn.f32 	%f1779, %f1754, %f1778;
	mov.f32 	%f1780, 0f35BFBE8E;
	mul.rn.f32 	%f1781, %f1754, %f1780;
	add.f32 	%f1782, %f1779, %f1775;
	sub.f32 	%f1783, %f1779, %f1782;
	add.f32 	%f1784, %f1783, %f1775;
	add.f32 	%f1785, %f1784, %f1777;
	add.f32 	%f1786, %f1785, %f1781;
	add.f32 	%f1787, %f1782, %f1786;
	sub.f32 	%f1788, %f1782, %f1787;
	add.f32 	%f1789, %f1788, %f1786;
	setp.gt.f32	%p238, %f347, 0f77F684DF;
	selp.f32	%f1790, 0f39800000, 0f40000000, %p238;
	mul.rn.f32 	%f1791, %f1790, %f1787;
	neg.f32 	%f1792, %f1791;
	fma.rn.f32 	%f1793, %f1790, %f1787, %f1792;
	fma.rn.f32 	%f1794, %f1790, %f1789, %f1793;
	mov.f32 	%f1795, 0f00000000;
	fma.rn.f32 	%f1796, %f1795, %f1787, %f1794;
	add.rn.f32 	%f1797, %f1791, %f1796;
	neg.f32 	%f1798, %f1797;
	add.rn.f32 	%f1799, %f1791, %f1798;
	add.rn.f32 	%f1800, %f1799, %f1796;
	mov.b32 	 %r193, %f1797;
	setp.eq.s32	%p239, %r193, 1118925336;
	add.s32 	%r194, %r193, -1;
	mov.b32 	 %f1801, %r194;
	add.f32 	%f1802, %f1800, 0f37000000;
	selp.f32	%f348, %f1802, %f1800, %p239;
	selp.f32	%f1803, %f1801, %f1797, %p239;
	mul.f32 	%f1804, %f1803, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1805, %f1804;
	fma.rn.f32 	%f1807, %f1805, %f1632, %f1803;
	fma.rn.f32 	%f1809, %f1805, %f1634, %f1807;
	mul.f32 	%f1744, %f1809, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1743,%f1744;
	// inline asm
	add.f32 	%f1810, %f1805, 0f00000000;
	ex2.approx.f32 	%f1811, %f1810;
	mul.f32 	%f1812, %f1743, %f1811;
	setp.lt.f32	%p240, %f1803, 0fC2D20000;
	selp.f32	%f1813, 0f00000000, %f1812, %p240;
	setp.gt.f32	%p241, %f1803, 0f42D20000;
	selp.f32	%f2120, 0f7F800000, %f1813, %p241;
	setp.eq.f32	%p242, %f2120, 0f7F800000;
	@%p242 bra 	BB14_184;

	fma.rn.f32 	%f2120, %f2120, %f348, %f2120;

BB14_184:
	setp.lt.f32	%p244, %f345, 0f00000000;
	and.pred  	%p245, %p244, %p177;
	mov.b32 	 %r195, %f2120;
	xor.b32  	%r196, %r195, -2147483648;
	mov.b32 	 %f1814, %r196;
	selp.f32	%f2121, %f1814, %f2120, %p245;
	bra.uni 	BB14_189;

BB14_185:
	add.f32 	%f1816, %f345, %f345;
	selp.f32	%f2121, %f1816, 0f00000000, %p177;
	bra.uni 	BB14_189;

BB14_186:
	setp.lt.f32	%p248, %f345, 0f00000000;
	and.pred  	%p249, %p248, %p177;
	selp.f32	%f2121, 0fFF800000, 0f7F800000, %p249;
	bra.uni 	BB14_189;

BB14_187:
	setp.gt.f32	%p250, %f346, 0f3F800000;
	selp.f32	%f1817, 0f7F800000, 0f00000000, %p250;
	setp.eq.f32	%p251, %f345, 0fBF800000;
	selp.f32	%f2121, 0f3F800000, %f1817, %p251;
	bra.uni 	BB14_189;

BB14_188:
	add.f32 	%f2121, %f345, 0f40000000;

BB14_189:
	mul.f32 	%f1821, %f2121, 0fBF000000;
	mul.f32 	%f1822, %f1821, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1823, %f1822;
	fma.rn.f32 	%f1825, %f1823, %f1632, %f1821;
	fma.rn.f32 	%f1827, %f1823, %f1634, %f1825;
	mul.f32 	%f1820, %f1827, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1819,%f1820;
	// inline asm
	add.f32 	%f1828, %f1823, 0f00000000;
	ex2.approx.f32 	%f1829, %f1828;
	mul.f32 	%f1830, %f1819, %f1829;
	setp.lt.f32	%p252, %f1821, 0fC2D20000;
	selp.f32	%f1831, 0f00000000, %f1830, %p252;
	setp.gt.f32	%p253, %f1821, 0f42D20000;
	selp.f32	%f358, 0f7F800000, %f1831, %p253;
	div.rn.f32 	%f359, %f310, %f276;
	setp.neu.f32	%p254, %f359, 0f3F800000;
	@%p254 bra 	BB14_191;

	mov.f32 	%f2123, %f1413;
	bra.uni 	BB14_206;

BB14_191:
	abs.f32 	%f360, %f359;
	setp.gtu.f32	%p255, %f360, 0f7F800000;
	@%p255 bra 	BB14_205;

	abs.f32 	%f361, %f1421;
	setp.gtu.f32	%p256, %f361, 0f7F800000;
	@%p256 bra 	BB14_205;

	setp.eq.f32	%p257, %f361, 0f7F800000;
	@%p257 bra 	BB14_204;

	setp.eq.f32	%p258, %f360, 0f7F800000;
	@%p258 bra 	BB14_203;

	setp.eq.f32	%p259, %f359, 0f00000000;
	@%p259 bra 	BB14_202;

	setp.geu.f32	%p260, %f359, 0f00000000;
	@%p260 bra 	BB14_199;

	cvt.rzi.f32.f32	%f1834, %f1421;
	setp.eq.f32	%p261, %f1834, 0f40000000;
	@%p261 bra 	BB14_199;

	mov.f32 	%f1909, 0f7FFFFFFF;
	mov.f32 	%f2123, %f1909;
	bra.uni 	BB14_206;

BB14_199:
	setp.lt.f32	%p262, %f360, 0f00800000;
	selp.f32	%f1839, 0fC3170000, 0fC2FE0000, %p262;
	mul.f32 	%f1840, %f360, 0f4B800000;
	selp.f32	%f1841, %f1840, %f360, %p262;
	mov.b32 	 %r197, %f1841;
	and.b32  	%r198, %r197, 8388607;
	or.b32  	%r199, %r198, 1065353216;
	mov.b32 	 %f1842, %r199;
	shr.u32 	%r200, %r197, 23;
	cvt.rn.f32.u32	%f1843, %r200;
	add.f32 	%f1844, %f1839, %f1843;
	setp.gt.f32	%p263, %f1842, 0f3FB504F3;
	mul.f32 	%f1845, %f1842, 0f3F000000;
	add.f32 	%f1846, %f1844, 0f3F800000;
	selp.f32	%f1847, %f1845, %f1842, %p263;
	selp.f32	%f1848, %f1846, %f1844, %p263;
	add.f32 	%f1849, %f1847, 0fBF800000;
	add.f32 	%f1836, %f1847, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1835,%f1836;
	// inline asm
	add.f32 	%f1850, %f1849, %f1849;
	mul.f32 	%f1851, %f1850, %f1835;
	mul.f32 	%f1852, %f1851, %f1851;
	mov.f32 	%f1853, 0f3C4CAF63;
	mov.f32 	%f1854, 0f3B18F0FE;
	fma.rn.f32 	%f1855, %f1854, %f1852, %f1853;
	mov.f32 	%f1856, 0f3DAAAABD;
	fma.rn.f32 	%f1857, %f1855, %f1852, %f1856;
	mul.rn.f32 	%f1858, %f1857, %f1852;
	mul.rn.f32 	%f1859, %f1858, %f1851;
	sub.f32 	%f1860, %f1849, %f1851;
	add.f32 	%f1861, %f1860, %f1860;
	neg.f32 	%f1862, %f1851;
	fma.rn.f32 	%f1863, %f1862, %f1849, %f1861;
	mul.rn.f32 	%f1864, %f1835, %f1863;
	add.f32 	%f1865, %f1851, %f1859;
	sub.f32 	%f1866, %f1851, %f1865;
	add.f32 	%f1867, %f1866, %f1859;
	add.f32 	%f1868, %f1867, %f1864;
	add.f32 	%f1869, %f1865, %f1868;
	sub.f32 	%f1870, %f1865, %f1869;
	add.f32 	%f1871, %f1870, %f1868;
	mov.f32 	%f1872, 0f3F317200;
	mul.rn.f32 	%f1873, %f1848, %f1872;
	mov.f32 	%f1874, 0f35BFBE8E;
	mul.rn.f32 	%f1875, %f1848, %f1874;
	add.f32 	%f1876, %f1873, %f1869;
	sub.f32 	%f1877, %f1873, %f1876;
	add.f32 	%f1878, %f1877, %f1869;
	add.f32 	%f1879, %f1878, %f1871;
	add.f32 	%f1880, %f1879, %f1875;
	add.f32 	%f1881, %f1876, %f1880;
	sub.f32 	%f1882, %f1876, %f1881;
	add.f32 	%f1883, %f1882, %f1880;
	setp.gt.f32	%p264, %f361, 0f77F684DF;
	selp.f32	%f1884, 0f39800000, 0f40000000, %p264;
	mul.rn.f32 	%f1885, %f1884, %f1881;
	neg.f32 	%f1886, %f1885;
	fma.rn.f32 	%f1887, %f1884, %f1881, %f1886;
	fma.rn.f32 	%f1888, %f1884, %f1883, %f1887;
	mov.f32 	%f1889, 0f00000000;
	fma.rn.f32 	%f1890, %f1889, %f1881, %f1888;
	add.rn.f32 	%f1891, %f1885, %f1890;
	neg.f32 	%f1892, %f1891;
	add.rn.f32 	%f1893, %f1885, %f1892;
	add.rn.f32 	%f1894, %f1893, %f1890;
	mov.b32 	 %r201, %f1891;
	setp.eq.s32	%p265, %r201, 1118925336;
	add.s32 	%r202, %r201, -1;
	mov.b32 	 %f1895, %r202;
	add.f32 	%f1896, %f1894, 0f37000000;
	selp.f32	%f362, %f1896, %f1894, %p265;
	selp.f32	%f1897, %f1895, %f1891, %p265;
	mul.f32 	%f1898, %f1897, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1899, %f1898;
	fma.rn.f32 	%f1901, %f1899, %f1632, %f1897;
	fma.rn.f32 	%f1903, %f1899, %f1634, %f1901;
	mul.f32 	%f1838, %f1903, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1837,%f1838;
	// inline asm
	add.f32 	%f1904, %f1899, 0f00000000;
	ex2.approx.f32 	%f1905, %f1904;
	mul.f32 	%f1906, %f1837, %f1905;
	setp.lt.f32	%p266, %f1897, 0fC2D20000;
	selp.f32	%f1907, 0f00000000, %f1906, %p266;
	setp.gt.f32	%p267, %f1897, 0f42D20000;
	selp.f32	%f2122, 0f7F800000, %f1907, %p267;
	setp.eq.f32	%p268, %f2122, 0f7F800000;
	@%p268 bra 	BB14_201;

	fma.rn.f32 	%f2122, %f2122, %f362, %f2122;

BB14_201:
	setp.lt.f32	%p270, %f359, 0f00000000;
	and.pred  	%p271, %p270, %p177;
	mov.b32 	 %r203, %f2122;
	xor.b32  	%r204, %r203, -2147483648;
	mov.b32 	 %f1908, %r204;
	selp.f32	%f366, %f1908, %f2122, %p271;
	mov.f32 	%f2123, %f366;
	bra.uni 	BB14_206;

BB14_202:
	add.f32 	%f1910, %f359, %f359;
	selp.f32	%f367, %f1910, 0f00000000, %p177;
	mov.f32 	%f2123, %f367;
	bra.uni 	BB14_206;

BB14_203:
	setp.lt.f32	%p274, %f359, 0f00000000;
	and.pred  	%p275, %p274, %p177;
	selp.f32	%f368, 0fFF800000, 0f7F800000, %p275;
	mov.f32 	%f2123, %f368;
	bra.uni 	BB14_206;

BB14_204:
	setp.gt.f32	%p276, %f360, 0f3F800000;
	selp.f32	%f1911, 0f7F800000, 0f00000000, %p276;
	setp.eq.f32	%p277, %f359, 0fBF800000;
	selp.f32	%f369, 0f3F800000, %f1911, %p277;
	mov.f32 	%f2123, %f369;
	bra.uni 	BB14_206;

BB14_205:
	add.f32 	%f370, %f359, 0f40000000;
	mov.f32 	%f2123, %f370;

BB14_206:
	mov.f32 	%f371, %f2123;
	mul.f32 	%f1915, %f371, 0fBF000000;
	mul.f32 	%f1916, %f1915, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1917, %f1916;
	fma.rn.f32 	%f1919, %f1917, %f1632, %f1915;
	fma.rn.f32 	%f1921, %f1917, %f1634, %f1919;
	mul.f32 	%f1914, %f1921, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1913,%f1914;
	// inline asm
	add.f32 	%f1922, %f1917, 0f00000000;
	ex2.approx.f32 	%f1923, %f1922;
	mul.f32 	%f1924, %f1913, %f1923;
	setp.lt.f32	%p278, %f1915, 0fC2D20000;
	selp.f32	%f1925, 0f00000000, %f1924, %p278;
	setp.gt.f32	%p279, %f1915, 0f42D20000;
	selp.f32	%f1926, 0f7F800000, %f1925, %p279;
	sub.f32 	%f1927, %f358, %f1926;
	mul.f32 	%f1928, %f290, %f1927;
	mul.f32 	%f1929, %f1928, %f308;
	st.local.f32 	[%rd64+4], %f1929;
	mul.f32 	%f1930, %f344, %f277;
	mul.f32 	%f1931, %f333, %f278;
	sub.f32 	%f1932, %f1931, %f1930;
	mul.f32 	%f1933, %f291, %f1932;
	mul.f32 	%f1934, %f1933, %f322;
	mul.f32 	%f1935, %f1926, %f310;
	mul.f32 	%f1936, %f358, %f311;
	sub.f32 	%f1937, %f1936, %f1935;
	mul.f32 	%f1938, %f292, %f1937;
	mul.f32 	%f1939, %f1938, %f308;
	mul.f32 	%f1940, %f1939, %f294;
	fma.rn.f32 	%f1941, %f1934, %f293, %f1940;
	st.local.f32 	[%rd64+16], %f1941;
	mul.f32 	%f1942, %f2107, %f308;
	fma.rn.f32 	%f372, %f1942, %f322, %f2108;
	mad.lo.s32 	%r206, %r27, %r61, %r267;
	cvt.s64.s32	%rd76, %r206;
	add.s64 	%rd77, %rd76, %rd6;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd1, %rd78;
	mul.f32 	%f1943, %f308, %f322;
	st.local.f32 	[%rd64+8], %f1943;
	mov.u32 	%r207, 1065353216;
	st.local.u32 	[%rd64+12], %r207;
	ld.global.f32 	%f373, [%rd79];
	mov.u32 	%r268, 0;

BB14_207:
	setp.gt.s32	%p280, %r268, 4;
	@%p280 bra 	BB14_210;

	mul.wide.s32 	%rd80, %r268, 4;
	add.s64 	%rd137, %rd12, %rd80;
	mul.wide.s32 	%rd81, %r268, 6;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd139, %rd62, %rd82;
	add.s64 	%rd83, %rd64, %rd80;
	ld.local.f32 	%f374, [%rd83];
	add.s32 	%r269, %r268, 1;
	mov.u64 	%rd140, %rd139;
	mov.f32 	%f2124, %f374;

BB14_209:
	mov.f32 	%f375, %f2124;
	mul.f32 	%f1944, %f375, %f374;
	div.rn.f32 	%f1945, %f1944, %f372;
	ld.local.f32 	%f1946, [%rd139];
	add.f32 	%f1947, %f1946, %f1945;
	st.local.f32 	[%rd139], %f1947;
	st.local.f32 	[%rd140], %f1947;
	setp.lt.s32	%p281, %r269, 5;
	@%p281 bra 	BB14_267;

BB14_210:
	add.s32 	%r268, %r268, 1;
	setp.lt.s32	%p282, %r268, 5;
	@%p282 bra 	BB14_207;

	setp.leu.f32	%p283, %f372, 0f00000000;
	@%p283 bra 	BB14_221;

	setp.gt.f32	%p284, %f373, 0f00000000;
	@%p284 bra 	BB14_214;

	sub.f32 	%f2127, %f2127, %f372;
	bra.uni 	BB14_221;

BB14_214:
	setp.lt.f32	%p285, %f372, 0f7F800000;
	@%p285 bra 	BB14_216;

	lg2.approx.f32 	%f2125, %f372;
	bra.uni 	BB14_217;

BB14_216:
	setp.lt.f32	%p286, %f372, 0f00800000;
	mul.f32 	%f1950, %f372, 0f4B800000;
	selp.f32	%f1951, %f1950, %f372, %p286;
	selp.f32	%f1952, 0fC3170000, 0fC2FE0000, %p286;
	mov.b32 	 %r208, %f1951;
	and.b32  	%r209, %r208, 8388607;
	or.b32  	%r210, %r209, 1065353216;
	mov.b32 	 %f1953, %r210;
	shr.u32 	%r211, %r208, 23;
	cvt.rn.f32.u32	%f1954, %r211;
	add.f32 	%f1955, %f1952, %f1954;
	setp.gt.f32	%p287, %f1953, 0f3FAE147B;
	mul.f32 	%f1956, %f1953, 0f3F000000;
	add.f32 	%f1957, %f1955, 0f3F800000;
	selp.f32	%f1958, %f1956, %f1953, %p287;
	selp.f32	%f1959, %f1957, %f1955, %p287;
	add.f32 	%f1949, %f1958, 0f3F800000;
	add.f32 	%f1960, %f1958, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1948,%f1949;
	// inline asm
	neg.f32 	%f1961, %f1960;
	mul.f32 	%f1962, %f1960, %f1961;
	mul.rn.f32 	%f1963, %f1948, %f1962;
	add.rn.f32 	%f1964, %f1960, %f1963;
	mul.f32 	%f1965, %f1964, %f1964;
	mov.f32 	%f1966, 0f3C4C6A36;
	mov.f32 	%f1967, 0f3B1E94E6;
	fma.rn.f32 	%f1968, %f1967, %f1965, %f1966;
	mov.f32 	%f1969, 0f3DAAAB1A;
	fma.rn.f32 	%f1970, %f1968, %f1965, %f1969;
	mul.f32 	%f1971, %f1970, %f1965;
	fma.rn.f32 	%f1972, %f1971, %f1964, %f1963;
	add.f32 	%f1973, %f1972, %f1960;
	mov.f32 	%f1974, 0f3F317218;
	fma.rn.f32 	%f2125, %f1959, %f1974, %f1973;

BB14_217:
	mul.f32 	%f1975, %f373, %f2125;
	sub.f32 	%f380, %f1975, %f372;
	setp.lt.f32	%p288, %f373, 0f7F800000;
	@%p288 bra 	BB14_219;

	lg2.approx.f32 	%f2126, %f373;
	bra.uni 	BB14_220;

BB14_219:
	setp.lt.f32	%p289, %f373, 0f00800000;
	mul.f32 	%f1978, %f373, 0f4B800000;
	selp.f32	%f1979, %f1978, %f373, %p289;
	selp.f32	%f1980, 0fC3170000, 0fC2FE0000, %p289;
	mov.b32 	 %r212, %f1979;
	and.b32  	%r213, %r212, 8388607;
	or.b32  	%r214, %r213, 1065353216;
	mov.b32 	 %f1981, %r214;
	shr.u32 	%r215, %r212, 23;
	cvt.rn.f32.u32	%f1982, %r215;
	add.f32 	%f1983, %f1980, %f1982;
	setp.gt.f32	%p290, %f1981, 0f3FAE147B;
	mul.f32 	%f1984, %f1981, 0f3F000000;
	add.f32 	%f1985, %f1983, 0f3F800000;
	selp.f32	%f1986, %f1984, %f1981, %p290;
	selp.f32	%f1987, %f1985, %f1983, %p290;
	add.f32 	%f1977, %f1986, 0f3F800000;
	add.f32 	%f1988, %f1986, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1976,%f1977;
	// inline asm
	neg.f32 	%f1989, %f1988;
	mul.f32 	%f1990, %f1988, %f1989;
	mul.rn.f32 	%f1991, %f1976, %f1990;
	add.rn.f32 	%f1992, %f1988, %f1991;
	mul.f32 	%f1993, %f1992, %f1992;
	mov.f32 	%f1994, 0f3C4C6A36;
	mov.f32 	%f1995, 0f3B1E94E6;
	fma.rn.f32 	%f1996, %f1995, %f1993, %f1994;
	mov.f32 	%f1997, 0f3DAAAB1A;
	fma.rn.f32 	%f1998, %f1996, %f1993, %f1997;
	mul.f32 	%f1999, %f1998, %f1993;
	fma.rn.f32 	%f2000, %f1999, %f1992, %f1991;
	add.f32 	%f2001, %f2000, %f1988;
	mov.f32 	%f2002, 0f3F317218;
	fma.rn.f32 	%f2126, %f1987, %f2002, %f2001;

BB14_220:
	mul.f32 	%f2003, %f373, %f2126;
	sub.f32 	%f2004, %f380, %f2003;
	add.f32 	%f2005, %f2004, %f373;
	add.f32 	%f2127, %f2127, %f2005;

BB14_221:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p291, %r32, %r61;
	mov.u32 	%r266, %r32;
	@%p291 bra 	BB14_134;

	add.s32 	%r267, %r267, 1;
	setp.lt.s32	%p292, %r267, %r61;
	@%p292 bra 	BB14_133;

BB14_223:
	mov.u32 	%r274, 0;

BB14_224:
	mov.u32 	%r34, %r274;
	setp.lt.s32	%p293, %r34, 0;
	@%p293 bra 	BB14_236;

	mul.wide.s32 	%rd84, %r34, 5;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd20, %rd62, %rd85;
	mul.lo.s32 	%r35, %r34, 5;
	mov.u32 	%r270, 0;

BB14_226:
	setp.lt.s32	%p294, %r270, 1;
	@%p294 bra 	BB14_235;

	mul.wide.s32 	%rd86, %r270, 4;
	add.s64 	%rd141, %rd62, %rd86;
	add.s32 	%r37, %r270, -1;
	setp.gt.s32	%p295, %r37, -1;
	@%p295 bra 	BB14_229;

	mov.f32 	%f2129, 0f00000000;
	bra.uni 	BB14_234;

BB14_229:
	mov.u32 	%r271, 0;
	mov.f32 	%f2130, 0f00000000;
	mov.u64 	%rd142, %rd20;

BB14_230:
	.pragma "nounroll";
	mov.f32 	%f387, %f2130;
	mov.u64 	%rd23, %rd142;
	ld.local.f32 	%f2007, [%rd23];
	ld.local.f32 	%f2008, [%rd141];
	fma.rn.f32 	%f2129, %f2008, %f2007, %f387;
	add.s32 	%r219, %r271, 1;
	setp.gt.s32	%p296, %r219, %r37;
	@%p296 bra 	BB14_234;

	ld.local.f32 	%f2009, [%rd23+4];
	ld.local.f32 	%f2010, [%rd141+20];
	fma.rn.f32 	%f2129, %f2010, %f2009, %f2129;
	add.s32 	%r220, %r271, 2;
	setp.gt.s32	%p297, %r220, %r37;
	@%p297 bra 	BB14_234;

	ld.local.f32 	%f2011, [%rd23+8];
	ld.local.f32 	%f2012, [%rd141+40];
	fma.rn.f32 	%f2129, %f2012, %f2011, %f2129;
	add.s32 	%r221, %r271, 3;
	setp.gt.s32	%p298, %r221, %r37;
	@%p298 bra 	BB14_234;

	ld.local.f32 	%f2013, [%rd23+12];
	ld.local.f32 	%f2014, [%rd141+60];
	fma.rn.f32 	%f2130, %f2014, %f2013, %f2129;
	add.s64 	%rd24, %rd23, 16;
	add.s64 	%rd141, %rd141, 80;
	add.s32 	%r271, %r271, 4;
	setp.le.s32	%p299, %r271, %r37;
	mov.u64 	%rd142, %rd24;
	mov.f32 	%f2129, %f2130;
	@%p299 bra 	BB14_230;

BB14_234:
	add.s32 	%r222, %r270, %r35;
	mul.wide.s32 	%rd87, %r222, 4;
	add.s64 	%rd88, %rd62, %rd87;
	ld.local.f32 	%f2016, [%rd88];
	sub.f32 	%f2017, %f2016, %f2129;
	st.local.f32 	[%rd88], %f2017;

BB14_235:
	add.s32 	%r270, %r270, 1;
	setp.le.s32	%p300, %r270, %r34;
	@%p300 bra 	BB14_226;

BB14_236:
	add.s32 	%r274, %r34, 1;
	setp.gt.s32	%p301, %r274, 4;
	@%p301 bra 	BB14_249;

	cvt.s64.s32	%rd90, %r34;
	add.s64 	%rd26, %rd90, 11;
	mul.wide.s32 	%rd91, %r34, 5;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd27, %rd62, %rd92;
	add.s32 	%r42, %r34, -1;
	mul.lo.s32 	%r43, %r34, 5;
	mul.lo.s32 	%r223, %r34, 6;
	mul.wide.s32 	%rd93, %r223, 4;
	add.s64 	%rd28, %rd62, %rd93;
	mov.u64 	%rd143, 0;
	mov.u32 	%r273, %r274;

BB14_238:
	add.s32 	%r224, %r273, %r43;
	mul.wide.s32 	%rd94, %r224, 4;
	add.s64 	%rd30, %rd62, %rd94;
	setp.gt.s32	%p302, %r34, 0;
	@%p302 bra 	BB14_240;

	ld.local.f32 	%f2018, [%rd28];
	rcp.rn.f32 	%f2019, %f2018;
	ld.local.f32 	%f2020, [%rd30];
	mul.f32 	%f2021, %f2019, %f2020;
	st.local.f32 	[%rd30], %f2021;
	bra.uni 	BB14_248;

BB14_240:
	add.s64 	%rd95, %rd26, %rd143;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd144, %rd62, %rd96;
	setp.gt.s32	%p303, %r42, -1;
	@%p303 bra 	BB14_242;

	mov.f32 	%f2132, 0f00000000;
	bra.uni 	BB14_247;

BB14_242:
	mov.u32 	%r275, 0;
	mov.f32 	%f2133, 0f00000000;
	mov.u64 	%rd145, %rd27;

BB14_243:
	.pragma "nounroll";
	mov.f32 	%f393, %f2133;
	mov.u64 	%rd33, %rd145;
	ld.local.f32 	%f2023, [%rd33];
	ld.local.f32 	%f2024, [%rd144+-40];
	fma.rn.f32 	%f2132, %f2024, %f2023, %f393;
	add.s32 	%r226, %r275, 1;
	setp.gt.s32	%p304, %r226, %r42;
	@%p304 bra 	BB14_247;

	ld.local.f32 	%f2025, [%rd33+4];
	ld.local.f32 	%f2026, [%rd144+-20];
	fma.rn.f32 	%f2132, %f2026, %f2025, %f2132;
	add.s32 	%r227, %r275, 2;
	setp.gt.s32	%p305, %r227, %r42;
	@%p305 bra 	BB14_247;

	ld.local.f32 	%f2027, [%rd33+8];
	ld.local.f32 	%f2028, [%rd144];
	fma.rn.f32 	%f2132, %f2028, %f2027, %f2132;
	add.s32 	%r228, %r275, 3;
	setp.gt.s32	%p306, %r228, %r42;
	@%p306 bra 	BB14_247;

	ld.local.f32 	%f2029, [%rd33+12];
	ld.local.f32 	%f2030, [%rd144+20];
	fma.rn.f32 	%f2133, %f2030, %f2029, %f2132;
	add.s64 	%rd34, %rd33, 16;
	add.s64 	%rd144, %rd144, 80;
	add.s32 	%r275, %r275, 4;
	setp.le.s32	%p307, %r275, %r42;
	mov.u64 	%rd145, %rd34;
	mov.f32 	%f2132, %f2133;
	@%p307 bra 	BB14_243;

BB14_247:
	ld.local.f32 	%f2032, [%rd28];
	rcp.rn.f32 	%f2033, %f2032;
	ld.local.f32 	%f2034, [%rd30];
	sub.f32 	%f2035, %f2034, %f2132;
	mul.f32 	%f2036, %f2033, %f2035;
	st.local.f32 	[%rd30], %f2036;

BB14_248:
	add.s32 	%r273, %r273, 1;
	setp.lt.s32	%p308, %r273, 5;
	add.s64 	%rd143, %rd143, 1;
	@%p308 bra 	BB14_238;

BB14_249:
	setp.lt.s32	%p309, %r274, 5;
	@%p309 bra 	BB14_224;

	ld.local.f32 	%f399, [%rd62+96];
	mov.u32 	%r276, 0;

BB14_251:
	mul.wide.s32 	%rd98, %r276, 5;
	add.s64 	%rd37, %rd98, 4;
	setp.eq.s32	%p310, %r276, 0;
	selp.f32	%f2037, 0f3F800000, 0f00000000, %p310;
	st.local.f32 	[%rd61], %f2037;
	mov.u32 	%r277, 1;
	mov.u64 	%rd146, 0;

BB14_252:
	shl.b64 	%rd99, %rd146, 2;
	add.s64 	%rd100, %rd99, %rd62;
	add.s64 	%rd147, %rd100, 44;
	add.s32 	%r231, %r277, -1;
	setp.gt.s32	%p311, %r231, -1;
	@%p311 bra 	BB14_254;

	mov.f32 	%f2135, 0f00000000;
	bra.uni 	BB14_259;

BB14_254:
	mov.u32 	%r278, 0;
	mov.f32 	%f2136, 0f00000000;
	mov.u64 	%rd148, %rd61;

BB14_255:
	.pragma "nounroll";
	mov.f32 	%f400, %f2136;
	mov.u64 	%rd42, %rd148;
	ld.local.f32 	%f2039, [%rd42];
	ld.local.f32 	%f2040, [%rd147+-40];
	fma.rn.f32 	%f2135, %f2040, %f2039, %f400;
	add.s32 	%r234, %r278, 1;
	setp.gt.s32	%p312, %r234, %r231;
	@%p312 bra 	BB14_259;

	ld.local.f32 	%f2041, [%rd42+4];
	ld.local.f32 	%f2042, [%rd147+-20];
	fma.rn.f32 	%f2135, %f2042, %f2041, %f2135;
	add.s32 	%r236, %r278, 2;
	setp.gt.s32	%p313, %r236, %r231;
	@%p313 bra 	BB14_259;

	ld.local.f32 	%f2043, [%rd42+8];
	ld.local.f32 	%f2044, [%rd147];
	fma.rn.f32 	%f2135, %f2044, %f2043, %f2135;
	add.s32 	%r238, %r278, 3;
	setp.gt.s32	%p314, %r238, %r231;
	@%p314 bra 	BB14_259;

	ld.local.f32 	%f2045, [%rd42+12];
	ld.local.f32 	%f2046, [%rd147+20];
	fma.rn.f32 	%f2136, %f2046, %f2045, %f2135;
	add.s64 	%rd43, %rd42, 16;
	add.s64 	%rd147, %rd147, 80;
	add.s32 	%r278, %r278, 4;
	setp.le.s32	%p315, %r278, %r231;
	mov.u64 	%rd148, %rd43;
	mov.f32 	%f2135, %f2136;
	@%p315 bra 	BB14_255;

BB14_259:
	setp.eq.s32	%p316, %r277, %r276;
	selp.f32	%f2048, 0f3F800000, 0f00000000, %p316;
	mul.wide.s32 	%rd101, %r277, 4;
	add.s64 	%rd102, %rd61, %rd101;
	sub.f32 	%f2049, %f2048, %f2135;
	st.local.f32 	[%rd102], %f2049;
	add.s32 	%r277, %r277, 1;
	setp.lt.s32	%p317, %r277, 5;
	add.s64 	%rd146, %rd146, 1;
	@%p317 bra 	BB14_252;

	ld.local.f32 	%f2050, [%rd61+16];
	div.rn.f32 	%f2051, %f2050, %f399;
	mul.lo.s32 	%r53, %r276, 5;
	add.s32 	%r241, %r53, 4;
	mul.wide.s32 	%rd104, %r241, 4;
	add.s64 	%rd105, %rd63, %rd104;
	st.local.f32 	[%rd105], %f2051;
	mov.u32 	%r279, 3;
	mov.u64 	%rd149, 0;

BB14_261:
	mov.u32 	%r54, %r279;
	mul.lo.s64 	%rd106, %rd149, -6;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd107, %rd62;
	add.s64 	%rd151, %rd108, 92;
	sub.s64 	%rd109, %rd37, %rd149;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd150, %rd63, %rd110;
	add.s32 	%r280, %r54, 1;
	mov.f32 	%f2137, 0f00000000;
	setp.lt.s32	%p318, %r280, 5;
	@%p318 bra 	BB14_262;
	bra.uni 	BB14_263;

BB14_262:
	ld.local.f32 	%f2054, [%rd150];
	ld.local.f32 	%f2055, [%rd151];
	fma.rn.f32 	%f2137, %f2055, %f2054, %f2137;
	add.s64 	%rd151, %rd151, 20;
	add.s64 	%rd150, %rd150, 4;
	add.s32 	%r280, %r280, 1;
	setp.lt.s32	%p319, %r280, 5;
	@%p319 bra 	BB14_262;

BB14_263:
	mul.lo.s32 	%r242, %r54, 6;
	mul.wide.s32 	%rd111, %r242, 4;
	add.s64 	%rd112, %rd62, %rd111;
	ld.local.f32 	%f2056, [%rd112];
	rcp.rn.f32 	%f2057, %f2056;
	mul.wide.s32 	%rd113, %r54, 4;
	add.s64 	%rd114, %rd61, %rd113;
	ld.local.f32 	%f2058, [%rd114];
	sub.f32 	%f2059, %f2058, %f2137;
	mul.f32 	%f2060, %f2057, %f2059;
	add.s32 	%r243, %r54, %r53;
	mul.wide.s32 	%rd115, %r243, 4;
	add.s64 	%rd116, %rd63, %rd115;
	st.local.f32 	[%rd116], %f2060;
	add.s32 	%r279, %r54, -1;
	add.s64 	%rd149, %rd149, 1;
	setp.gt.s32	%p320, %r54, 0;
	@%p320 bra 	BB14_261;

	add.s32 	%r276, %r276, 1;
	setp.lt.s32	%p321, %r276, 5;
	@%p321 bra 	BB14_251;

	ld.param.u64 	%rd135, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_13];
	ld.param.u64 	%rd134, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_12];
	ld.param.u32 	%r248, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_14];
	ld.param.u64 	%rd133, [_Z20kernel_MLEFit_XYNBZ_PKfffffffffiiPfS1_S1_i_param_11];
	ld.local.f32 	%f2061, [%rd63];
	ld.local.f32 	%f2062, [%rd63+24];
	ld.local.f32 	%f2063, [%rd63+48];
	ld.local.f32 	%f2064, [%rd63+72];
	ld.local.f32 	%f2065, [%rd63+96];
	cvta.to.global.u64 	%rd117, %rd133;
	mul.wide.s32 	%rd118, %r64, 4;
	add.s64 	%rd119, %rd117, %rd118;
	st.global.f32 	[%rd119], %f2105;
	mul.wide.s32 	%rd120, %r248, 4;
	add.s64 	%rd121, %rd119, %rd120;
	st.global.f32 	[%rd121], %f2106;
	add.s64 	%rd122, %rd121, %rd120;
	st.global.f32 	[%rd122], %f2107;
	add.s64 	%rd123, %rd122, %rd120;
	st.global.f32 	[%rd123], %f2108;
	add.s64 	%rd124, %rd123, %rd120;
	st.global.f32 	[%rd124], %f2109;
	cvta.to.global.u64 	%rd125, %rd134;
	add.s64 	%rd126, %rd125, %rd118;
	st.global.f32 	[%rd126], %f2061;
	add.s64 	%rd127, %rd126, %rd120;
	st.global.f32 	[%rd127], %f2062;
	add.s64 	%rd128, %rd127, %rd120;
	st.global.f32 	[%rd128], %f2063;
	add.s64 	%rd129, %rd128, %rd120;
	st.global.f32 	[%rd129], %f2064;
	add.s64 	%rd130, %rd129, %rd120;
	st.global.f32 	[%rd130], %f2065;
	cvta.to.global.u64 	%rd131, %rd135;
	add.s64 	%rd132, %rd131, %rd118;
	st.global.f32 	[%rd132], %f2127;

BB14_266:
	ret;

BB14_267:
	ld.local.f32 	%f409, [%rd137];
	add.s64 	%rd139, %rd139, 4;
	add.s64 	%rd140, %rd140, 20;
	add.s64 	%rd137, %rd137, 4;
	add.s32 	%r269, %r269, 1;
	mov.f32 	%f2124, %f409;
	bra.uni 	BB14_209;
}

.visible .entry _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i(
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_0,
	.param .f32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_1,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_2,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_3,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_4,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_5,
	.param .u64 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_6,
	.param .u32 _Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7
)
{
	.local .align 4 .b8 	__local_depot15[436];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<286>;
	.reg .s16 	%rs<3>;
	.reg .s32 	%r<266>;
	.reg .f32 	%f<1827>;
	.reg .s64 	%rd<168>;


	mov.u64 	%SPL, __local_depot15;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd65, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_0];
	ld.param.f32 	%f1796, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_1];
	ld.param.u32 	%r61, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_2];
	ld.param.u32 	%r62, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_3];
	ld.param.u32 	%r63, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7];
	cvta.to.global.u64 	%rd1, %rd65;
	add.u64 	%rd69, %SPL, 0;
	add.u64 	%rd70, %SPL, 100;
	add.u64 	%rd71, %SPL, 244;
	add.u64 	%rd72, %SPL, 388;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r64, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r64, %r63;
	@%p3 bra 	BB15_250;

	mov.u64 	%rd149, 0;

BB15_2:
	add.s64 	%rd74, %rd70, %rd149;
	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd74], %rs1;
	add.s64 	%rd149, %rd149, 1;
	setp.lt.u64	%p4, %rd149, 144;
	@%p4 bra 	BB15_2;

	mov.u64 	%rd150, 0;

BB15_4:
	add.s64 	%rd76, %rd71, %rd150;
	st.local.u8 	[%rd76], %rs1;
	add.s64 	%rd150, %rd150, 1;
	setp.lt.u64	%p5, %rd150, 144;
	@%p5 bra 	BB15_4;

	mad.lo.s32 	%r65, %r2, %r1, %r3;
	mul.lo.s32 	%r66, %r61, %r61;
	mul.lo.s32 	%r67, %r66, %r65;
	cvt.s64.s32	%rd12, %r67;
	mov.f32 	%f1753, 0f00000000;
	setp.gt.s32	%p6, %r61, 0;
	@%p6 bra 	BB15_7;

	mov.f32 	%f1752, %f1753;
	mov.f32 	%f1751, %f1753;
	bra.uni 	BB15_11;

BB15_7:
	mov.f32 	%f1752, %f1753;
	mov.f32 	%f1751, %f1753;
	mov.u32 	%r68, 0;
	mov.u32 	%r237, %r68;

BB15_8:
	cvt.rn.f32.s32	%f4, %r237;
	mov.u32 	%r236, %r68;

BB15_9:
	mov.u32 	%r5, %r236;
	mad.lo.s32 	%r70, %r5, %r61, %r237;
	cvt.s64.s32	%rd77, %r70;
	add.s64 	%rd78, %rd77, %rd12;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f376, [%rd80];
	fma.rn.f32 	%f1753, %f376, %f4, %f1753;
	cvt.rn.f32.s32	%f377, %r5;
	fma.rn.f32 	%f1752, %f376, %f377, %f1752;
	add.f32 	%f1751, %f1751, %f376;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p7, %r6, %r61;
	mov.u32 	%r236, %r6;
	@%p7 bra 	BB15_9;

	add.s32 	%r237, %r237, 1;
	setp.lt.s32	%p8, %r237, %r61;
	@%p8 bra 	BB15_8;

BB15_11:
	div.rn.f32 	%f1786, %f1753, %f1751;
	div.rn.f32 	%f1787, %f1752, %f1751;
	mov.f32 	%f378, 0f3F000000;
	div.rn.f32 	%f379, %f378, %f1796;
	div.rn.f32 	%f16, %f379, %f1796;
	@%p6 bra 	BB15_13;

	mov.f32 	%f1756, 0f00000000;
	mov.f32 	%f1789, 0f51BA43B7;
	bra.uni 	BB15_21;

BB15_13:
	mul.wide.s32 	%rd81, %r67, 4;
	add.s64 	%rd13, %rd1, %rd81;
	mov.f32 	%f1756, 0f00000000;
	mov.u32 	%r71, 0;
	mov.f32 	%f1789, 0f51BA43B7;
	mov.u32 	%r246, %r71;

BB15_14:
	mov.u32 	%r245, %r71;

BB15_15:
	mov.u32 	%r241, %r245;
	mov.u32 	%r9, %r241;
	mov.f32 	%f1755, 0f00000000;
	mov.f32 	%f1754, %f1755;
	mov.u32 	%r244, %r71;

BB15_16:
	mul.lo.s32 	%r78, %r61, %r244;
	mul.wide.s32 	%rd82, %r78, 4;
	add.s64 	%rd151, %rd13, %rd82;
	sub.s32 	%r79, %r244, %r246;
	cvt.rn.f32.s32	%f386, %r79;
	mul.f32 	%f387, %f386, %f386;
	neg.f32 	%f388, %f387;
	mul.f32 	%f23, %f16, %f388;
	mul.f32 	%f389, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f390, %f389;
	mov.f32 	%f391, 0fBF317200;
	fma.rn.f32 	%f392, %f390, %f391, %f23;
	mov.f32 	%f393, 0fB5BFBE8E;
	fma.rn.f32 	%f394, %f390, %f393, %f392;
	mul.f32 	%f24, %f394, 0f3FB8AA3B;
	add.f32 	%f395, %f390, 0f00000000;
	ex2.approx.f32 	%f25, %f395;
	mov.u32 	%r242, %r71;
	mov.u32 	%r243, %r9;

BB15_17:
	mov.u32 	%r11, %r243;
	mov.u32 	%r12, %r242;
	// inline asm
	ex2.approx.ftz.f32 %f396,%f24;
	// inline asm
	cvt.rn.f32.s32	%f400, %r11;
	mul.f32 	%f401, %f400, %f400;
	mul.f32 	%f402, %f396, %f25;
	setp.lt.f32	%p10, %f23, 0fC2D20000;
	selp.f32	%f403, 0f00000000, %f402, %p10;
	setp.gt.f32	%p11, %f23, 0f42D20000;
	selp.f32	%f404, 0f7F800000, %f403, %p11;
	neg.f32 	%f405, %f401;
	mul.f32 	%f406, %f16, %f405;
	mul.f32 	%f407, %f406, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f408, %f407;
	fma.rn.f32 	%f410, %f408, %f391, %f406;
	fma.rn.f32 	%f412, %f408, %f393, %f410;
	mul.f32 	%f399, %f412, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f398,%f399;
	// inline asm
	add.f32 	%f413, %f408, 0f00000000;
	ex2.approx.f32 	%f414, %f413;
	mul.f32 	%f415, %f398, %f414;
	setp.lt.f32	%p12, %f406, 0fC2D20000;
	selp.f32	%f416, 0f00000000, %f415, %p12;
	setp.gt.f32	%p13, %f406, 0f42D20000;
	selp.f32	%f417, 0f7F800000, %f416, %p13;
	mul.f32 	%f418, %f404, %f417;
	ld.global.f32 	%f419, [%rd151];
	fma.rn.f32 	%f1755, %f418, %f419, %f1755;
	add.f32 	%f1754, %f1754, %f418;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p14, %r14, %r61;
	mov.u32 	%r242, %r14;
	mov.u32 	%r243, %r13;
	@%p14 bra 	BB15_17;

	add.s32 	%r244, %r244, 1;
	setp.lt.s32	%p15, %r244, %r61;
	@%p15 bra 	BB15_16;

	div.rn.f32 	%f420, %f1755, %f1754;
	max.f32 	%f1756, %f1756, %f420;
	min.f32 	%f1789, %f1789, %f420;
	add.s32 	%r245, %r9, 1;
	setp.lt.s32	%p16, %r245, %r61;
	@%p16 bra 	BB15_15;

	add.s32 	%r246, %r246, 1;
	setp.lt.s32	%p17, %r246, %r61;
	@%p17 bra 	BB15_14;

BB15_21:
	sub.f32 	%f421, %f1756, %f1789;
	add.f32 	%f422, %f421, %f421;
	add.f32 	%f423, %f422, %f422;
	mul.f32 	%f424, %f423, 0f40490FD8;
	mul.f32 	%f425, %f424, %f1796;
	mul.f32 	%f426, %f425, %f1796;
	mov.f32 	%f427, 0f00000000;
	max.f32 	%f1788, %f427, %f426;
	setp.lt.s32	%p18, %r62, 1;
	mov.f32 	%f1795, %f1796;
	@%p18 bra 	BB15_114;

	add.u64 	%rd83, %SP, 412;
	cvta.to.local.u64 	%rd17, %rd83;
	cvt.rn.f32.s32	%f429, %r61;
	mul.f32 	%f35, %f429, 0f3F000000;
	add.s64 	%rd18, %rd83, 4;
	mov.u32 	%r247, 0;
	mov.f32 	%f1797, %f1796;
	mov.f32 	%f1798, %f1796;

BB15_23:
	@%p6 bra 	BB15_25;

	mov.f32 	%f1785, 0f00000000;
	mov.f32 	%f1784, %f1785;
	mov.f32 	%f1783, %f1785;
	mov.f32 	%f1782, %f1785;
	mov.f32 	%f1781, %f1785;
	mov.f32 	%f1780, %f1785;
	mov.f32 	%f1779, %f1785;
	mov.f32 	%f1778, %f1785;
	mov.f32 	%f1777, %f1785;
	mov.f32 	%f1776, %f1785;
	mov.f32 	%f1775, %f1785;
	mov.f32 	%f1774, %f1785;
	bra.uni 	BB15_113;

BB15_25:
	div.rn.f32 	%f455, %f378, %f1798;
	div.rn.f32 	%f45, %f455, %f1798;
	div.rn.f32 	%f456, %f378, %f1797;
	div.rn.f32 	%f46, %f456, %f1797;
	neg.f32 	%f457, %f1788;
	div.rn.f32 	%f458, %f457, 0f40206C98;
	div.rn.f32 	%f47, %f458, %f1798;
	div.rn.f32 	%f48, %f458, %f1797;
	div.rn.f32 	%f49, %f47, %f1798;
	div.rn.f32 	%f50, %f48, %f1797;
	mov.f32 	%f459, 0fC0000000;
	div.rn.f32 	%f51, %f459, %f1797;
	div.rn.f32 	%f52, %f459, %f1798;
	mul.f32 	%f460, %f1798, %f1798;
	mul.f32 	%f461, %f1798, 0f3F800000;
	mul.f32 	%f462, %f461, %f460;
	div.rn.f32 	%f53, %f458, %f462;
	mul.f32 	%f463, %f1797, %f1797;
	mul.f32 	%f464, %f463, %f463;
	mul.f32 	%f465, %f1797, 0f3F800000;
	mul.f32 	%f466, %f465, %f464;
	div.rn.f32 	%f467, %f1788, 0f40206C98;
	div.rn.f32 	%f54, %f467, %f466;
	mul.f32 	%f468, %f460, %f460;
	mul.f32 	%f469, %f461, %f468;
	div.rn.f32 	%f55, %f467, %f469;
	mul.f32 	%f470, %f465, %f463;
	div.rn.f32 	%f56, %f458, %f470;
	mov.u32 	%r248, 0;
	mov.f32 	%f1785, 0f00000000;
	mov.f32 	%f1784, %f1785;
	mov.f32 	%f1783, %f1785;
	mov.f32 	%f1782, %f1785;
	mov.f32 	%f1781, %f1785;
	mov.f32 	%f1780, %f1785;
	mov.f32 	%f1779, %f1785;
	mov.f32 	%f1778, %f1785;
	mov.f32 	%f1777, %f1785;
	mov.f32 	%f1776, %f1785;
	mov.f32 	%f1775, %f1785;
	mov.f32 	%f1774, %f1785;

BB15_26:
	mov.u32 	%r249, 0;
	cvt.rn.f32.s32	%f471, %r248;
	sub.f32 	%f72, %f471, %f1786;
	add.f32 	%f73, %f72, 0f3F800000;
	mov.f32 	%f472, 0f3F800000;
	sqrt.rn.f32 	%f473, %f45;
	mul.f32 	%f74, %f73, %f473;
	abs.f32 	%f75, %f74;
	mul.f32 	%f77, %f72, %f473;
	abs.f32 	%f78, %f77;
	add.f32 	%f474, %f471, 0f3F800000;
	sub.f32 	%f81, %f474, %f1786;
	div.rn.f32 	%f82, %f81, %f1798;
	cvt.rzi.f32.f32	%f475, %f472;
	add.f32 	%f476, %f475, %f475;
	mov.f32 	%f477, 0f40000000;
	sub.f32 	%f478, %f477, %f476;
	abs.f32 	%f83, %f478;
	div.rn.f32 	%f84, %f72, %f1798;
	mul.f32 	%f479, %f73, 0f3F800000;
	mul.f32 	%f480, %f72, 0f3F800000;
	mul.f32 	%f481, %f73, %f73;
	mul.f32 	%f85, %f479, %f481;
	mul.f32 	%f482, %f72, %f72;
	mul.f32 	%f86, %f480, %f482;

BB15_27:
	setp.ltu.f32	%p20, %f75, 0f3F800000;
	@%p20 bra 	BB15_29;

	setp.ltu.f32	%p21, %f75, 0f407AD445;
	mov.f32 	%f485, 0f3A03BB71;
	mov.f32 	%f486, 0fB7B730FB;
	fma.rn.f32 	%f487, %f486, %f75, %f485;
	mov.f32 	%f488, 0fBBACA3B3;
	fma.rn.f32 	%f489, %f487, %f75, %f488;
	mov.f32 	%f490, 0f3D0A7445;
	fma.rn.f32 	%f491, %f489, %f75, %f490;
	mov.f32 	%f492, 0fBE1B3B75;
	fma.rn.f32 	%f493, %f491, %f75, %f492;
	mov.f32 	%f494, 0fBF6B385A;
	fma.rn.f32 	%f495, %f493, %f75, %f494;
	mov.f32 	%f496, 0fBFD0316E;
	fma.rn.f32 	%f497, %f495, %f75, %f496;
	mov.f32 	%f498, 0fBA031CCE;
	fma.rn.f32 	%f484, %f497, %f75, %f498;
	// inline asm
	ex2.approx.ftz.f32 %f483,%f484;
	// inline asm
	sub.f32 	%f500, %f472, %f483;
	mov.b32 	 %r83, %f500;
	selp.b32	%r84, %r83, 1065353216, %p21;
	mov.b32 	 %r85, %f74;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f1760, %r87;
	bra.uni 	BB15_30;

BB15_29:
	mul.f32 	%f1749, %f74, %f74;
	mov.f32 	%f501, 0f3BA0C9F8;
	mov.f32 	%f502, 0fBA1268FB;
	fma.rn.f32 	%f503, %f502, %f1749, %f501;
	mov.f32 	%f504, 0fBCDABFD4;
	fma.rn.f32 	%f505, %f503, %f1749, %f504;
	mov.f32 	%f506, 0f3DE70331;
	fma.rn.f32 	%f507, %f505, %f1749, %f506;
	mov.f32 	%f508, 0fBEC09330;
	fma.rn.f32 	%f509, %f507, %f1749, %f508;
	mov.f32 	%f510, 0f3F906EBA;
	fma.rn.f32 	%f511, %f509, %f1749, %f510;
	mul.f32 	%f1760, %f511, %f74;

BB15_30:
	setp.ltu.f32	%p22, %f78, 0f3F800000;
	@%p22 bra 	BB15_32;

	setp.ltu.f32	%p23, %f78, 0f407AD445;
	mov.f32 	%f514, 0f3A03BB71;
	mov.f32 	%f515, 0fB7B730FB;
	fma.rn.f32 	%f516, %f515, %f78, %f514;
	mov.f32 	%f517, 0fBBACA3B3;
	fma.rn.f32 	%f518, %f516, %f78, %f517;
	mov.f32 	%f519, 0f3D0A7445;
	fma.rn.f32 	%f520, %f518, %f78, %f519;
	mov.f32 	%f521, 0fBE1B3B75;
	fma.rn.f32 	%f522, %f520, %f78, %f521;
	mov.f32 	%f523, 0fBF6B385A;
	fma.rn.f32 	%f524, %f522, %f78, %f523;
	mov.f32 	%f525, 0fBFD0316E;
	fma.rn.f32 	%f526, %f524, %f78, %f525;
	mov.f32 	%f527, 0fBA031CCE;
	fma.rn.f32 	%f513, %f526, %f78, %f527;
	// inline asm
	ex2.approx.ftz.f32 %f512,%f513;
	// inline asm
	sub.f32 	%f529, %f472, %f512;
	mov.b32 	 %r88, %f529;
	selp.b32	%r89, %r88, 1065353216, %p23;
	mov.b32 	 %r90, %f77;
	and.b32  	%r91, %r90, -2147483648;
	or.b32  	%r92, %r89, %r91;
	mov.b32 	 %f1761, %r92;
	bra.uni 	BB15_33;

BB15_32:
	mul.f32 	%f1748, %f77, %f77;
	mov.f32 	%f530, 0f3BA0C9F8;
	mov.f32 	%f531, 0fBA1268FB;
	fma.rn.f32 	%f532, %f531, %f1748, %f530;
	mov.f32 	%f533, 0fBCDABFD4;
	fma.rn.f32 	%f534, %f532, %f1748, %f533;
	mov.f32 	%f535, 0f3DE70331;
	fma.rn.f32 	%f536, %f534, %f1748, %f535;
	mov.f32 	%f537, 0fBEC09330;
	fma.rn.f32 	%f538, %f536, %f1748, %f537;
	mov.f32 	%f539, 0f3F906EBA;
	fma.rn.f32 	%f540, %f538, %f1748, %f539;
	mul.f32 	%f1761, %f540, %f77;

BB15_33:
	sqrt.rn.f32 	%f1746, %f46;
	sub.f32 	%f541, %f1760, %f1761;
	mul.f32 	%f108, %f541, 0f3F000000;
	cvt.rn.f32.s32	%f109, %r249;
	sub.f32 	%f110, %f109, %f1787;
	add.f32 	%f111, %f110, 0f3F800000;
	mul.f32 	%f112, %f111, %f1746;
	abs.f32 	%f113, %f112;
	setp.ltu.f32	%p24, %f113, 0f3F800000;
	@%p24 bra 	BB15_35;

	mov.f32 	%f544, 0f3A03BB71;
	mov.f32 	%f545, 0fB7B730FB;
	fma.rn.f32 	%f546, %f545, %f113, %f544;
	mov.f32 	%f547, 0fBBACA3B3;
	fma.rn.f32 	%f548, %f546, %f113, %f547;
	mov.f32 	%f549, 0f3D0A7445;
	fma.rn.f32 	%f550, %f548, %f113, %f549;
	mov.f32 	%f551, 0fBE1B3B75;
	fma.rn.f32 	%f552, %f550, %f113, %f551;
	mov.f32 	%f553, 0fBF6B385A;
	fma.rn.f32 	%f554, %f552, %f113, %f553;
	mov.f32 	%f555, 0fBFD0316E;
	fma.rn.f32 	%f556, %f554, %f113, %f555;
	mov.f32 	%f557, 0fBA031CCE;
	fma.rn.f32 	%f543, %f556, %f113, %f557;
	// inline asm
	ex2.approx.ftz.f32 %f542,%f543;
	// inline asm
	sub.f32 	%f559, %f472, %f542;
	mov.b32 	 %r93, %f559;
	setp.ltu.f32	%p25, %f113, 0f407AD445;
	selp.b32	%r94, %r93, 1065353216, %p25;
	mov.b32 	 %r95, %f112;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f1762, %r97;
	bra.uni 	BB15_36;

BB15_35:
	mul.f32 	%f560, %f112, %f112;
	mov.f32 	%f561, 0f3BA0C9F8;
	mov.f32 	%f562, 0fBA1268FB;
	fma.rn.f32 	%f563, %f562, %f560, %f561;
	mov.f32 	%f564, 0fBCDABFD4;
	fma.rn.f32 	%f565, %f563, %f560, %f564;
	mov.f32 	%f566, 0f3DE70331;
	fma.rn.f32 	%f567, %f565, %f560, %f566;
	mov.f32 	%f568, 0fBEC09330;
	fma.rn.f32 	%f569, %f567, %f560, %f568;
	mov.f32 	%f570, 0f3F906EBA;
	fma.rn.f32 	%f571, %f569, %f560, %f570;
	mul.f32 	%f1762, %f571, %f112;

BB15_36:
	sqrt.rn.f32 	%f1747, %f46;
	mul.f32 	%f117, %f110, %f1747;
	abs.f32 	%f118, %f117;
	setp.ltu.f32	%p26, %f118, 0f3F800000;
	@%p26 bra 	BB15_38;

	mov.f32 	%f574, 0f3A03BB71;
	mov.f32 	%f575, 0fB7B730FB;
	fma.rn.f32 	%f576, %f575, %f118, %f574;
	mov.f32 	%f577, 0fBBACA3B3;
	fma.rn.f32 	%f578, %f576, %f118, %f577;
	mov.f32 	%f579, 0f3D0A7445;
	fma.rn.f32 	%f580, %f578, %f118, %f579;
	mov.f32 	%f581, 0fBE1B3B75;
	fma.rn.f32 	%f582, %f580, %f118, %f581;
	mov.f32 	%f583, 0fBF6B385A;
	fma.rn.f32 	%f584, %f582, %f118, %f583;
	mov.f32 	%f585, 0fBFD0316E;
	fma.rn.f32 	%f586, %f584, %f118, %f585;
	mov.f32 	%f587, 0fBA031CCE;
	fma.rn.f32 	%f573, %f586, %f118, %f587;
	// inline asm
	ex2.approx.ftz.f32 %f572,%f573;
	// inline asm
	sub.f32 	%f589, %f472, %f572;
	mov.b32 	 %r98, %f589;
	setp.ltu.f32	%p27, %f118, 0f407AD445;
	selp.b32	%r99, %r98, 1065353216, %p27;
	mov.b32 	 %r100, %f117;
	and.b32  	%r101, %r100, -2147483648;
	or.b32  	%r102, %r99, %r101;
	mov.b32 	 %f1763, %r102;
	bra.uni 	BB15_39;

BB15_38:
	mul.f32 	%f590, %f117, %f117;
	mov.f32 	%f591, 0f3BA0C9F8;
	mov.f32 	%f592, 0fBA1268FB;
	fma.rn.f32 	%f593, %f592, %f590, %f591;
	mov.f32 	%f594, 0fBCDABFD4;
	fma.rn.f32 	%f595, %f593, %f590, %f594;
	mov.f32 	%f596, 0f3DE70331;
	fma.rn.f32 	%f597, %f595, %f590, %f596;
	mov.f32 	%f598, 0fBEC09330;
	fma.rn.f32 	%f599, %f597, %f590, %f598;
	mov.f32 	%f600, 0f3F906EBA;
	fma.rn.f32 	%f601, %f599, %f590, %f600;
	mul.f32 	%f1763, %f601, %f117;

BB15_39:
	sub.f32 	%f602, %f1762, %f1763;
	mul.f32 	%f122, %f602, 0f3F000000;
	mul.f32 	%f603, %f1788, %f108;
	fma.rn.f32 	%f123, %f603, %f122, %f1789;
	mad.lo.s32 	%r103, %r249, %r61, %r248;
	cvt.s64.s32	%rd84, %r103;
	add.s64 	%rd85, %rd84, %rd12;
	shl.b64 	%rd87, %rd85, 2;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f124, [%rd88];
	setp.neu.f32	%p28, %f82, 0f3F800000;
	@%p28 bra 	BB15_41;

	mov.f32 	%f1765, 0f3F800000;
	bra.uni 	BB15_52;

BB15_41:
	abs.f32 	%f125, %f82;
	setp.gtu.f32	%p29, %f125, 0f7F800000;
	add.f32 	%f1765, %f82, 0f40000000;
	@%p29 bra 	BB15_52;

	abs.f32 	%f127, %f477;
	setp.gtu.f32	%p30, %f127, 0f7F800000;
	add.f32 	%f1765, %f82, 0f40000000;
	@%p30 bra 	BB15_52;

	setp.eq.f32	%p31, %f127, 0f7F800000;
	@%p31 bra 	BB15_51;

	setp.eq.f32	%p32, %f82, 0f00000000;
	setp.eq.f32	%p33, %f125, 0f7F800000;
	or.pred  	%p34, %p33, %p32;
	setp.eq.f32	%p35, %f83, 0f3F800000;
	setp.lt.f32	%p36, %f82, 0f00000000;
	and.pred  	%p37, %p36, %p35;
	selp.f32	%f605, 0fFF800000, 0f7F800000, %p37;
	add.f32 	%f606, %f82, %f82;
	selp.f32	%f607, %f606, 0f00000000, %p35;
	selp.f32	%f1765, %f605, %f607, %p33;
	@%p34 bra 	BB15_52;

	setp.geu.f32	%p38, %f82, 0f00000000;
	@%p38 bra 	BB15_48;

	cvt.rzi.f32.f32	%f609, %f477;
	setp.eq.f32	%p39, %f609, 0f40000000;
	@%p39 bra 	BB15_48;

	mov.f32 	%f1765, 0f7FFFFFFF;
	bra.uni 	BB15_52;

BB15_48:
	setp.lt.f32	%p40, %f125, 0f00800000;
	selp.f32	%f614, 0fC3170000, 0fC2FE0000, %p40;
	mul.f32 	%f615, %f125, 0f4B800000;
	selp.f32	%f616, %f615, %f125, %p40;
	mov.b32 	 %r104, %f616;
	and.b32  	%r105, %r104, 8388607;
	or.b32  	%r106, %r105, 1065353216;
	mov.b32 	 %f617, %r106;
	shr.u32 	%r107, %r104, 23;
	cvt.rn.f32.u32	%f618, %r107;
	add.f32 	%f619, %f614, %f618;
	setp.gt.f32	%p41, %f617, 0f3FB504F3;
	mul.f32 	%f620, %f617, 0f3F000000;
	add.f32 	%f621, %f619, 0f3F800000;
	selp.f32	%f622, %f620, %f617, %p41;
	selp.f32	%f623, %f621, %f619, %p41;
	add.f32 	%f624, %f622, 0fBF800000;
	add.f32 	%f611, %f622, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f610,%f611;
	// inline asm
	add.f32 	%f625, %f624, %f624;
	mul.f32 	%f626, %f625, %f610;
	mul.f32 	%f627, %f626, %f626;
	mov.f32 	%f628, 0f3C4CAF63;
	mov.f32 	%f629, 0f3B18F0FE;
	fma.rn.f32 	%f630, %f629, %f627, %f628;
	mov.f32 	%f631, 0f3DAAAABD;
	fma.rn.f32 	%f632, %f630, %f627, %f631;
	mul.rn.f32 	%f633, %f632, %f627;
	mul.rn.f32 	%f634, %f633, %f626;
	sub.f32 	%f635, %f624, %f626;
	add.f32 	%f636, %f635, %f635;
	neg.f32 	%f637, %f626;
	fma.rn.f32 	%f638, %f637, %f624, %f636;
	mul.rn.f32 	%f639, %f610, %f638;
	add.f32 	%f640, %f626, %f634;
	sub.f32 	%f641, %f626, %f640;
	add.f32 	%f642, %f641, %f634;
	add.f32 	%f643, %f642, %f639;
	add.f32 	%f644, %f640, %f643;
	sub.f32 	%f645, %f640, %f644;
	add.f32 	%f646, %f645, %f643;
	mov.f32 	%f647, 0f3F317200;
	mul.rn.f32 	%f648, %f623, %f647;
	mov.f32 	%f649, 0f35BFBE8E;
	mul.rn.f32 	%f650, %f623, %f649;
	add.f32 	%f651, %f648, %f644;
	sub.f32 	%f652, %f648, %f651;
	add.f32 	%f653, %f652, %f644;
	add.f32 	%f654, %f653, %f646;
	add.f32 	%f655, %f654, %f650;
	add.f32 	%f656, %f651, %f655;
	sub.f32 	%f657, %f651, %f656;
	add.f32 	%f658, %f657, %f655;
	setp.gt.f32	%p42, %f127, 0f77F684DF;
	selp.f32	%f659, 0f39800000, 0f40000000, %p42;
	mul.rn.f32 	%f660, %f659, %f656;
	neg.f32 	%f661, %f660;
	fma.rn.f32 	%f662, %f659, %f656, %f661;
	fma.rn.f32 	%f663, %f659, %f658, %f662;
	mov.f32 	%f664, 0f00000000;
	fma.rn.f32 	%f665, %f664, %f656, %f663;
	add.rn.f32 	%f666, %f660, %f665;
	neg.f32 	%f667, %f666;
	add.rn.f32 	%f668, %f660, %f667;
	add.rn.f32 	%f669, %f668, %f665;
	mov.b32 	 %r108, %f666;
	setp.eq.s32	%p43, %r108, 1118925336;
	add.s32 	%r109, %r108, -1;
	mov.b32 	 %f670, %r109;
	add.f32 	%f671, %f669, 0f37000000;
	selp.f32	%f130, %f671, %f669, %p43;
	selp.f32	%f672, %f670, %f666, %p43;
	mul.f32 	%f673, %f672, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f674, %f673;
	mov.f32 	%f675, 0fBF317200;
	fma.rn.f32 	%f676, %f674, %f675, %f672;
	mov.f32 	%f677, 0fB5BFBE8E;
	fma.rn.f32 	%f678, %f674, %f677, %f676;
	mul.f32 	%f613, %f678, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f612,%f613;
	// inline asm
	add.f32 	%f679, %f674, 0f00000000;
	ex2.approx.f32 	%f680, %f679;
	mul.f32 	%f681, %f612, %f680;
	setp.lt.f32	%p44, %f672, 0fC2D20000;
	selp.f32	%f682, 0f00000000, %f681, %p44;
	setp.gt.f32	%p45, %f672, 0f42D20000;
	selp.f32	%f1764, 0f7F800000, %f682, %p45;
	setp.eq.f32	%p46, %f1764, 0f7F800000;
	@%p46 bra 	BB15_50;

	fma.rn.f32 	%f1764, %f1764, %f130, %f1764;

BB15_50:
	mov.b32 	 %r110, %f1764;
	xor.b32  	%r111, %r110, -2147483648;
	mov.b32 	 %f683, %r111;
	selp.f32	%f1765, %f683, %f1764, %p37;
	bra.uni 	BB15_52;

BB15_51:
	setp.eq.f32	%p50, %f82, 0fBF800000;
	setp.gt.f32	%p51, %f125, 0f3F800000;
	selp.f32	%f685, 0f7F800000, 0f00000000, %p51;
	selp.f32	%f1765, 0f3F800000, %f685, %p50;

BB15_52:
	mul.f32 	%f689, %f1765, 0fBF000000;
	mul.f32 	%f690, %f689, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f691, %f690;
	mov.f32 	%f692, 0fBF317200;
	fma.rn.f32 	%f693, %f691, %f692, %f689;
	mov.f32 	%f694, 0fB5BFBE8E;
	fma.rn.f32 	%f695, %f691, %f694, %f693;
	mul.f32 	%f688, %f695, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f687,%f688;
	// inline asm
	add.f32 	%f696, %f691, 0f00000000;
	ex2.approx.f32 	%f697, %f696;
	mul.f32 	%f698, %f687, %f697;
	setp.lt.f32	%p52, %f689, 0fC2D20000;
	selp.f32	%f699, 0f00000000, %f698, %p52;
	setp.gt.f32	%p53, %f689, 0f42D20000;
	selp.f32	%f137, 0f7F800000, %f699, %p53;
	setp.neu.f32	%p54, %f84, 0f3F800000;
	@%p54 bra 	BB15_54;

	mov.f32 	%f1767, 0f3F800000;
	bra.uni 	BB15_65;

BB15_54:
	abs.f32 	%f138, %f84;
	setp.gtu.f32	%p55, %f138, 0f7F800000;
	add.f32 	%f1767, %f84, 0f40000000;
	@%p55 bra 	BB15_65;

	abs.f32 	%f140, %f477;
	setp.gtu.f32	%p56, %f140, 0f7F800000;
	add.f32 	%f1767, %f84, 0f40000000;
	@%p56 bra 	BB15_65;

	setp.eq.f32	%p57, %f140, 0f7F800000;
	@%p57 bra 	BB15_64;

	setp.eq.f32	%p58, %f84, 0f00000000;
	setp.eq.f32	%p59, %f138, 0f7F800000;
	or.pred  	%p60, %p59, %p58;
	setp.eq.f32	%p61, %f83, 0f3F800000;
	setp.lt.f32	%p62, %f84, 0f00000000;
	and.pred  	%p63, %p62, %p61;
	selp.f32	%f701, 0fFF800000, 0f7F800000, %p63;
	add.f32 	%f702, %f84, %f84;
	selp.f32	%f703, %f702, 0f00000000, %p61;
	selp.f32	%f1767, %f701, %f703, %p59;
	@%p60 bra 	BB15_65;

	setp.geu.f32	%p64, %f84, 0f00000000;
	@%p64 bra 	BB15_61;

	cvt.rzi.f32.f32	%f705, %f477;
	setp.eq.f32	%p65, %f705, 0f40000000;
	@%p65 bra 	BB15_61;

	mov.f32 	%f1767, 0f7FFFFFFF;
	bra.uni 	BB15_65;

BB15_61:
	setp.lt.f32	%p66, %f138, 0f00800000;
	selp.f32	%f710, 0fC3170000, 0fC2FE0000, %p66;
	mul.f32 	%f711, %f138, 0f4B800000;
	selp.f32	%f712, %f711, %f138, %p66;
	mov.b32 	 %r112, %f712;
	and.b32  	%r113, %r112, 8388607;
	or.b32  	%r114, %r113, 1065353216;
	mov.b32 	 %f713, %r114;
	shr.u32 	%r115, %r112, 23;
	cvt.rn.f32.u32	%f714, %r115;
	add.f32 	%f715, %f710, %f714;
	setp.gt.f32	%p67, %f713, 0f3FB504F3;
	mul.f32 	%f716, %f713, 0f3F000000;
	add.f32 	%f717, %f715, 0f3F800000;
	selp.f32	%f718, %f716, %f713, %p67;
	selp.f32	%f719, %f717, %f715, %p67;
	add.f32 	%f720, %f718, 0fBF800000;
	add.f32 	%f707, %f718, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f706,%f707;
	// inline asm
	add.f32 	%f721, %f720, %f720;
	mul.f32 	%f722, %f721, %f706;
	mul.f32 	%f723, %f722, %f722;
	mov.f32 	%f724, 0f3C4CAF63;
	mov.f32 	%f725, 0f3B18F0FE;
	fma.rn.f32 	%f726, %f725, %f723, %f724;
	mov.f32 	%f727, 0f3DAAAABD;
	fma.rn.f32 	%f728, %f726, %f723, %f727;
	mul.rn.f32 	%f729, %f728, %f723;
	mul.rn.f32 	%f730, %f729, %f722;
	sub.f32 	%f731, %f720, %f722;
	add.f32 	%f732, %f731, %f731;
	neg.f32 	%f733, %f722;
	fma.rn.f32 	%f734, %f733, %f720, %f732;
	mul.rn.f32 	%f735, %f706, %f734;
	add.f32 	%f736, %f722, %f730;
	sub.f32 	%f737, %f722, %f736;
	add.f32 	%f738, %f737, %f730;
	add.f32 	%f739, %f738, %f735;
	add.f32 	%f740, %f736, %f739;
	sub.f32 	%f741, %f736, %f740;
	add.f32 	%f742, %f741, %f739;
	mov.f32 	%f743, 0f3F317200;
	mul.rn.f32 	%f744, %f719, %f743;
	mov.f32 	%f745, 0f35BFBE8E;
	mul.rn.f32 	%f746, %f719, %f745;
	add.f32 	%f747, %f744, %f740;
	sub.f32 	%f748, %f744, %f747;
	add.f32 	%f749, %f748, %f740;
	add.f32 	%f750, %f749, %f742;
	add.f32 	%f751, %f750, %f746;
	add.f32 	%f752, %f747, %f751;
	sub.f32 	%f753, %f747, %f752;
	add.f32 	%f754, %f753, %f751;
	setp.gt.f32	%p68, %f140, 0f77F684DF;
	selp.f32	%f755, 0f39800000, 0f40000000, %p68;
	mul.rn.f32 	%f756, %f755, %f752;
	neg.f32 	%f757, %f756;
	fma.rn.f32 	%f758, %f755, %f752, %f757;
	fma.rn.f32 	%f759, %f755, %f754, %f758;
	mov.f32 	%f760, 0f00000000;
	fma.rn.f32 	%f761, %f760, %f752, %f759;
	add.rn.f32 	%f762, %f756, %f761;
	neg.f32 	%f763, %f762;
	add.rn.f32 	%f764, %f756, %f763;
	add.rn.f32 	%f765, %f764, %f761;
	mov.b32 	 %r116, %f762;
	setp.eq.s32	%p69, %r116, 1118925336;
	add.s32 	%r117, %r116, -1;
	mov.b32 	 %f766, %r117;
	add.f32 	%f767, %f765, 0f37000000;
	selp.f32	%f143, %f767, %f765, %p69;
	selp.f32	%f768, %f766, %f762, %p69;
	mul.f32 	%f769, %f768, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f770, %f769;
	fma.rn.f32 	%f772, %f770, %f692, %f768;
	fma.rn.f32 	%f774, %f770, %f694, %f772;
	mul.f32 	%f709, %f774, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f708,%f709;
	// inline asm
	add.f32 	%f775, %f770, 0f00000000;
	ex2.approx.f32 	%f776, %f775;
	mul.f32 	%f777, %f708, %f776;
	setp.lt.f32	%p70, %f768, 0fC2D20000;
	selp.f32	%f778, 0f00000000, %f777, %p70;
	setp.gt.f32	%p71, %f768, 0f42D20000;
	selp.f32	%f1766, 0f7F800000, %f778, %p71;
	setp.eq.f32	%p72, %f1766, 0f7F800000;
	@%p72 bra 	BB15_63;

	fma.rn.f32 	%f1766, %f1766, %f143, %f1766;

BB15_63:
	mov.b32 	 %r118, %f1766;
	xor.b32  	%r119, %r118, -2147483648;
	mov.b32 	 %f779, %r119;
	selp.f32	%f1767, %f779, %f1766, %p63;
	bra.uni 	BB15_65;

BB15_64:
	setp.eq.f32	%p76, %f84, 0fBF800000;
	setp.gt.f32	%p77, %f138, 0f3F800000;
	selp.f32	%f781, 0f7F800000, 0f00000000, %p77;
	selp.f32	%f1767, 0f3F800000, %f781, %p76;

BB15_65:
	cvt.rn.f32.s32	%f1750, %r249;
	mul.f32 	%f785, %f1767, 0fBF000000;
	mul.f32 	%f786, %f785, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f787, %f786;
	fma.rn.f32 	%f789, %f787, %f692, %f785;
	fma.rn.f32 	%f791, %f787, %f694, %f789;
	mul.f32 	%f784, %f791, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f783,%f784;
	// inline asm
	add.f32 	%f792, %f787, 0f00000000;
	ex2.approx.f32 	%f793, %f792;
	mul.f32 	%f794, %f783, %f793;
	setp.lt.f32	%p78, %f785, 0fC2D20000;
	selp.f32	%f795, 0f00000000, %f794, %p78;
	setp.gt.f32	%p79, %f785, 0f42D20000;
	selp.f32	%f150, 0f7F800000, %f795, %p79;
	sub.f32 	%f796, %f137, %f150;
	mul.f32 	%f797, %f47, %f796;
	mul.f32 	%f151, %f797, %f122;
	mul.f32 	%f798, %f72, %f150;
	mul.f32 	%f799, %f81, %f137;
	sub.f32 	%f800, %f799, %f798;
	mul.f32 	%f801, %f53, %f800;
	mul.f32 	%f152, %f801, %f122;
	add.f32 	%f802, %f1750, 0f3F800000;
	sub.f32 	%f153, %f802, %f1787;
	div.rn.f32 	%f154, %f153, %f1797;
	setp.neu.f32	%p80, %f154, 0f3F800000;
	@%p80 bra 	BB15_67;

	mov.f32 	%f1769, 0f3F800000;
	bra.uni 	BB15_82;

BB15_67:
	abs.f32 	%f155, %f154;
	setp.gtu.f32	%p81, %f155, 0f7F800000;
	@%p81 bra 	BB15_81;

	abs.f32 	%f156, %f477;
	setp.gtu.f32	%p82, %f156, 0f7F800000;
	@%p82 bra 	BB15_81;

	setp.eq.f32	%p83, %f156, 0f7F800000;
	@%p83 bra 	BB15_80;

	setp.eq.f32	%p84, %f155, 0f7F800000;
	@%p84 bra 	BB15_79;

	setp.eq.f32	%p85, %f154, 0f00000000;
	@%p85 bra 	BB15_78;

	setp.geu.f32	%p86, %f154, 0f00000000;
	@%p86 bra 	BB15_75;

	cvt.rzi.f32.f32	%f805, %f477;
	setp.eq.f32	%p87, %f805, 0f40000000;
	@%p87 bra 	BB15_75;

	mov.f32 	%f1769, 0f7FFFFFFF;
	bra.uni 	BB15_82;

BB15_75:
	setp.lt.f32	%p88, %f155, 0f00800000;
	selp.f32	%f810, 0fC3170000, 0fC2FE0000, %p88;
	mul.f32 	%f811, %f155, 0f4B800000;
	selp.f32	%f812, %f811, %f155, %p88;
	mov.b32 	 %r120, %f812;
	and.b32  	%r121, %r120, 8388607;
	or.b32  	%r122, %r121, 1065353216;
	mov.b32 	 %f813, %r122;
	shr.u32 	%r123, %r120, 23;
	cvt.rn.f32.u32	%f814, %r123;
	add.f32 	%f815, %f810, %f814;
	setp.gt.f32	%p89, %f813, 0f3FB504F3;
	mul.f32 	%f816, %f813, 0f3F000000;
	add.f32 	%f817, %f815, 0f3F800000;
	selp.f32	%f818, %f816, %f813, %p89;
	selp.f32	%f819, %f817, %f815, %p89;
	add.f32 	%f820, %f818, 0fBF800000;
	add.f32 	%f807, %f818, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f806,%f807;
	// inline asm
	add.f32 	%f821, %f820, %f820;
	mul.f32 	%f822, %f821, %f806;
	mul.f32 	%f823, %f822, %f822;
	mov.f32 	%f824, 0f3C4CAF63;
	mov.f32 	%f825, 0f3B18F0FE;
	fma.rn.f32 	%f826, %f825, %f823, %f824;
	mov.f32 	%f827, 0f3DAAAABD;
	fma.rn.f32 	%f828, %f826, %f823, %f827;
	mul.rn.f32 	%f829, %f828, %f823;
	mul.rn.f32 	%f830, %f829, %f822;
	sub.f32 	%f831, %f820, %f822;
	add.f32 	%f832, %f831, %f831;
	neg.f32 	%f833, %f822;
	fma.rn.f32 	%f834, %f833, %f820, %f832;
	mul.rn.f32 	%f835, %f806, %f834;
	add.f32 	%f836, %f822, %f830;
	sub.f32 	%f837, %f822, %f836;
	add.f32 	%f838, %f837, %f830;
	add.f32 	%f839, %f838, %f835;
	add.f32 	%f840, %f836, %f839;
	sub.f32 	%f841, %f836, %f840;
	add.f32 	%f842, %f841, %f839;
	mov.f32 	%f843, 0f3F317200;
	mul.rn.f32 	%f844, %f819, %f843;
	mov.f32 	%f845, 0f35BFBE8E;
	mul.rn.f32 	%f846, %f819, %f845;
	add.f32 	%f847, %f844, %f840;
	sub.f32 	%f848, %f844, %f847;
	add.f32 	%f849, %f848, %f840;
	add.f32 	%f850, %f849, %f842;
	add.f32 	%f851, %f850, %f846;
	add.f32 	%f852, %f847, %f851;
	sub.f32 	%f853, %f847, %f852;
	add.f32 	%f854, %f853, %f851;
	setp.gt.f32	%p90, %f156, 0f77F684DF;
	selp.f32	%f855, 0f39800000, 0f40000000, %p90;
	mul.rn.f32 	%f856, %f855, %f852;
	neg.f32 	%f857, %f856;
	fma.rn.f32 	%f858, %f855, %f852, %f857;
	fma.rn.f32 	%f859, %f855, %f854, %f858;
	mov.f32 	%f860, 0f00000000;
	fma.rn.f32 	%f861, %f860, %f852, %f859;
	add.rn.f32 	%f862, %f856, %f861;
	neg.f32 	%f863, %f862;
	add.rn.f32 	%f864, %f856, %f863;
	add.rn.f32 	%f865, %f864, %f861;
	mov.b32 	 %r124, %f862;
	setp.eq.s32	%p91, %r124, 1118925336;
	add.s32 	%r125, %r124, -1;
	mov.b32 	 %f866, %r125;
	add.f32 	%f867, %f865, 0f37000000;
	selp.f32	%f157, %f867, %f865, %p91;
	selp.f32	%f868, %f866, %f862, %p91;
	mul.f32 	%f869, %f868, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f870, %f869;
	fma.rn.f32 	%f872, %f870, %f692, %f868;
	fma.rn.f32 	%f874, %f870, %f694, %f872;
	mul.f32 	%f809, %f874, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f808,%f809;
	// inline asm
	add.f32 	%f875, %f870, 0f00000000;
	ex2.approx.f32 	%f876, %f875;
	mul.f32 	%f877, %f808, %f876;
	setp.lt.f32	%p92, %f868, 0fC2D20000;
	selp.f32	%f878, 0f00000000, %f877, %p92;
	setp.gt.f32	%p93, %f868, 0f42D20000;
	selp.f32	%f1768, 0f7F800000, %f878, %p93;
	setp.eq.f32	%p94, %f1768, 0f7F800000;
	@%p94 bra 	BB15_77;

	fma.rn.f32 	%f1768, %f1768, %f157, %f1768;

BB15_77:
	setp.eq.f32	%p95, %f83, 0f3F800000;
	setp.lt.f32	%p96, %f154, 0f00000000;
	and.pred  	%p97, %p96, %p95;
	mov.b32 	 %r126, %f1768;
	xor.b32  	%r127, %r126, -2147483648;
	mov.b32 	 %f879, %r127;
	selp.f32	%f1769, %f879, %f1768, %p97;
	bra.uni 	BB15_82;

BB15_78:
	setp.eq.f32	%p98, %f83, 0f3F800000;
	add.f32 	%f881, %f154, %f154;
	selp.f32	%f1769, %f881, 0f00000000, %p98;
	bra.uni 	BB15_82;

BB15_79:
	setp.eq.f32	%p99, %f83, 0f3F800000;
	setp.lt.f32	%p100, %f154, 0f00000000;
	and.pred  	%p101, %p100, %p99;
	selp.f32	%f1769, 0fFF800000, 0f7F800000, %p101;
	bra.uni 	BB15_82;

BB15_80:
	setp.gt.f32	%p102, %f155, 0f3F800000;
	selp.f32	%f882, 0f7F800000, 0f00000000, %p102;
	setp.eq.f32	%p103, %f154, 0fBF800000;
	selp.f32	%f1769, 0f3F800000, %f882, %p103;
	bra.uni 	BB15_82;

BB15_81:
	add.f32 	%f1769, %f154, 0f40000000;

BB15_82:
	mul.f32 	%f886, %f1769, 0fBF000000;
	mul.f32 	%f887, %f886, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f888, %f887;
	fma.rn.f32 	%f890, %f888, %f692, %f886;
	fma.rn.f32 	%f892, %f888, %f694, %f890;
	mul.f32 	%f885, %f892, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f884,%f885;
	// inline asm
	add.f32 	%f893, %f888, 0f00000000;
	ex2.approx.f32 	%f894, %f893;
	mul.f32 	%f895, %f884, %f894;
	setp.lt.f32	%p104, %f886, 0fC2D20000;
	selp.f32	%f896, 0f00000000, %f895, %p104;
	setp.gt.f32	%p105, %f886, 0f42D20000;
	selp.f32	%f167, 0f7F800000, %f896, %p105;
	div.rn.f32 	%f168, %f110, %f1797;
	setp.neu.f32	%p106, %f168, 0f3F800000;
	@%p106 bra 	BB15_84;

	mov.f32 	%f1771, %f472;
	bra.uni 	BB15_99;

BB15_84:
	abs.f32 	%f169, %f168;
	setp.gtu.f32	%p107, %f169, 0f7F800000;
	@%p107 bra 	BB15_98;

	abs.f32 	%f170, %f477;
	setp.gtu.f32	%p108, %f170, 0f7F800000;
	@%p108 bra 	BB15_98;

	setp.eq.f32	%p109, %f170, 0f7F800000;
	@%p109 bra 	BB15_97;

	setp.eq.f32	%p110, %f169, 0f7F800000;
	@%p110 bra 	BB15_96;

	setp.eq.f32	%p111, %f168, 0f00000000;
	@%p111 bra 	BB15_95;

	setp.geu.f32	%p112, %f168, 0f00000000;
	@%p112 bra 	BB15_92;

	cvt.rzi.f32.f32	%f899, %f477;
	setp.eq.f32	%p113, %f899, 0f40000000;
	@%p113 bra 	BB15_92;

	mov.f32 	%f974, 0f7FFFFFFF;
	mov.f32 	%f1771, %f974;
	bra.uni 	BB15_99;

BB15_92:
	setp.lt.f32	%p114, %f169, 0f00800000;
	selp.f32	%f904, 0fC3170000, 0fC2FE0000, %p114;
	mul.f32 	%f905, %f169, 0f4B800000;
	selp.f32	%f906, %f905, %f169, %p114;
	mov.b32 	 %r128, %f906;
	and.b32  	%r129, %r128, 8388607;
	or.b32  	%r130, %r129, 1065353216;
	mov.b32 	 %f907, %r130;
	shr.u32 	%r131, %r128, 23;
	cvt.rn.f32.u32	%f908, %r131;
	add.f32 	%f909, %f904, %f908;
	setp.gt.f32	%p115, %f907, 0f3FB504F3;
	mul.f32 	%f910, %f907, 0f3F000000;
	add.f32 	%f911, %f909, 0f3F800000;
	selp.f32	%f912, %f910, %f907, %p115;
	selp.f32	%f913, %f911, %f909, %p115;
	add.f32 	%f914, %f912, 0fBF800000;
	add.f32 	%f901, %f912, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f900,%f901;
	// inline asm
	add.f32 	%f915, %f914, %f914;
	mul.f32 	%f916, %f915, %f900;
	mul.f32 	%f917, %f916, %f916;
	mov.f32 	%f918, 0f3C4CAF63;
	mov.f32 	%f919, 0f3B18F0FE;
	fma.rn.f32 	%f920, %f919, %f917, %f918;
	mov.f32 	%f921, 0f3DAAAABD;
	fma.rn.f32 	%f922, %f920, %f917, %f921;
	mul.rn.f32 	%f923, %f922, %f917;
	mul.rn.f32 	%f924, %f923, %f916;
	sub.f32 	%f925, %f914, %f916;
	add.f32 	%f926, %f925, %f925;
	neg.f32 	%f927, %f916;
	fma.rn.f32 	%f928, %f927, %f914, %f926;
	mul.rn.f32 	%f929, %f900, %f928;
	add.f32 	%f930, %f916, %f924;
	sub.f32 	%f931, %f916, %f930;
	add.f32 	%f932, %f931, %f924;
	add.f32 	%f933, %f932, %f929;
	add.f32 	%f934, %f930, %f933;
	sub.f32 	%f935, %f930, %f934;
	add.f32 	%f936, %f935, %f933;
	mov.f32 	%f937, 0f3F317200;
	mul.rn.f32 	%f938, %f913, %f937;
	mov.f32 	%f939, 0f35BFBE8E;
	mul.rn.f32 	%f940, %f913, %f939;
	add.f32 	%f941, %f938, %f934;
	sub.f32 	%f942, %f938, %f941;
	add.f32 	%f943, %f942, %f934;
	add.f32 	%f944, %f943, %f936;
	add.f32 	%f945, %f944, %f940;
	add.f32 	%f946, %f941, %f945;
	sub.f32 	%f947, %f941, %f946;
	add.f32 	%f948, %f947, %f945;
	setp.gt.f32	%p116, %f170, 0f77F684DF;
	selp.f32	%f949, 0f39800000, 0f40000000, %p116;
	mul.rn.f32 	%f950, %f949, %f946;
	neg.f32 	%f951, %f950;
	fma.rn.f32 	%f952, %f949, %f946, %f951;
	fma.rn.f32 	%f953, %f949, %f948, %f952;
	mov.f32 	%f954, 0f00000000;
	fma.rn.f32 	%f955, %f954, %f946, %f953;
	add.rn.f32 	%f956, %f950, %f955;
	neg.f32 	%f957, %f956;
	add.rn.f32 	%f958, %f950, %f957;
	add.rn.f32 	%f959, %f958, %f955;
	mov.b32 	 %r132, %f956;
	setp.eq.s32	%p117, %r132, 1118925336;
	add.s32 	%r133, %r132, -1;
	mov.b32 	 %f960, %r133;
	add.f32 	%f961, %f959, 0f37000000;
	selp.f32	%f171, %f961, %f959, %p117;
	selp.f32	%f962, %f960, %f956, %p117;
	mul.f32 	%f963, %f962, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f964, %f963;
	fma.rn.f32 	%f966, %f964, %f692, %f962;
	fma.rn.f32 	%f968, %f964, %f694, %f966;
	mul.f32 	%f903, %f968, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f902,%f903;
	// inline asm
	add.f32 	%f969, %f964, 0f00000000;
	ex2.approx.f32 	%f970, %f969;
	mul.f32 	%f971, %f902, %f970;
	setp.lt.f32	%p118, %f962, 0fC2D20000;
	selp.f32	%f972, 0f00000000, %f971, %p118;
	setp.gt.f32	%p119, %f962, 0f42D20000;
	selp.f32	%f1770, 0f7F800000, %f972, %p119;
	setp.eq.f32	%p120, %f1770, 0f7F800000;
	@%p120 bra 	BB15_94;

	fma.rn.f32 	%f1770, %f1770, %f171, %f1770;

BB15_94:
	setp.eq.f32	%p121, %f83, 0f3F800000;
	setp.lt.f32	%p122, %f168, 0f00000000;
	and.pred  	%p123, %p122, %p121;
	mov.b32 	 %r134, %f1770;
	xor.b32  	%r135, %r134, -2147483648;
	mov.b32 	 %f973, %r135;
	selp.f32	%f175, %f973, %f1770, %p123;
	mov.f32 	%f1771, %f175;
	bra.uni 	BB15_99;

BB15_95:
	setp.eq.f32	%p124, %f83, 0f3F800000;
	add.f32 	%f975, %f168, %f168;
	selp.f32	%f176, %f975, 0f00000000, %p124;
	mov.f32 	%f1771, %f176;
	bra.uni 	BB15_99;

BB15_96:
	setp.eq.f32	%p125, %f83, 0f3F800000;
	setp.lt.f32	%p126, %f168, 0f00000000;
	and.pred  	%p127, %p126, %p125;
	selp.f32	%f177, 0fFF800000, 0f7F800000, %p127;
	mov.f32 	%f1771, %f177;
	bra.uni 	BB15_99;

BB15_97:
	setp.gt.f32	%p128, %f169, 0f3F800000;
	selp.f32	%f976, 0f7F800000, 0f00000000, %p128;
	setp.eq.f32	%p129, %f168, 0fBF800000;
	selp.f32	%f178, 0f3F800000, %f976, %p129;
	mov.f32 	%f1771, %f178;
	bra.uni 	BB15_99;

BB15_98:
	add.f32 	%f179, %f168, 0f40000000;
	mov.f32 	%f1771, %f179;

BB15_99:
	mov.f32 	%f180, %f1771;
	mul.f32 	%f980, %f180, 0fBF000000;
	mul.f32 	%f981, %f980, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f982, %f981;
	fma.rn.f32 	%f984, %f982, %f692, %f980;
	fma.rn.f32 	%f986, %f982, %f694, %f984;
	mul.f32 	%f979, %f986, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f978,%f979;
	// inline asm
	add.f32 	%f987, %f982, 0f00000000;
	ex2.approx.f32 	%f988, %f987;
	mul.f32 	%f989, %f978, %f988;
	setp.lt.f32	%p130, %f980, 0fC2D20000;
	selp.f32	%f990, 0f00000000, %f989, %p130;
	setp.gt.f32	%p131, %f980, 0f42D20000;
	selp.f32	%f181, 0f7F800000, %f990, %p131;
	sub.f32 	%f991, %f167, %f181;
	mul.f32 	%f992, %f48, %f991;
	mul.f32 	%f182, %f992, %f108;
	setp.eq.s64	%p132, %rd18, 0;
	@%p132 bra 	BB15_101;

	mul.f32 	%f993, %f153, %f167;
	mul.f32 	%f994, %f110, %f181;
	sub.f32 	%f995, %f993, %f994;
	mul.f32 	%f996, %f56, %f995;
	mul.f32 	%f1759, %f996, %f108;
	st.local.f32 	[%rd17+4], %f1759;

BB15_101:
	setp.eq.s64	%p133, %rd18, -12;
	mul.f32 	%f997, %f150, %f72;
	mul.f32 	%f998, %f137, %f73;
	sub.f32 	%f999, %f998, %f997;
	mul.f32 	%f1000, %f49, %f999;
	mul.f32 	%f185, %f1000, %f122;
	@%p133 bra 	BB15_103;

	mul.f32 	%f1001, %f52, %f185;
	mul.f32 	%f1002, %f150, %f86;
	mul.f32 	%f1003, %f137, %f85;
	sub.f32 	%f1004, %f1003, %f1002;
	mul.f32 	%f1005, %f55, %f1004;
	mul.f32 	%f1006, %f1005, %f122;
	sub.f32 	%f1758, %f1001, %f1006;
	st.local.f32 	[%rd17+16], %f1758;

BB15_103:
	setp.eq.s64	%p134, %rd18, -16;
	mul.f32 	%f1007, %f181, %f110;
	mul.f32 	%f1008, %f167, %f111;
	sub.f32 	%f1009, %f1008, %f1007;
	mul.f32 	%f1010, %f50, %f1009;
	mul.f32 	%f188, %f1010, %f108;
	@%p134 bra 	BB15_105;

	mul.f32 	%f1011, %f51, %f188;
	mul.f32 	%f1012, %f111, %f111;
	mul.f32 	%f1013, %f111, 0f3F800000;
	mul.f32 	%f1014, %f1013, %f1012;
	mul.f32 	%f1015, %f110, %f110;
	mul.f32 	%f1016, %f110, 0f3F800000;
	mul.f32 	%f1017, %f1016, %f1015;
	mul.f32 	%f1018, %f167, %f1014;
	mul.f32 	%f1019, %f181, %f1017;
	sub.f32 	%f1020, %f1018, %f1019;
	mul.f32 	%f1021, %f54, %f1020;
	mul.f32 	%f1022, %f1021, %f108;
	sub.f32 	%f1757, %f1011, %f1022;
	st.local.f32 	[%rd17+20], %f1757;

BB15_105:
	mul.f32 	%f191, %f108, %f122;
	setp.gt.f32	%p135, %f123, 0f3C23D70A;
	@%p135 bra 	BB15_107;

	mov.f32 	%f1772, 0f00000000;
	bra.uni 	BB15_108;

BB15_107:
	div.rn.f32 	%f1024, %f124, %f123;
	add.f32 	%f1772, %f1024, 0fBF800000;

BB15_108:
	@%p135 bra 	BB15_110;

	mov.f32 	%f1773, 0f00000000;
	bra.uni 	BB15_111;

BB15_110:
	mul.f32 	%f1026, %f123, %f123;
	mul.f32 	%f1027, %f1026, 0f3F800000;
	div.rn.f32 	%f1773, %f124, %f1027;

BB15_111:
	mov.f32 	%f1028, 0f47C35000;
	min.f32 	%f1029, %f1772, %f1028;
	fma.rn.f32 	%f1785, %f151, %f1029, %f1785;
	mul.f32 	%f1030, %f151, %f151;
	mul.f32 	%f1031, %f1030, 0f3F800000;
	mul.f32 	%f1032, %f152, %f1029;
	min.f32 	%f1033, %f1773, %f1028;
	mul.f32 	%f1034, %f1031, %f1033;
	sub.f32 	%f1035, %f1032, %f1034;
	add.f32 	%f1779, %f1779, %f1035;
	fma.rn.f32 	%f1784, %f182, %f1029, %f1784;
	mul.f32 	%f1036, %f182, %f182;
	mul.f32 	%f1037, %f1036, 0f3F800000;
	mul.f32 	%f1038, %f1759, %f1029;
	mul.f32 	%f1039, %f1037, %f1033;
	sub.f32 	%f1040, %f1038, %f1039;
	add.f32 	%f1778, %f1778, %f1040;
	fma.rn.f32 	%f1783, %f191, %f1029, %f1783;
	mul.f32 	%f1041, %f191, %f191;
	mul.f32 	%f1042, %f1041, 0f3F800000;
	mul.f32 	%f1043, %f1029, 0f00000000;
	mul.f32 	%f1044, %f1042, %f1033;
	sub.f32 	%f1045, %f1043, %f1044;
	add.f32 	%f1777, %f1777, %f1045;
	fma.rn.f32 	%f1782, %f1029, 0f3F800000, %f1782;
	mul.f32 	%f1046, %f1033, 0f3F800000;
	sub.f32 	%f1047, %f1043, %f1046;
	add.f32 	%f1776, %f1776, %f1047;
	fma.rn.f32 	%f1781, %f185, %f1029, %f1781;
	mul.f32 	%f1048, %f185, %f185;
	mul.f32 	%f1049, %f1048, 0f3F800000;
	mul.f32 	%f1050, %f1758, %f1029;
	mul.f32 	%f1051, %f1049, %f1033;
	sub.f32 	%f1052, %f1050, %f1051;
	add.f32 	%f1775, %f1775, %f1052;
	fma.rn.f32 	%f1780, %f188, %f1029, %f1780;
	mul.f32 	%f1053, %f188, %f188;
	mul.f32 	%f1054, %f1053, 0f3F800000;
	mul.f32 	%f1055, %f1757, %f1029;
	mul.f32 	%f1056, %f1054, %f1033;
	sub.f32 	%f1057, %f1055, %f1056;
	add.f32 	%f1774, %f1774, %f1057;
	add.s32 	%r249, %r249, 1;
	setp.lt.s32	%p137, %r249, %r61;
	@%p137 bra 	BB15_27;

	st.local.f32 	[%rd17], %f152;
	mov.u32 	%r136, 0;
	st.local.u32 	[%rd17+12], %r136;
	st.local.u32 	[%rd17+8], %r136;
	st.local.f32 	[%rd72], %f151;
	st.local.f32 	[%rd72+4], %f182;
	mov.u32 	%r137, 1065353216;
	st.local.u32 	[%rd72+12], %r137;
	st.local.f32 	[%rd72+8], %f191;
	st.local.f32 	[%rd72+16], %f185;
	st.local.f32 	[%rd72+20], %f188;
	add.s32 	%r248, %r248, 1;
	setp.lt.s32	%p138, %r248, %r61;
	@%p138 bra 	BB15_26;

BB15_113:
	div.rn.f32 	%f1058, %f1785, %f1779;
	mov.f32 	%f1059, 0fBF800000;
	max.f32 	%f1060, %f1058, %f1059;
	mov.f32 	%f1061, 0f3F800000;
	min.f32 	%f1062, %f1060, %f1061;
	sub.f32 	%f1786, %f1786, %f1062;
	div.rn.f32 	%f1063, %f1784, %f1778;
	max.f32 	%f1064, %f1063, %f1059;
	min.f32 	%f1065, %f1064, %f1061;
	sub.f32 	%f1787, %f1787, %f1065;
	neg.f32 	%f1066, %f1788;
	div.rn.f32 	%f1067, %f1783, %f1777;
	max.f32 	%f1068, %f1067, %f1066;
	min.f32 	%f1069, %f1068, %f1788;
	sub.f32 	%f1070, %f1788, %f1069;
	neg.f32 	%f1071, %f1789;
	div.rn.f32 	%f1072, %f1782, %f1776;
	max.f32 	%f1073, %f1072, %f1071;
	min.f32 	%f1074, %f1073, %f1789;
	sub.f32 	%f1075, %f1789, %f1074;
	neg.f32 	%f1076, %f1798;
	div.rn.f32 	%f1077, %f1781, %f1775;
	max.f32 	%f1078, %f1077, %f1076;
	min.f32 	%f1079, %f1078, %f1798;
	sub.f32 	%f1080, %f1798, %f1079;
	neg.f32 	%f1081, %f1797;
	div.rn.f32 	%f1082, %f1780, %f1774;
	max.f32 	%f1083, %f1082, %f1081;
	min.f32 	%f1084, %f1083, %f1797;
	sub.f32 	%f1085, %f1797, %f1084;
	max.f32 	%f1788, %f1070, %f1061;
	mov.f32 	%f1086, 0f3C23D70A;
	max.f32 	%f1789, %f1075, %f1086;
	max.f32 	%f1088, %f1080, %f378;
	min.f32 	%f1798, %f1088, %f35;
	max.f32 	%f1089, %f1085, %f378;
	min.f32 	%f1797, %f1089, %f35;
	add.s32 	%r247, %r247, 1;
	setp.lt.s32	%p139, %r247, %r62;
	mov.f32 	%f1796, %f1798;
	mov.f32 	%f1795, %f1797;
	@%p139 bra 	BB15_23;

BB15_114:
	@%p6 bra 	BB15_116;

	mov.f32 	%f1816, 0f00000000;
	bra.uni 	BB15_207;

BB15_116:
	div.rn.f32 	%f1093, %f378, %f1796;
	div.rn.f32 	%f235, %f1093, %f1796;
	div.rn.f32 	%f1094, %f378, %f1795;
	div.rn.f32 	%f236, %f1094, %f1795;
	div.rn.f32 	%f1095, %f1788, 0fC0206C98;
	div.rn.f32 	%f237, %f1095, %f1796;
	div.rn.f32 	%f238, %f1095, %f1795;
	div.rn.f32 	%f239, %f237, %f1796;
	div.rn.f32 	%f240, %f238, %f1795;
	add.s64 	%rd21, %rd72, 4;
	mov.u32 	%r138, 0;
	mov.f32 	%f1816, 0f00000000;
	sqrt.rn.f32 	%f1098, %f235;
	sqrt.rn.f32 	%f250, %f236;
	mov.u32 	%r252, %r138;

BB15_117:
	cvt.rn.f32.s32	%f1096, %r252;
	sub.f32 	%f242, %f1096, %f1786;
	add.f32 	%f243, %f242, 0f3F800000;
	mov.f32 	%f1097, 0f3F800000;
	mul.f32 	%f244, %f243, %f1098;
	abs.f32 	%f245, %f244;
	mul.f32 	%f246, %f244, %f244;
	mul.f32 	%f247, %f242, %f1098;
	abs.f32 	%f248, %f247;
	mul.f32 	%f249, %f247, %f247;
	add.f32 	%f1099, %f1096, 0f3F800000;
	sub.f32 	%f1100, %f1099, %f1786;
	div.rn.f32 	%f251, %f1100, %f1796;
	cvt.rzi.f32.f32	%f1101, %f1097;
	add.f32 	%f1102, %f1101, %f1101;
	mov.f32 	%f1103, 0f40000000;
	sub.f32 	%f1104, %f1103, %f1102;
	abs.f32 	%f252, %f1104;
	setp.eq.f32	%p141, %f252, 0f3F800000;
	div.rn.f32 	%f253, %f242, %f1796;
	add.f32 	%f254, %f253, 0f40000000;
	setp.lt.f32	%p142, %f253, 0f00000000;
	and.pred  	%p1, %p142, %p141;
	selp.f32	%f255, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f1105, %f253, %f253;
	selp.f32	%f256, %f1105, 0f00000000, %p141;
	add.f32 	%f257, %f251, 0f40000000;
	setp.lt.f32	%p143, %f251, 0f00000000;
	and.pred  	%p2, %p143, %p141;
	selp.f32	%f258, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f1106, %f251, %f251;
	selp.f32	%f259, %f1106, 0f00000000, %p141;
	mov.b32 	 %r140, %f247;
	and.b32  	%r25, %r140, -2147483648;
	mov.b32 	 %r141, %f244;
	and.b32  	%r26, %r141, -2147483648;
	mov.u32 	%r251, %r138;

BB15_118:
	mov.u32 	%r27, %r251;
	setp.ltu.f32	%p144, %f245, 0f3F800000;
	@%p144 bra 	BB15_120;

	setp.ltu.f32	%p145, %f245, 0f407AD445;
	mov.f32 	%f1109, 0f3A03BB71;
	mov.f32 	%f1110, 0fB7B730FB;
	fma.rn.f32 	%f1111, %f1110, %f245, %f1109;
	mov.f32 	%f1112, 0fBBACA3B3;
	fma.rn.f32 	%f1113, %f1111, %f245, %f1112;
	mov.f32 	%f1114, 0f3D0A7445;
	fma.rn.f32 	%f1115, %f1113, %f245, %f1114;
	mov.f32 	%f1116, 0fBE1B3B75;
	fma.rn.f32 	%f1117, %f1115, %f245, %f1116;
	mov.f32 	%f1118, 0fBF6B385A;
	fma.rn.f32 	%f1119, %f1117, %f245, %f1118;
	mov.f32 	%f1120, 0fBFD0316E;
	fma.rn.f32 	%f1121, %f1119, %f245, %f1120;
	mov.f32 	%f1122, 0fBA031CCE;
	fma.rn.f32 	%f1108, %f1121, %f245, %f1122;
	// inline asm
	ex2.approx.ftz.f32 %f1107,%f1108;
	// inline asm
	sub.f32 	%f1124, %f1097, %f1107;
	mov.b32 	 %r142, %f1124;
	selp.b32	%r143, %r142, 1065353216, %p145;
	or.b32  	%r144, %r143, %r26;
	mov.b32 	 %f1799, %r144;
	bra.uni 	BB15_121;

BB15_120:
	mov.f32 	%f1125, 0f3BA0C9F8;
	mov.f32 	%f1126, 0fBA1268FB;
	fma.rn.f32 	%f1127, %f1126, %f246, %f1125;
	mov.f32 	%f1128, 0fBCDABFD4;
	fma.rn.f32 	%f1129, %f1127, %f246, %f1128;
	mov.f32 	%f1130, 0f3DE70331;
	fma.rn.f32 	%f1131, %f1129, %f246, %f1130;
	mov.f32 	%f1132, 0fBEC09330;
	fma.rn.f32 	%f1133, %f1131, %f246, %f1132;
	mov.f32 	%f1134, 0f3F906EBA;
	fma.rn.f32 	%f1135, %f1133, %f246, %f1134;
	mul.f32 	%f1799, %f1135, %f244;

BB15_121:
	setp.ltu.f32	%p146, %f248, 0f3F800000;
	@%p146 bra 	BB15_123;

	setp.ltu.f32	%p147, %f248, 0f407AD445;
	mov.f32 	%f1138, 0f3A03BB71;
	mov.f32 	%f1139, 0fB7B730FB;
	fma.rn.f32 	%f1140, %f1139, %f248, %f1138;
	mov.f32 	%f1141, 0fBBACA3B3;
	fma.rn.f32 	%f1142, %f1140, %f248, %f1141;
	mov.f32 	%f1143, 0f3D0A7445;
	fma.rn.f32 	%f1144, %f1142, %f248, %f1143;
	mov.f32 	%f1145, 0fBE1B3B75;
	fma.rn.f32 	%f1146, %f1144, %f248, %f1145;
	mov.f32 	%f1147, 0fBF6B385A;
	fma.rn.f32 	%f1148, %f1146, %f248, %f1147;
	mov.f32 	%f1149, 0fBFD0316E;
	fma.rn.f32 	%f1150, %f1148, %f248, %f1149;
	mov.f32 	%f1151, 0fBA031CCE;
	fma.rn.f32 	%f1137, %f1150, %f248, %f1151;
	// inline asm
	ex2.approx.ftz.f32 %f1136,%f1137;
	// inline asm
	sub.f32 	%f1153, %f1097, %f1136;
	mov.b32 	 %r145, %f1153;
	selp.b32	%r146, %r145, 1065353216, %p147;
	or.b32  	%r147, %r146, %r25;
	mov.b32 	 %f1800, %r147;
	bra.uni 	BB15_124;

BB15_123:
	mov.f32 	%f1154, 0f3BA0C9F8;
	mov.f32 	%f1155, 0fBA1268FB;
	fma.rn.f32 	%f1156, %f1155, %f249, %f1154;
	mov.f32 	%f1157, 0fBCDABFD4;
	fma.rn.f32 	%f1158, %f1156, %f249, %f1157;
	mov.f32 	%f1159, 0f3DE70331;
	fma.rn.f32 	%f1160, %f1158, %f249, %f1159;
	mov.f32 	%f1161, 0fBEC09330;
	fma.rn.f32 	%f1162, %f1160, %f249, %f1161;
	mov.f32 	%f1163, 0f3F906EBA;
	fma.rn.f32 	%f1164, %f1162, %f249, %f1163;
	mul.f32 	%f1800, %f1164, %f247;

BB15_124:
	sub.f32 	%f1165, %f1799, %f1800;
	mul.f32 	%f267, %f1165, 0f3F000000;
	cvt.rn.f32.s32	%f268, %r27;
	sub.f32 	%f269, %f268, %f1787;
	add.f32 	%f270, %f269, 0f3F800000;
	mul.f32 	%f271, %f270, %f250;
	abs.f32 	%f272, %f271;
	setp.ltu.f32	%p148, %f272, 0f3F800000;
	@%p148 bra 	BB15_126;

	mov.f32 	%f1168, 0f3A03BB71;
	mov.f32 	%f1169, 0fB7B730FB;
	fma.rn.f32 	%f1170, %f1169, %f272, %f1168;
	mov.f32 	%f1171, 0fBBACA3B3;
	fma.rn.f32 	%f1172, %f1170, %f272, %f1171;
	mov.f32 	%f1173, 0f3D0A7445;
	fma.rn.f32 	%f1174, %f1172, %f272, %f1173;
	mov.f32 	%f1175, 0fBE1B3B75;
	fma.rn.f32 	%f1176, %f1174, %f272, %f1175;
	mov.f32 	%f1177, 0fBF6B385A;
	fma.rn.f32 	%f1178, %f1176, %f272, %f1177;
	mov.f32 	%f1179, 0fBFD0316E;
	fma.rn.f32 	%f1180, %f1178, %f272, %f1179;
	mov.f32 	%f1181, 0fBA031CCE;
	fma.rn.f32 	%f1167, %f1180, %f272, %f1181;
	// inline asm
	ex2.approx.ftz.f32 %f1166,%f1167;
	// inline asm
	sub.f32 	%f1183, %f1097, %f1166;
	mov.b32 	 %r148, %f1183;
	setp.ltu.f32	%p149, %f272, 0f407AD445;
	selp.b32	%r149, %r148, 1065353216, %p149;
	mov.b32 	 %r150, %f271;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r149, %r151;
	mov.b32 	 %f1801, %r152;
	bra.uni 	BB15_127;

BB15_126:
	mul.f32 	%f1184, %f271, %f271;
	mov.f32 	%f1185, 0f3BA0C9F8;
	mov.f32 	%f1186, 0fBA1268FB;
	fma.rn.f32 	%f1187, %f1186, %f1184, %f1185;
	mov.f32 	%f1188, 0fBCDABFD4;
	fma.rn.f32 	%f1189, %f1187, %f1184, %f1188;
	mov.f32 	%f1190, 0f3DE70331;
	fma.rn.f32 	%f1191, %f1189, %f1184, %f1190;
	mov.f32 	%f1192, 0fBEC09330;
	fma.rn.f32 	%f1193, %f1191, %f1184, %f1192;
	mov.f32 	%f1194, 0f3F906EBA;
	fma.rn.f32 	%f1195, %f1193, %f1184, %f1194;
	mul.f32 	%f1801, %f1195, %f271;

BB15_127:
	mul.f32 	%f276, %f269, %f250;
	abs.f32 	%f277, %f276;
	setp.ltu.f32	%p150, %f277, 0f3F800000;
	@%p150 bra 	BB15_129;

	mov.f32 	%f1198, 0f3A03BB71;
	mov.f32 	%f1199, 0fB7B730FB;
	fma.rn.f32 	%f1200, %f1199, %f277, %f1198;
	mov.f32 	%f1201, 0fBBACA3B3;
	fma.rn.f32 	%f1202, %f1200, %f277, %f1201;
	mov.f32 	%f1203, 0f3D0A7445;
	fma.rn.f32 	%f1204, %f1202, %f277, %f1203;
	mov.f32 	%f1205, 0fBE1B3B75;
	fma.rn.f32 	%f1206, %f1204, %f277, %f1205;
	mov.f32 	%f1207, 0fBF6B385A;
	fma.rn.f32 	%f1208, %f1206, %f277, %f1207;
	mov.f32 	%f1209, 0fBFD0316E;
	fma.rn.f32 	%f1210, %f1208, %f277, %f1209;
	mov.f32 	%f1211, 0fBA031CCE;
	fma.rn.f32 	%f1197, %f1210, %f277, %f1211;
	// inline asm
	ex2.approx.ftz.f32 %f1196,%f1197;
	// inline asm
	sub.f32 	%f1213, %f1097, %f1196;
	mov.b32 	 %r153, %f1213;
	setp.ltu.f32	%p151, %f277, 0f407AD445;
	selp.b32	%r154, %r153, 1065353216, %p151;
	mov.b32 	 %r155, %f276;
	and.b32  	%r156, %r155, -2147483648;
	or.b32  	%r157, %r154, %r156;
	mov.b32 	 %f1802, %r157;
	bra.uni 	BB15_130;

BB15_129:
	mul.f32 	%f1214, %f276, %f276;
	mov.f32 	%f1215, 0f3BA0C9F8;
	mov.f32 	%f1216, 0fBA1268FB;
	fma.rn.f32 	%f1217, %f1216, %f1214, %f1215;
	mov.f32 	%f1218, 0fBCDABFD4;
	fma.rn.f32 	%f1219, %f1217, %f1214, %f1218;
	mov.f32 	%f1220, 0f3DE70331;
	fma.rn.f32 	%f1221, %f1219, %f1214, %f1220;
	mov.f32 	%f1222, 0fBEC09330;
	fma.rn.f32 	%f1223, %f1221, %f1214, %f1222;
	mov.f32 	%f1224, 0f3F906EBA;
	fma.rn.f32 	%f1225, %f1223, %f1214, %f1224;
	mul.f32 	%f1802, %f1225, %f276;

BB15_130:
	sub.f32 	%f1226, %f1801, %f1802;
	mul.f32 	%f281, %f1226, 0f3F000000;
	mul.f32 	%f1227, %f1788, %f267;
	fma.rn.f32 	%f282, %f1227, %f281, %f1789;
	mad.lo.s32 	%r158, %r27, %r61, %r252;
	cvt.s64.s32	%rd89, %r158;
	add.s64 	%rd90, %rd89, %rd12;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.f32 	%f283, [%rd92];
	setp.neu.f32	%p152, %f251, 0f3F800000;
	@%p152 bra 	BB15_132;

	mov.f32 	%f1307, 0f3F800000;
	mov.f32 	%f1805, %f1307;
	bra.uni 	BB15_143;

BB15_132:
	abs.f32 	%f284, %f251;
	setp.gtu.f32	%p153, %f284, 0f7F800000;
	mov.f32 	%f1805, %f257;
	@%p153 bra 	BB15_143;

	abs.f32 	%f285, %f1103;
	setp.gtu.f32	%p154, %f285, 0f7F800000;
	mov.f32 	%f1804, %f257;
	mov.f32 	%f1805, %f1804;
	@%p154 bra 	BB15_143;

	setp.eq.f32	%p155, %f285, 0f7F800000;
	@%p155 bra 	BB15_142;

	setp.eq.f32	%p156, %f251, 0f00000000;
	setp.eq.f32	%p157, %f284, 0f7F800000;
	or.pred  	%p158, %p157, %p156;
	selp.f32	%f286, %f258, %f259, %p157;
	mov.f32 	%f1805, %f286;
	@%p158 bra 	BB15_143;

	setp.geu.f32	%p159, %f251, 0f00000000;
	@%p159 bra 	BB15_139;

	cvt.rzi.f32.f32	%f1230, %f1103;
	setp.eq.f32	%p160, %f1230, 0f40000000;
	@%p160 bra 	BB15_139;

	mov.f32 	%f1305, 0f7FFFFFFF;
	mov.f32 	%f1805, %f1305;
	bra.uni 	BB15_143;

BB15_139:
	setp.lt.f32	%p161, %f284, 0f00800000;
	selp.f32	%f1235, 0fC3170000, 0fC2FE0000, %p161;
	mul.f32 	%f1236, %f284, 0f4B800000;
	selp.f32	%f1237, %f1236, %f284, %p161;
	mov.b32 	 %r159, %f1237;
	and.b32  	%r160, %r159, 8388607;
	or.b32  	%r161, %r160, 1065353216;
	mov.b32 	 %f1238, %r161;
	shr.u32 	%r162, %r159, 23;
	cvt.rn.f32.u32	%f1239, %r162;
	add.f32 	%f1240, %f1235, %f1239;
	setp.gt.f32	%p162, %f1238, 0f3FB504F3;
	mul.f32 	%f1241, %f1238, 0f3F000000;
	add.f32 	%f1242, %f1240, 0f3F800000;
	selp.f32	%f1243, %f1241, %f1238, %p162;
	selp.f32	%f1244, %f1242, %f1240, %p162;
	add.f32 	%f1245, %f1243, 0fBF800000;
	add.f32 	%f1232, %f1243, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1231,%f1232;
	// inline asm
	add.f32 	%f1246, %f1245, %f1245;
	mul.f32 	%f1247, %f1246, %f1231;
	mul.f32 	%f1248, %f1247, %f1247;
	mov.f32 	%f1249, 0f3C4CAF63;
	mov.f32 	%f1250, 0f3B18F0FE;
	fma.rn.f32 	%f1251, %f1250, %f1248, %f1249;
	mov.f32 	%f1252, 0f3DAAAABD;
	fma.rn.f32 	%f1253, %f1251, %f1248, %f1252;
	mul.rn.f32 	%f1254, %f1253, %f1248;
	mul.rn.f32 	%f1255, %f1254, %f1247;
	sub.f32 	%f1256, %f1245, %f1247;
	add.f32 	%f1257, %f1256, %f1256;
	neg.f32 	%f1258, %f1247;
	fma.rn.f32 	%f1259, %f1258, %f1245, %f1257;
	mul.rn.f32 	%f1260, %f1231, %f1259;
	add.f32 	%f1261, %f1247, %f1255;
	sub.f32 	%f1262, %f1247, %f1261;
	add.f32 	%f1263, %f1262, %f1255;
	add.f32 	%f1264, %f1263, %f1260;
	add.f32 	%f1265, %f1261, %f1264;
	sub.f32 	%f1266, %f1261, %f1265;
	add.f32 	%f1267, %f1266, %f1264;
	mov.f32 	%f1268, 0f3F317200;
	mul.rn.f32 	%f1269, %f1244, %f1268;
	mov.f32 	%f1270, 0f35BFBE8E;
	mul.rn.f32 	%f1271, %f1244, %f1270;
	add.f32 	%f1272, %f1269, %f1265;
	sub.f32 	%f1273, %f1269, %f1272;
	add.f32 	%f1274, %f1273, %f1265;
	add.f32 	%f1275, %f1274, %f1267;
	add.f32 	%f1276, %f1275, %f1271;
	add.f32 	%f1277, %f1272, %f1276;
	sub.f32 	%f1278, %f1272, %f1277;
	add.f32 	%f1279, %f1278, %f1276;
	setp.gt.f32	%p163, %f285, 0f77F684DF;
	selp.f32	%f1280, 0f39800000, 0f40000000, %p163;
	mul.rn.f32 	%f1281, %f1280, %f1277;
	neg.f32 	%f1282, %f1281;
	fma.rn.f32 	%f1283, %f1280, %f1277, %f1282;
	fma.rn.f32 	%f1284, %f1280, %f1279, %f1283;
	mov.f32 	%f1285, 0f00000000;
	fma.rn.f32 	%f1286, %f1285, %f1277, %f1284;
	add.rn.f32 	%f1287, %f1281, %f1286;
	neg.f32 	%f1288, %f1287;
	add.rn.f32 	%f1289, %f1281, %f1288;
	add.rn.f32 	%f1290, %f1289, %f1286;
	mov.b32 	 %r163, %f1287;
	setp.eq.s32	%p164, %r163, 1118925336;
	add.s32 	%r164, %r163, -1;
	mov.b32 	 %f1291, %r164;
	add.f32 	%f1292, %f1290, 0f37000000;
	selp.f32	%f287, %f1292, %f1290, %p164;
	selp.f32	%f1293, %f1291, %f1287, %p164;
	mul.f32 	%f1294, %f1293, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1295, %f1294;
	mov.f32 	%f1296, 0fBF317200;
	fma.rn.f32 	%f1297, %f1295, %f1296, %f1293;
	mov.f32 	%f1298, 0fB5BFBE8E;
	fma.rn.f32 	%f1299, %f1295, %f1298, %f1297;
	mul.f32 	%f1234, %f1299, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1233,%f1234;
	// inline asm
	add.f32 	%f1300, %f1295, 0f00000000;
	ex2.approx.f32 	%f1301, %f1300;
	mul.f32 	%f1302, %f1233, %f1301;
	setp.lt.f32	%p165, %f1293, 0fC2D20000;
	selp.f32	%f1303, 0f00000000, %f1302, %p165;
	setp.gt.f32	%p166, %f1293, 0f42D20000;
	selp.f32	%f1803, 0f7F800000, %f1303, %p166;
	setp.eq.f32	%p167, %f1803, 0f7F800000;
	@%p167 bra 	BB15_141;

	fma.rn.f32 	%f1803, %f1803, %f287, %f1803;

BB15_141:
	mov.b32 	 %r165, %f1803;
	xor.b32  	%r166, %r165, -2147483648;
	mov.b32 	 %f1304, %r166;
	selp.f32	%f291, %f1304, %f1803, %p2;
	mov.f32 	%f1805, %f291;
	bra.uni 	BB15_143;

BB15_142:
	setp.eq.f32	%p168, %f251, 0fBF800000;
	setp.gt.f32	%p169, %f284, 0f3F800000;
	selp.f32	%f1306, 0f7F800000, 0f00000000, %p169;
	selp.f32	%f292, 0f3F800000, %f1306, %p168;
	mov.f32 	%f1805, %f292;

BB15_143:
	mov.f32 	%f293, %f1805;
	mul.f32 	%f1310, %f293, 0fBF000000;
	mul.f32 	%f1311, %f1310, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1312, %f1311;
	mov.f32 	%f1313, 0fBF317200;
	fma.rn.f32 	%f1314, %f1312, %f1313, %f1310;
	mov.f32 	%f1315, 0fB5BFBE8E;
	fma.rn.f32 	%f1316, %f1312, %f1315, %f1314;
	mul.f32 	%f1309, %f1316, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1308,%f1309;
	// inline asm
	add.f32 	%f1317, %f1312, 0f00000000;
	ex2.approx.f32 	%f1318, %f1317;
	mul.f32 	%f1319, %f1308, %f1318;
	setp.lt.f32	%p170, %f1310, 0fC2D20000;
	selp.f32	%f1320, 0f00000000, %f1319, %p170;
	setp.gt.f32	%p171, %f1310, 0f42D20000;
	selp.f32	%f294, 0f7F800000, %f1320, %p171;
	setp.neu.f32	%p172, %f253, 0f3F800000;
	@%p172 bra 	BB15_145;

	mov.f32 	%f1400, 0f3F800000;
	mov.f32 	%f1808, %f1400;
	bra.uni 	BB15_156;

BB15_145:
	abs.f32 	%f295, %f253;
	setp.gtu.f32	%p173, %f295, 0f7F800000;
	mov.f32 	%f1808, %f254;
	@%p173 bra 	BB15_156;

	abs.f32 	%f296, %f1103;
	setp.gtu.f32	%p174, %f296, 0f7F800000;
	mov.f32 	%f1807, %f254;
	mov.f32 	%f1808, %f1807;
	@%p174 bra 	BB15_156;

	setp.eq.f32	%p175, %f296, 0f7F800000;
	@%p175 bra 	BB15_155;

	setp.eq.f32	%p176, %f253, 0f00000000;
	setp.eq.f32	%p177, %f295, 0f7F800000;
	or.pred  	%p178, %p177, %p176;
	selp.f32	%f297, %f255, %f256, %p177;
	mov.f32 	%f1808, %f297;
	@%p178 bra 	BB15_156;

	setp.geu.f32	%p179, %f253, 0f00000000;
	@%p179 bra 	BB15_152;

	cvt.rzi.f32.f32	%f1323, %f1103;
	setp.eq.f32	%p180, %f1323, 0f40000000;
	@%p180 bra 	BB15_152;

	mov.f32 	%f1398, 0f7FFFFFFF;
	mov.f32 	%f1808, %f1398;
	bra.uni 	BB15_156;

BB15_152:
	setp.lt.f32	%p181, %f295, 0f00800000;
	selp.f32	%f1328, 0fC3170000, 0fC2FE0000, %p181;
	mul.f32 	%f1329, %f295, 0f4B800000;
	selp.f32	%f1330, %f1329, %f295, %p181;
	mov.b32 	 %r167, %f1330;
	and.b32  	%r168, %r167, 8388607;
	or.b32  	%r169, %r168, 1065353216;
	mov.b32 	 %f1331, %r169;
	shr.u32 	%r170, %r167, 23;
	cvt.rn.f32.u32	%f1332, %r170;
	add.f32 	%f1333, %f1328, %f1332;
	setp.gt.f32	%p182, %f1331, 0f3FB504F3;
	mul.f32 	%f1334, %f1331, 0f3F000000;
	add.f32 	%f1335, %f1333, 0f3F800000;
	selp.f32	%f1336, %f1334, %f1331, %p182;
	selp.f32	%f1337, %f1335, %f1333, %p182;
	add.f32 	%f1338, %f1336, 0fBF800000;
	add.f32 	%f1325, %f1336, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1324,%f1325;
	// inline asm
	add.f32 	%f1339, %f1338, %f1338;
	mul.f32 	%f1340, %f1339, %f1324;
	mul.f32 	%f1341, %f1340, %f1340;
	mov.f32 	%f1342, 0f3C4CAF63;
	mov.f32 	%f1343, 0f3B18F0FE;
	fma.rn.f32 	%f1344, %f1343, %f1341, %f1342;
	mov.f32 	%f1345, 0f3DAAAABD;
	fma.rn.f32 	%f1346, %f1344, %f1341, %f1345;
	mul.rn.f32 	%f1347, %f1346, %f1341;
	mul.rn.f32 	%f1348, %f1347, %f1340;
	sub.f32 	%f1349, %f1338, %f1340;
	add.f32 	%f1350, %f1349, %f1349;
	neg.f32 	%f1351, %f1340;
	fma.rn.f32 	%f1352, %f1351, %f1338, %f1350;
	mul.rn.f32 	%f1353, %f1324, %f1352;
	add.f32 	%f1354, %f1340, %f1348;
	sub.f32 	%f1355, %f1340, %f1354;
	add.f32 	%f1356, %f1355, %f1348;
	add.f32 	%f1357, %f1356, %f1353;
	add.f32 	%f1358, %f1354, %f1357;
	sub.f32 	%f1359, %f1354, %f1358;
	add.f32 	%f1360, %f1359, %f1357;
	mov.f32 	%f1361, 0f3F317200;
	mul.rn.f32 	%f1362, %f1337, %f1361;
	mov.f32 	%f1363, 0f35BFBE8E;
	mul.rn.f32 	%f1364, %f1337, %f1363;
	add.f32 	%f1365, %f1362, %f1358;
	sub.f32 	%f1366, %f1362, %f1365;
	add.f32 	%f1367, %f1366, %f1358;
	add.f32 	%f1368, %f1367, %f1360;
	add.f32 	%f1369, %f1368, %f1364;
	add.f32 	%f1370, %f1365, %f1369;
	sub.f32 	%f1371, %f1365, %f1370;
	add.f32 	%f1372, %f1371, %f1369;
	setp.gt.f32	%p183, %f296, 0f77F684DF;
	selp.f32	%f1373, 0f39800000, 0f40000000, %p183;
	mul.rn.f32 	%f1374, %f1373, %f1370;
	neg.f32 	%f1375, %f1374;
	fma.rn.f32 	%f1376, %f1373, %f1370, %f1375;
	fma.rn.f32 	%f1377, %f1373, %f1372, %f1376;
	mov.f32 	%f1378, 0f00000000;
	fma.rn.f32 	%f1379, %f1378, %f1370, %f1377;
	add.rn.f32 	%f1380, %f1374, %f1379;
	neg.f32 	%f1381, %f1380;
	add.rn.f32 	%f1382, %f1374, %f1381;
	add.rn.f32 	%f1383, %f1382, %f1379;
	mov.b32 	 %r171, %f1380;
	setp.eq.s32	%p184, %r171, 1118925336;
	add.s32 	%r172, %r171, -1;
	mov.b32 	 %f1384, %r172;
	add.f32 	%f1385, %f1383, 0f37000000;
	selp.f32	%f298, %f1385, %f1383, %p184;
	selp.f32	%f1386, %f1384, %f1380, %p184;
	mul.f32 	%f1387, %f1386, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1388, %f1387;
	fma.rn.f32 	%f1390, %f1388, %f1313, %f1386;
	fma.rn.f32 	%f1392, %f1388, %f1315, %f1390;
	mul.f32 	%f1327, %f1392, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1326,%f1327;
	// inline asm
	add.f32 	%f1393, %f1388, 0f00000000;
	ex2.approx.f32 	%f1394, %f1393;
	mul.f32 	%f1395, %f1326, %f1394;
	setp.lt.f32	%p185, %f1386, 0fC2D20000;
	selp.f32	%f1396, 0f00000000, %f1395, %p185;
	setp.gt.f32	%p186, %f1386, 0f42D20000;
	selp.f32	%f1806, 0f7F800000, %f1396, %p186;
	setp.eq.f32	%p187, %f1806, 0f7F800000;
	@%p187 bra 	BB15_154;

	fma.rn.f32 	%f1806, %f1806, %f298, %f1806;

BB15_154:
	mov.b32 	 %r173, %f1806;
	xor.b32  	%r174, %r173, -2147483648;
	mov.b32 	 %f1397, %r174;
	selp.f32	%f302, %f1397, %f1806, %p1;
	mov.f32 	%f1808, %f302;
	bra.uni 	BB15_156;

BB15_155:
	setp.eq.f32	%p188, %f253, 0fBF800000;
	setp.gt.f32	%p189, %f295, 0f3F800000;
	selp.f32	%f1399, 0f7F800000, 0f00000000, %p189;
	selp.f32	%f303, 0f3F800000, %f1399, %p188;
	mov.f32 	%f1808, %f303;

BB15_156:
	mov.f32 	%f304, %f1808;
	mul.f32 	%f1403, %f304, 0fBF000000;
	mul.f32 	%f1404, %f1403, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1405, %f1404;
	fma.rn.f32 	%f1407, %f1405, %f1313, %f1403;
	fma.rn.f32 	%f1409, %f1405, %f1315, %f1407;
	mul.f32 	%f1402, %f1409, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1401,%f1402;
	// inline asm
	add.f32 	%f1410, %f1405, 0f00000000;
	ex2.approx.f32 	%f1411, %f1410;
	mul.f32 	%f1412, %f1401, %f1411;
	setp.lt.f32	%p190, %f1403, 0fC2D20000;
	selp.f32	%f1413, 0f00000000, %f1412, %p190;
	setp.gt.f32	%p191, %f1403, 0f42D20000;
	selp.f32	%f305, 0f7F800000, %f1413, %p191;
	sub.f32 	%f1414, %f294, %f305;
	mul.f32 	%f1415, %f237, %f1414;
	mul.f32 	%f1416, %f1415, %f281;
	st.local.f32 	[%rd72], %f1416;
	add.f32 	%f1417, %f268, 0f3F800000;
	sub.f32 	%f1418, %f1417, %f1787;
	div.rn.f32 	%f306, %f1418, %f1795;
	setp.neu.f32	%p192, %f306, 0f3F800000;
	@%p192 bra 	BB15_158;

	mov.f32 	%f1810, 0f3F800000;
	bra.uni 	BB15_173;

BB15_158:
	abs.f32 	%f307, %f306;
	setp.gtu.f32	%p193, %f307, 0f7F800000;
	@%p193 bra 	BB15_172;

	abs.f32 	%f308, %f1103;
	setp.gtu.f32	%p194, %f308, 0f7F800000;
	@%p194 bra 	BB15_172;

	setp.eq.f32	%p195, %f308, 0f7F800000;
	@%p195 bra 	BB15_171;

	setp.eq.f32	%p196, %f307, 0f7F800000;
	@%p196 bra 	BB15_170;

	setp.eq.f32	%p197, %f306, 0f00000000;
	@%p197 bra 	BB15_169;

	setp.geu.f32	%p198, %f306, 0f00000000;
	@%p198 bra 	BB15_166;

	cvt.rzi.f32.f32	%f1421, %f1103;
	setp.eq.f32	%p199, %f1421, 0f40000000;
	@%p199 bra 	BB15_166;

	mov.f32 	%f1810, 0f7FFFFFFF;
	bra.uni 	BB15_173;

BB15_166:
	setp.lt.f32	%p200, %f307, 0f00800000;
	selp.f32	%f1426, 0fC3170000, 0fC2FE0000, %p200;
	mul.f32 	%f1427, %f307, 0f4B800000;
	selp.f32	%f1428, %f1427, %f307, %p200;
	mov.b32 	 %r175, %f1428;
	and.b32  	%r176, %r175, 8388607;
	or.b32  	%r177, %r176, 1065353216;
	mov.b32 	 %f1429, %r177;
	shr.u32 	%r178, %r175, 23;
	cvt.rn.f32.u32	%f1430, %r178;
	add.f32 	%f1431, %f1426, %f1430;
	setp.gt.f32	%p201, %f1429, 0f3FB504F3;
	mul.f32 	%f1432, %f1429, 0f3F000000;
	add.f32 	%f1433, %f1431, 0f3F800000;
	selp.f32	%f1434, %f1432, %f1429, %p201;
	selp.f32	%f1435, %f1433, %f1431, %p201;
	add.f32 	%f1436, %f1434, 0fBF800000;
	add.f32 	%f1423, %f1434, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1422,%f1423;
	// inline asm
	add.f32 	%f1437, %f1436, %f1436;
	mul.f32 	%f1438, %f1437, %f1422;
	mul.f32 	%f1439, %f1438, %f1438;
	mov.f32 	%f1440, 0f3C4CAF63;
	mov.f32 	%f1441, 0f3B18F0FE;
	fma.rn.f32 	%f1442, %f1441, %f1439, %f1440;
	mov.f32 	%f1443, 0f3DAAAABD;
	fma.rn.f32 	%f1444, %f1442, %f1439, %f1443;
	mul.rn.f32 	%f1445, %f1444, %f1439;
	mul.rn.f32 	%f1446, %f1445, %f1438;
	sub.f32 	%f1447, %f1436, %f1438;
	add.f32 	%f1448, %f1447, %f1447;
	neg.f32 	%f1449, %f1438;
	fma.rn.f32 	%f1450, %f1449, %f1436, %f1448;
	mul.rn.f32 	%f1451, %f1422, %f1450;
	add.f32 	%f1452, %f1438, %f1446;
	sub.f32 	%f1453, %f1438, %f1452;
	add.f32 	%f1454, %f1453, %f1446;
	add.f32 	%f1455, %f1454, %f1451;
	add.f32 	%f1456, %f1452, %f1455;
	sub.f32 	%f1457, %f1452, %f1456;
	add.f32 	%f1458, %f1457, %f1455;
	mov.f32 	%f1459, 0f3F317200;
	mul.rn.f32 	%f1460, %f1435, %f1459;
	mov.f32 	%f1461, 0f35BFBE8E;
	mul.rn.f32 	%f1462, %f1435, %f1461;
	add.f32 	%f1463, %f1460, %f1456;
	sub.f32 	%f1464, %f1460, %f1463;
	add.f32 	%f1465, %f1464, %f1456;
	add.f32 	%f1466, %f1465, %f1458;
	add.f32 	%f1467, %f1466, %f1462;
	add.f32 	%f1468, %f1463, %f1467;
	sub.f32 	%f1469, %f1463, %f1468;
	add.f32 	%f1470, %f1469, %f1467;
	setp.gt.f32	%p202, %f308, 0f77F684DF;
	selp.f32	%f1471, 0f39800000, 0f40000000, %p202;
	mul.rn.f32 	%f1472, %f1471, %f1468;
	neg.f32 	%f1473, %f1472;
	fma.rn.f32 	%f1474, %f1471, %f1468, %f1473;
	fma.rn.f32 	%f1475, %f1471, %f1470, %f1474;
	mov.f32 	%f1476, 0f00000000;
	fma.rn.f32 	%f1477, %f1476, %f1468, %f1475;
	add.rn.f32 	%f1478, %f1472, %f1477;
	neg.f32 	%f1479, %f1478;
	add.rn.f32 	%f1480, %f1472, %f1479;
	add.rn.f32 	%f1481, %f1480, %f1477;
	mov.b32 	 %r179, %f1478;
	setp.eq.s32	%p203, %r179, 1118925336;
	add.s32 	%r180, %r179, -1;
	mov.b32 	 %f1482, %r180;
	add.f32 	%f1483, %f1481, 0f37000000;
	selp.f32	%f309, %f1483, %f1481, %p203;
	selp.f32	%f1484, %f1482, %f1478, %p203;
	mul.f32 	%f1485, %f1484, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1486, %f1485;
	fma.rn.f32 	%f1488, %f1486, %f1313, %f1484;
	fma.rn.f32 	%f1490, %f1486, %f1315, %f1488;
	mul.f32 	%f1425, %f1490, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1424,%f1425;
	// inline asm
	add.f32 	%f1491, %f1486, 0f00000000;
	ex2.approx.f32 	%f1492, %f1491;
	mul.f32 	%f1493, %f1424, %f1492;
	setp.lt.f32	%p204, %f1484, 0fC2D20000;
	selp.f32	%f1494, 0f00000000, %f1493, %p204;
	setp.gt.f32	%p205, %f1484, 0f42D20000;
	selp.f32	%f1809, 0f7F800000, %f1494, %p205;
	setp.eq.f32	%p206, %f1809, 0f7F800000;
	@%p206 bra 	BB15_168;

	fma.rn.f32 	%f1809, %f1809, %f309, %f1809;

BB15_168:
	setp.lt.f32	%p208, %f306, 0f00000000;
	and.pred  	%p209, %p208, %p141;
	mov.b32 	 %r181, %f1809;
	xor.b32  	%r182, %r181, -2147483648;
	mov.b32 	 %f1495, %r182;
	selp.f32	%f1810, %f1495, %f1809, %p209;
	bra.uni 	BB15_173;

BB15_169:
	add.f32 	%f1497, %f306, %f306;
	selp.f32	%f1810, %f1497, 0f00000000, %p141;
	bra.uni 	BB15_173;

BB15_170:
	setp.lt.f32	%p212, %f306, 0f00000000;
	and.pred  	%p213, %p212, %p141;
	selp.f32	%f1810, 0fFF800000, 0f7F800000, %p213;
	bra.uni 	BB15_173;

BB15_171:
	setp.gt.f32	%p214, %f307, 0f3F800000;
	selp.f32	%f1498, 0f7F800000, 0f00000000, %p214;
	setp.eq.f32	%p215, %f306, 0fBF800000;
	selp.f32	%f1810, 0f3F800000, %f1498, %p215;
	bra.uni 	BB15_173;

BB15_172:
	add.f32 	%f1810, %f306, 0f40000000;

BB15_173:
	mul.f32 	%f1502, %f1810, 0fBF000000;
	mul.f32 	%f1503, %f1502, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1504, %f1503;
	fma.rn.f32 	%f1506, %f1504, %f1313, %f1502;
	fma.rn.f32 	%f1508, %f1504, %f1315, %f1506;
	mul.f32 	%f1501, %f1508, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1500,%f1501;
	// inline asm
	add.f32 	%f1509, %f1504, 0f00000000;
	ex2.approx.f32 	%f1510, %f1509;
	mul.f32 	%f1511, %f1500, %f1510;
	setp.lt.f32	%p216, %f1502, 0fC2D20000;
	selp.f32	%f1512, 0f00000000, %f1511, %p216;
	setp.gt.f32	%p217, %f1502, 0f42D20000;
	selp.f32	%f319, 0f7F800000, %f1512, %p217;
	div.rn.f32 	%f320, %f269, %f1795;
	setp.neu.f32	%p218, %f320, 0f3F800000;
	@%p218 bra 	BB15_175;

	mov.f32 	%f1812, %f1097;
	bra.uni 	BB15_190;

BB15_175:
	abs.f32 	%f321, %f320;
	setp.gtu.f32	%p219, %f321, 0f7F800000;
	@%p219 bra 	BB15_189;

	abs.f32 	%f322, %f1103;
	setp.gtu.f32	%p220, %f322, 0f7F800000;
	@%p220 bra 	BB15_189;

	setp.eq.f32	%p221, %f322, 0f7F800000;
	@%p221 bra 	BB15_188;

	setp.eq.f32	%p222, %f321, 0f7F800000;
	@%p222 bra 	BB15_187;

	setp.eq.f32	%p223, %f320, 0f00000000;
	@%p223 bra 	BB15_186;

	setp.geu.f32	%p224, %f320, 0f00000000;
	@%p224 bra 	BB15_183;

	cvt.rzi.f32.f32	%f1515, %f1103;
	setp.eq.f32	%p225, %f1515, 0f40000000;
	@%p225 bra 	BB15_183;

	mov.f32 	%f1590, 0f7FFFFFFF;
	mov.f32 	%f1812, %f1590;
	bra.uni 	BB15_190;

BB15_183:
	setp.lt.f32	%p226, %f321, 0f00800000;
	selp.f32	%f1520, 0fC3170000, 0fC2FE0000, %p226;
	mul.f32 	%f1521, %f321, 0f4B800000;
	selp.f32	%f1522, %f1521, %f321, %p226;
	mov.b32 	 %r183, %f1522;
	and.b32  	%r184, %r183, 8388607;
	or.b32  	%r185, %r184, 1065353216;
	mov.b32 	 %f1523, %r185;
	shr.u32 	%r186, %r183, 23;
	cvt.rn.f32.u32	%f1524, %r186;
	add.f32 	%f1525, %f1520, %f1524;
	setp.gt.f32	%p227, %f1523, 0f3FB504F3;
	mul.f32 	%f1526, %f1523, 0f3F000000;
	add.f32 	%f1527, %f1525, 0f3F800000;
	selp.f32	%f1528, %f1526, %f1523, %p227;
	selp.f32	%f1529, %f1527, %f1525, %p227;
	add.f32 	%f1530, %f1528, 0fBF800000;
	add.f32 	%f1517, %f1528, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1516,%f1517;
	// inline asm
	add.f32 	%f1531, %f1530, %f1530;
	mul.f32 	%f1532, %f1531, %f1516;
	mul.f32 	%f1533, %f1532, %f1532;
	mov.f32 	%f1534, 0f3C4CAF63;
	mov.f32 	%f1535, 0f3B18F0FE;
	fma.rn.f32 	%f1536, %f1535, %f1533, %f1534;
	mov.f32 	%f1537, 0f3DAAAABD;
	fma.rn.f32 	%f1538, %f1536, %f1533, %f1537;
	mul.rn.f32 	%f1539, %f1538, %f1533;
	mul.rn.f32 	%f1540, %f1539, %f1532;
	sub.f32 	%f1541, %f1530, %f1532;
	add.f32 	%f1542, %f1541, %f1541;
	neg.f32 	%f1543, %f1532;
	fma.rn.f32 	%f1544, %f1543, %f1530, %f1542;
	mul.rn.f32 	%f1545, %f1516, %f1544;
	add.f32 	%f1546, %f1532, %f1540;
	sub.f32 	%f1547, %f1532, %f1546;
	add.f32 	%f1548, %f1547, %f1540;
	add.f32 	%f1549, %f1548, %f1545;
	add.f32 	%f1550, %f1546, %f1549;
	sub.f32 	%f1551, %f1546, %f1550;
	add.f32 	%f1552, %f1551, %f1549;
	mov.f32 	%f1553, 0f3F317200;
	mul.rn.f32 	%f1554, %f1529, %f1553;
	mov.f32 	%f1555, 0f35BFBE8E;
	mul.rn.f32 	%f1556, %f1529, %f1555;
	add.f32 	%f1557, %f1554, %f1550;
	sub.f32 	%f1558, %f1554, %f1557;
	add.f32 	%f1559, %f1558, %f1550;
	add.f32 	%f1560, %f1559, %f1552;
	add.f32 	%f1561, %f1560, %f1556;
	add.f32 	%f1562, %f1557, %f1561;
	sub.f32 	%f1563, %f1557, %f1562;
	add.f32 	%f1564, %f1563, %f1561;
	setp.gt.f32	%p228, %f322, 0f77F684DF;
	selp.f32	%f1565, 0f39800000, 0f40000000, %p228;
	mul.rn.f32 	%f1566, %f1565, %f1562;
	neg.f32 	%f1567, %f1566;
	fma.rn.f32 	%f1568, %f1565, %f1562, %f1567;
	fma.rn.f32 	%f1569, %f1565, %f1564, %f1568;
	mov.f32 	%f1570, 0f00000000;
	fma.rn.f32 	%f1571, %f1570, %f1562, %f1569;
	add.rn.f32 	%f1572, %f1566, %f1571;
	neg.f32 	%f1573, %f1572;
	add.rn.f32 	%f1574, %f1566, %f1573;
	add.rn.f32 	%f1575, %f1574, %f1571;
	mov.b32 	 %r187, %f1572;
	setp.eq.s32	%p229, %r187, 1118925336;
	add.s32 	%r188, %r187, -1;
	mov.b32 	 %f1576, %r188;
	add.f32 	%f1577, %f1575, 0f37000000;
	selp.f32	%f323, %f1577, %f1575, %p229;
	selp.f32	%f1578, %f1576, %f1572, %p229;
	mul.f32 	%f1579, %f1578, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1580, %f1579;
	fma.rn.f32 	%f1582, %f1580, %f1313, %f1578;
	fma.rn.f32 	%f1584, %f1580, %f1315, %f1582;
	mul.f32 	%f1519, %f1584, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1518,%f1519;
	// inline asm
	add.f32 	%f1585, %f1580, 0f00000000;
	ex2.approx.f32 	%f1586, %f1585;
	mul.f32 	%f1587, %f1518, %f1586;
	setp.lt.f32	%p230, %f1578, 0fC2D20000;
	selp.f32	%f1588, 0f00000000, %f1587, %p230;
	setp.gt.f32	%p231, %f1578, 0f42D20000;
	selp.f32	%f1811, 0f7F800000, %f1588, %p231;
	setp.eq.f32	%p232, %f1811, 0f7F800000;
	@%p232 bra 	BB15_185;

	fma.rn.f32 	%f1811, %f1811, %f323, %f1811;

BB15_185:
	setp.lt.f32	%p234, %f320, 0f00000000;
	and.pred  	%p235, %p234, %p141;
	mov.b32 	 %r189, %f1811;
	xor.b32  	%r190, %r189, -2147483648;
	mov.b32 	 %f1589, %r190;
	selp.f32	%f327, %f1589, %f1811, %p235;
	mov.f32 	%f1812, %f327;
	bra.uni 	BB15_190;

BB15_186:
	add.f32 	%f1591, %f320, %f320;
	selp.f32	%f328, %f1591, 0f00000000, %p141;
	mov.f32 	%f1812, %f328;
	bra.uni 	BB15_190;

BB15_187:
	setp.lt.f32	%p238, %f320, 0f00000000;
	and.pred  	%p239, %p238, %p141;
	selp.f32	%f329, 0fFF800000, 0f7F800000, %p239;
	mov.f32 	%f1812, %f329;
	bra.uni 	BB15_190;

BB15_188:
	setp.gt.f32	%p240, %f321, 0f3F800000;
	selp.f32	%f1592, 0f7F800000, 0f00000000, %p240;
	setp.eq.f32	%p241, %f320, 0fBF800000;
	selp.f32	%f330, 0f3F800000, %f1592, %p241;
	mov.f32 	%f1812, %f330;
	bra.uni 	BB15_190;

BB15_189:
	add.f32 	%f331, %f320, 0f40000000;
	mov.f32 	%f1812, %f331;

BB15_190:
	mov.f32 	%f332, %f1812;
	mul.f32 	%f1596, %f332, 0fBF000000;
	mul.f32 	%f1597, %f1596, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1598, %f1597;
	fma.rn.f32 	%f1600, %f1598, %f1313, %f1596;
	fma.rn.f32 	%f1602, %f1598, %f1315, %f1600;
	mul.f32 	%f1595, %f1602, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1594,%f1595;
	// inline asm
	add.f32 	%f1603, %f1598, 0f00000000;
	ex2.approx.f32 	%f1604, %f1603;
	mul.f32 	%f1605, %f1594, %f1604;
	setp.lt.f32	%p242, %f1596, 0fC2D20000;
	selp.f32	%f1606, 0f00000000, %f1605, %p242;
	setp.gt.f32	%p243, %f1596, 0f42D20000;
	selp.f32	%f1607, 0f7F800000, %f1606, %p243;
	sub.f32 	%f1608, %f319, %f1607;
	mul.f32 	%f1609, %f238, %f1608;
	mul.f32 	%f1610, %f1609, %f267;
	st.local.f32 	[%rd72+4], %f1610;
	mul.f32 	%f1611, %f305, %f242;
	mul.f32 	%f1612, %f294, %f243;
	sub.f32 	%f1613, %f1612, %f1611;
	mul.f32 	%f1614, %f239, %f1613;
	mul.f32 	%f1615, %f1614, %f281;
	st.local.f32 	[%rd72+16], %f1615;
	mul.f32 	%f1616, %f1607, %f269;
	mul.f32 	%f1617, %f319, %f270;
	sub.f32 	%f1618, %f1617, %f1616;
	mul.f32 	%f1619, %f240, %f1618;
	mul.f32 	%f1620, %f1619, %f267;
	mul.f32 	%f1621, %f267, %f281;
	st.local.f32 	[%rd72+8], %f1621;
	mov.u32 	%r192, 1065353216;
	st.local.u32 	[%rd72+12], %r192;
	st.local.f32 	[%rd72+20], %f1620;
	mov.u32 	%r253, 0;

BB15_191:
	setp.gt.s32	%p244, %r253, 5;
	@%p244 bra 	BB15_194;

	mul.wide.s32 	%rd93, %r253, 4;
	add.s64 	%rd152, %rd21, %rd93;
	mul.wide.s32 	%rd94, %r253, 7;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd154, %rd70, %rd95;
	add.s64 	%rd96, %rd72, %rd93;
	ld.local.f32 	%f333, [%rd96];
	add.s32 	%r254, %r253, 1;
	mov.u64 	%rd155, %rd154;
	mov.f32 	%f1813, %f333;

BB15_193:
	mov.f32 	%f334, %f1813;
	mul.f32 	%f1622, %f334, %f333;
	div.rn.f32 	%f1623, %f1622, %f282;
	ld.local.f32 	%f1624, [%rd154];
	add.f32 	%f1625, %f1624, %f1623;
	st.local.f32 	[%rd154], %f1625;
	st.local.f32 	[%rd155], %f1625;
	setp.lt.s32	%p245, %r254, 6;
	@%p245 bra 	BB15_251;

BB15_194:
	add.s32 	%r253, %r253, 1;
	setp.lt.s32	%p246, %r253, 6;
	@%p246 bra 	BB15_191;

	setp.leu.f32	%p247, %f282, 0f00000000;
	@%p247 bra 	BB15_205;

	setp.gt.f32	%p248, %f283, 0f00000000;
	@%p248 bra 	BB15_198;

	sub.f32 	%f1816, %f1816, %f282;
	bra.uni 	BB15_205;

BB15_198:
	setp.lt.f32	%p249, %f282, 0f7F800000;
	@%p249 bra 	BB15_200;

	lg2.approx.f32 	%f1814, %f282;
	bra.uni 	BB15_201;

BB15_200:
	setp.lt.f32	%p250, %f282, 0f00800000;
	mul.f32 	%f1628, %f282, 0f4B800000;
	selp.f32	%f1629, %f1628, %f282, %p250;
	selp.f32	%f1630, 0fC3170000, 0fC2FE0000, %p250;
	mov.b32 	 %r193, %f1629;
	and.b32  	%r194, %r193, 8388607;
	or.b32  	%r195, %r194, 1065353216;
	mov.b32 	 %f1631, %r195;
	shr.u32 	%r196, %r193, 23;
	cvt.rn.f32.u32	%f1632, %r196;
	add.f32 	%f1633, %f1630, %f1632;
	setp.gt.f32	%p251, %f1631, 0f3FAE147B;
	mul.f32 	%f1634, %f1631, 0f3F000000;
	add.f32 	%f1635, %f1633, 0f3F800000;
	selp.f32	%f1636, %f1634, %f1631, %p251;
	selp.f32	%f1637, %f1635, %f1633, %p251;
	add.f32 	%f1627, %f1636, 0f3F800000;
	add.f32 	%f1638, %f1636, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1626,%f1627;
	// inline asm
	neg.f32 	%f1639, %f1638;
	mul.f32 	%f1640, %f1638, %f1639;
	mul.rn.f32 	%f1641, %f1626, %f1640;
	add.rn.f32 	%f1642, %f1638, %f1641;
	mul.f32 	%f1643, %f1642, %f1642;
	mov.f32 	%f1644, 0f3C4C6A36;
	mov.f32 	%f1645, 0f3B1E94E6;
	fma.rn.f32 	%f1646, %f1645, %f1643, %f1644;
	mov.f32 	%f1647, 0f3DAAAB1A;
	fma.rn.f32 	%f1648, %f1646, %f1643, %f1647;
	mul.f32 	%f1649, %f1648, %f1643;
	fma.rn.f32 	%f1650, %f1649, %f1642, %f1641;
	add.f32 	%f1651, %f1650, %f1638;
	mov.f32 	%f1652, 0f3F317218;
	fma.rn.f32 	%f1814, %f1637, %f1652, %f1651;

BB15_201:
	mul.f32 	%f1653, %f283, %f1814;
	sub.f32 	%f339, %f1653, %f282;
	setp.lt.f32	%p252, %f283, 0f7F800000;
	@%p252 bra 	BB15_203;

	lg2.approx.f32 	%f1815, %f283;
	bra.uni 	BB15_204;

BB15_203:
	setp.lt.f32	%p253, %f283, 0f00800000;
	mul.f32 	%f1656, %f283, 0f4B800000;
	selp.f32	%f1657, %f1656, %f283, %p253;
	selp.f32	%f1658, 0fC3170000, 0fC2FE0000, %p253;
	mov.b32 	 %r197, %f1657;
	and.b32  	%r198, %r197, 8388607;
	or.b32  	%r199, %r198, 1065353216;
	mov.b32 	 %f1659, %r199;
	shr.u32 	%r200, %r197, 23;
	cvt.rn.f32.u32	%f1660, %r200;
	add.f32 	%f1661, %f1658, %f1660;
	setp.gt.f32	%p254, %f1659, 0f3FAE147B;
	mul.f32 	%f1662, %f1659, 0f3F000000;
	add.f32 	%f1663, %f1661, 0f3F800000;
	selp.f32	%f1664, %f1662, %f1659, %p254;
	selp.f32	%f1665, %f1663, %f1661, %p254;
	add.f32 	%f1655, %f1664, 0f3F800000;
	add.f32 	%f1666, %f1664, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1654,%f1655;
	// inline asm
	neg.f32 	%f1667, %f1666;
	mul.f32 	%f1668, %f1666, %f1667;
	mul.rn.f32 	%f1669, %f1654, %f1668;
	add.rn.f32 	%f1670, %f1666, %f1669;
	mul.f32 	%f1671, %f1670, %f1670;
	mov.f32 	%f1672, 0f3C4C6A36;
	mov.f32 	%f1673, 0f3B1E94E6;
	fma.rn.f32 	%f1674, %f1673, %f1671, %f1672;
	mov.f32 	%f1675, 0f3DAAAB1A;
	fma.rn.f32 	%f1676, %f1674, %f1671, %f1675;
	mul.f32 	%f1677, %f1676, %f1671;
	fma.rn.f32 	%f1678, %f1677, %f1670, %f1669;
	add.f32 	%f1679, %f1678, %f1666;
	mov.f32 	%f1680, 0f3F317218;
	fma.rn.f32 	%f1815, %f1665, %f1680, %f1679;

BB15_204:
	mul.f32 	%f1681, %f283, %f1815;
	sub.f32 	%f1682, %f339, %f1681;
	add.f32 	%f1683, %f1682, %f283;
	add.f32 	%f1816, %f1816, %f1683;

BB15_205:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p255, %r32, %r61;
	mov.u32 	%r251, %r32;
	@%p255 bra 	BB15_118;

	add.s32 	%r252, %r252, 1;
	setp.lt.s32	%p256, %r252, %r61;
	@%p256 bra 	BB15_117;

BB15_207:
	mov.u32 	%r259, 0;

BB15_208:
	mov.u32 	%r34, %r259;
	mul.wide.s32 	%rd97, %r34, 6;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd29, %rd70, %rd98;
	setp.lt.s32	%p257, %r34, 0;
	@%p257 bra 	BB15_220;

	mul.lo.s32 	%r35, %r34, 6;
	mov.u32 	%r255, 0;

BB15_210:
	setp.lt.s32	%p258, %r255, 1;
	@%p258 bra 	BB15_219;

	mul.wide.s32 	%rd99, %r255, 4;
	add.s64 	%rd156, %rd70, %rd99;
	add.s32 	%r37, %r255, -1;
	setp.gt.s32	%p259, %r37, -1;
	@%p259 bra 	BB15_213;

	mov.f32 	%f1818, 0f00000000;
	bra.uni 	BB15_218;

BB15_213:
	mov.u32 	%r256, 0;
	mov.f32 	%f1819, 0f00000000;
	mov.u64 	%rd161, %rd29;

BB15_214:
	.pragma "nounroll";
	mov.f32 	%f346, %f1819;
	ld.local.f32 	%f1685, [%rd161];
	ld.local.f32 	%f1686, [%rd156];
	fma.rn.f32 	%f1818, %f1686, %f1685, %f346;
	add.s32 	%r204, %r256, 1;
	setp.gt.s32	%p260, %r204, %r37;
	@%p260 bra 	BB15_218;

	ld.local.f32 	%f1687, [%rd161+4];
	ld.local.f32 	%f1688, [%rd156+24];
	fma.rn.f32 	%f1818, %f1688, %f1687, %f1818;
	add.s32 	%r205, %r256, 2;
	setp.gt.s32	%p261, %r205, %r37;
	@%p261 bra 	BB15_218;

	ld.local.f32 	%f1689, [%rd161+8];
	ld.local.f32 	%f1690, [%rd156+48];
	fma.rn.f32 	%f1818, %f1690, %f1689, %f1818;
	add.s32 	%r206, %r256, 3;
	setp.gt.s32	%p262, %r206, %r37;
	@%p262 bra 	BB15_218;

	ld.local.f32 	%f1691, [%rd161+12];
	ld.local.f32 	%f1692, [%rd156+72];
	fma.rn.f32 	%f1819, %f1692, %f1691, %f1818;
	add.s64 	%rd161, %rd161, 16;
	add.s64 	%rd156, %rd156, 96;
	add.s32 	%r256, %r256, 4;
	setp.le.s32	%p263, %r256, %r37;
	mov.f32 	%f1818, %f1819;
	@%p263 bra 	BB15_214;

BB15_218:
	add.s32 	%r207, %r255, %r35;
	mul.wide.s32 	%rd100, %r207, 4;
	add.s64 	%rd101, %rd70, %rd100;
	ld.local.f32 	%f1694, [%rd101];
	sub.f32 	%f1695, %f1694, %f1818;
	st.local.f32 	[%rd101], %f1695;

BB15_219:
	add.s32 	%r255, %r255, 1;
	setp.le.s32	%p264, %r255, %r34;
	@%p264 bra 	BB15_210;

BB15_220:
	add.s32 	%r259, %r34, 1;
	setp.gt.s32	%p265, %r259, 5;
	@%p265 bra 	BB15_233;

	cvt.s64.s32	%rd103, %r34;
	add.s64 	%rd35, %rd103, 13;
	add.s32 	%r42, %r34, -1;
	mul.lo.s32 	%r43, %r34, 6;
	mul.lo.s32 	%r208, %r34, 7;
	mul.wide.s32 	%rd104, %r208, 4;
	add.s64 	%rd36, %rd70, %rd104;
	mov.u64 	%rd157, 0;
	mov.u32 	%r258, %r259;

BB15_222:
	add.s32 	%r209, %r258, %r43;
	mul.wide.s32 	%rd105, %r209, 4;
	add.s64 	%rd38, %rd70, %rd105;
	setp.gt.s32	%p266, %r34, 0;
	@%p266 bra 	BB15_224;

	ld.local.f32 	%f1696, [%rd36];
	rcp.rn.f32 	%f1697, %f1696;
	ld.local.f32 	%f1698, [%rd38];
	mul.f32 	%f1699, %f1697, %f1698;
	st.local.f32 	[%rd38], %f1699;
	bra.uni 	BB15_232;

BB15_224:
	add.s64 	%rd106, %rd35, %rd157;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd158, %rd70, %rd107;
	setp.gt.s32	%p267, %r42, -1;
	@%p267 bra 	BB15_226;

	mov.f32 	%f1821, 0f00000000;
	bra.uni 	BB15_231;

BB15_226:
	mov.u32 	%r260, 0;
	mov.f32 	%f1822, 0f00000000;
	mov.u64 	%rd160, %rd29;

BB15_227:
	.pragma "nounroll";
	mov.f32 	%f352, %f1822;
	mov.u64 	%rd41, %rd160;
	ld.local.f32 	%f1701, [%rd41];
	ld.local.f32 	%f1702, [%rd158+-48];
	fma.rn.f32 	%f1821, %f1702, %f1701, %f352;
	add.s32 	%r211, %r260, 1;
	setp.gt.s32	%p268, %r211, %r42;
	@%p268 bra 	BB15_231;

	ld.local.f32 	%f1703, [%rd41+4];
	ld.local.f32 	%f1704, [%rd158+-24];
	fma.rn.f32 	%f1821, %f1704, %f1703, %f1821;
	add.s32 	%r212, %r260, 2;
	setp.gt.s32	%p269, %r212, %r42;
	@%p269 bra 	BB15_231;

	ld.local.f32 	%f1705, [%rd41+8];
	ld.local.f32 	%f1706, [%rd158];
	fma.rn.f32 	%f1821, %f1706, %f1705, %f1821;
	add.s32 	%r213, %r260, 3;
	setp.gt.s32	%p270, %r213, %r42;
	@%p270 bra 	BB15_231;

	ld.local.f32 	%f1707, [%rd41+12];
	ld.local.f32 	%f1708, [%rd158+24];
	fma.rn.f32 	%f1822, %f1708, %f1707, %f1821;
	add.s64 	%rd42, %rd41, 16;
	add.s64 	%rd158, %rd158, 96;
	add.s32 	%r260, %r260, 4;
	setp.le.s32	%p271, %r260, %r42;
	mov.u64 	%rd160, %rd42;
	mov.f32 	%f1821, %f1822;
	@%p271 bra 	BB15_227;

BB15_231:
	ld.local.f32 	%f1710, [%rd36];
	rcp.rn.f32 	%f1711, %f1710;
	ld.local.f32 	%f1712, [%rd38];
	sub.f32 	%f1713, %f1712, %f1821;
	mul.f32 	%f1714, %f1711, %f1713;
	st.local.f32 	[%rd38], %f1714;

BB15_232:
	add.s32 	%r258, %r258, 1;
	setp.lt.s32	%p272, %r258, 6;
	add.s64 	%rd157, %rd157, 1;
	@%p272 bra 	BB15_222;

BB15_233:
	setp.lt.s32	%p273, %r259, 6;
	@%p273 bra 	BB15_208;

	ld.local.f32 	%f358, [%rd70+140];
	mov.u32 	%r261, 0;

BB15_235:
	mul.wide.s32 	%rd109, %r261, 6;
	add.s64 	%rd45, %rd109, 5;
	setp.eq.s32	%p274, %r261, 0;
	selp.f32	%f1715, 0f3F800000, 0f00000000, %p274;
	st.local.f32 	[%rd69], %f1715;
	mov.u32 	%r262, 1;
	mov.u64 	%rd162, 0;

BB15_236:
	shl.b64 	%rd110, %rd162, 2;
	add.s64 	%rd111, %rd110, %rd70;
	add.s64 	%rd163, %rd111, 52;
	add.s32 	%r216, %r262, -1;
	setp.gt.s32	%p275, %r216, -1;
	@%p275 bra 	BB15_238;

	mov.f32 	%f1824, 0f00000000;
	bra.uni 	BB15_243;

BB15_238:
	mov.u32 	%r263, 0;
	mov.f32 	%f1825, 0f00000000;
	mov.u64 	%rd164, %rd69;

BB15_239:
	.pragma "nounroll";
	mov.f32 	%f359, %f1825;
	mov.u64 	%rd50, %rd164;
	ld.local.f32 	%f1717, [%rd50];
	ld.local.f32 	%f1718, [%rd163+-48];
	fma.rn.f32 	%f1824, %f1718, %f1717, %f359;
	add.s32 	%r219, %r263, 1;
	setp.gt.s32	%p276, %r219, %r216;
	@%p276 bra 	BB15_243;

	ld.local.f32 	%f1719, [%rd50+4];
	ld.local.f32 	%f1720, [%rd163+-24];
	fma.rn.f32 	%f1824, %f1720, %f1719, %f1824;
	add.s32 	%r221, %r263, 2;
	setp.gt.s32	%p277, %r221, %r216;
	@%p277 bra 	BB15_243;

	ld.local.f32 	%f1721, [%rd50+8];
	ld.local.f32 	%f1722, [%rd163];
	fma.rn.f32 	%f1824, %f1722, %f1721, %f1824;
	add.s32 	%r223, %r263, 3;
	setp.gt.s32	%p278, %r223, %r216;
	@%p278 bra 	BB15_243;

	ld.local.f32 	%f1723, [%rd50+12];
	ld.local.f32 	%f1724, [%rd163+24];
	fma.rn.f32 	%f1825, %f1724, %f1723, %f1824;
	add.s64 	%rd51, %rd50, 16;
	add.s64 	%rd163, %rd163, 96;
	add.s32 	%r263, %r263, 4;
	setp.le.s32	%p279, %r263, %r216;
	mov.u64 	%rd164, %rd51;
	mov.f32 	%f1824, %f1825;
	@%p279 bra 	BB15_239;

BB15_243:
	setp.eq.s32	%p280, %r262, %r261;
	selp.f32	%f1726, 0f3F800000, 0f00000000, %p280;
	mul.wide.s32 	%rd112, %r262, 4;
	add.s64 	%rd113, %rd69, %rd112;
	sub.f32 	%f1727, %f1726, %f1824;
	st.local.f32 	[%rd113], %f1727;
	add.s32 	%r262, %r262, 1;
	setp.lt.s32	%p281, %r262, 6;
	add.s64 	%rd162, %rd162, 1;
	@%p281 bra 	BB15_236;

	ld.local.f32 	%f1728, [%rd69+20];
	div.rn.f32 	%f1729, %f1728, %f358;
	mul.lo.s32 	%r53, %r261, 6;
	add.s32 	%r226, %r53, 5;
	mul.wide.s32 	%rd115, %r226, 4;
	add.s64 	%rd116, %rd71, %rd115;
	st.local.f32 	[%rd116], %f1729;
	mov.u32 	%r264, 4;
	mov.u64 	%rd165, 0;

BB15_245:
	mov.u32 	%r54, %r264;
	mul.lo.s64 	%rd117, %rd165, -7;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd119, %rd118, %rd70;
	add.s64 	%rd167, %rd119, 136;
	sub.s64 	%rd120, %rd45, %rd165;
	shl.b64 	%rd121, %rd120, 2;
	add.s64 	%rd166, %rd71, %rd121;
	add.s32 	%r265, %r54, 1;
	mov.f32 	%f1826, 0f00000000;
	setp.lt.s32	%p282, %r265, 6;
	@%p282 bra 	BB15_246;
	bra.uni 	BB15_247;

BB15_246:
	ld.local.f32 	%f1732, [%rd166];
	ld.local.f32 	%f1733, [%rd167];
	fma.rn.f32 	%f1826, %f1733, %f1732, %f1826;
	add.s64 	%rd167, %rd167, 24;
	add.s64 	%rd166, %rd166, 4;
	add.s32 	%r265, %r265, 1;
	setp.lt.s32	%p283, %r265, 6;
	@%p283 bra 	BB15_246;

BB15_247:
	mul.lo.s32 	%r227, %r54, 7;
	mul.wide.s32 	%rd122, %r227, 4;
	add.s64 	%rd123, %rd70, %rd122;
	ld.local.f32 	%f1734, [%rd123];
	rcp.rn.f32 	%f1735, %f1734;
	mul.wide.s32 	%rd124, %r54, 4;
	add.s64 	%rd125, %rd69, %rd124;
	ld.local.f32 	%f1736, [%rd125];
	sub.f32 	%f1737, %f1736, %f1826;
	mul.f32 	%f1738, %f1735, %f1737;
	add.s32 	%r228, %r54, %r53;
	mul.wide.s32 	%rd126, %r228, 4;
	add.s64 	%rd127, %rd71, %rd126;
	st.local.f32 	[%rd127], %f1738;
	add.s32 	%r264, %r54, -1;
	add.s64 	%rd165, %rd165, 1;
	setp.gt.s32	%p284, %r54, 0;
	@%p284 bra 	BB15_245;

	add.s32 	%r261, %r261, 1;
	setp.lt.s32	%p285, %r261, 6;
	@%p285 bra 	BB15_235;

	ld.param.u64 	%rd148, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_6];
	ld.param.u64 	%rd147, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_5];
	ld.param.u32 	%r233, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_7];
	ld.param.u64 	%rd146, [_Z23kernel_MLEFit_XYNBSXSY_PKffiiPfS1_S1_i_param_4];
	ld.local.f32 	%f1739, [%rd71];
	ld.local.f32 	%f1740, [%rd71+28];
	ld.local.f32 	%f1741, [%rd71+56];
	ld.local.f32 	%f1742, [%rd71+84];
	ld.local.f32 	%f1743, [%rd71+112];
	ld.local.f32 	%f1744, [%rd71+140];
	cvta.to.global.u64 	%rd128, %rd146;
	mul.wide.s32 	%rd129, %r64, 4;
	add.s64 	%rd130, %rd128, %rd129;
	st.global.f32 	[%rd130], %f1786;
	mul.wide.s32 	%rd131, %r233, 4;
	add.s64 	%rd132, %rd130, %rd131;
	st.global.f32 	[%rd132], %f1787;
	add.s64 	%rd133, %rd132, %rd131;
	st.global.f32 	[%rd133], %f1788;
	add.s64 	%rd134, %rd133, %rd131;
	st.global.f32 	[%rd134], %f1789;
	add.s64 	%rd135, %rd134, %rd131;
	st.global.f32 	[%rd135], %f1796;
	add.s64 	%rd136, %rd135, %rd131;
	st.global.f32 	[%rd136], %f1795;
	cvta.to.global.u64 	%rd137, %rd147;
	add.s64 	%rd138, %rd137, %rd129;
	st.global.f32 	[%rd138], %f1739;
	add.s64 	%rd139, %rd138, %rd131;
	st.global.f32 	[%rd139], %f1740;
	add.s64 	%rd140, %rd139, %rd131;
	st.global.f32 	[%rd140], %f1741;
	add.s64 	%rd141, %rd140, %rd131;
	st.global.f32 	[%rd141], %f1742;
	add.s64 	%rd142, %rd141, %rd131;
	st.global.f32 	[%rd142], %f1743;
	add.s64 	%rd143, %rd142, %rd131;
	st.global.f32 	[%rd143], %f1744;
	cvta.to.global.u64 	%rd144, %rd148;
	add.s64 	%rd145, %rd144, %rd129;
	st.global.f32 	[%rd145], %f1816;

BB15_250:
	ret;

BB15_251:
	ld.local.f32 	%f368, [%rd152];
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd155, %rd155, 24;
	add.s64 	%rd152, %rd152, 4;
	add.s32 	%r254, %r254, 1;
	mov.f32 	%f1813, %f368;
	bra.uni 	BB15_193;
}

.visible .entry _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 4 .b8 	__local_depot16[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<276>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<250>;
	.reg .f32 	%f<1668>;
	.reg .s64 	%rd<145>;


	mov.u64 	%SPL, __local_depot16;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd57, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd58, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd59, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.f32 	%f315, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r56, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r57, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	ld.param.u32 	%r58, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	ld.param.u32 	%r59, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd63, %SPL, 0;
	add.u64 	%rd64, %SPL, 100;
	add.u64 	%rd65, %SPL, 164;
	add.u64 	%rd66, %SPL, 228;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r60, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r60, %r59;
	@%p3 bra 	BB16_237;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd64+63], %rs1;
	st.local.u8 	[%rd64+62], %rs1;
	st.local.u8 	[%rd64+61], %rs1;
	st.local.u8 	[%rd64+60], %rs1;
	st.local.u8 	[%rd64+59], %rs1;
	st.local.u8 	[%rd64+58], %rs1;
	st.local.u8 	[%rd64+57], %rs1;
	st.local.u8 	[%rd64+56], %rs1;
	st.local.u8 	[%rd64+55], %rs1;
	st.local.u8 	[%rd64+54], %rs1;
	st.local.u8 	[%rd64+53], %rs1;
	st.local.u8 	[%rd64+52], %rs1;
	st.local.u8 	[%rd64+51], %rs1;
	st.local.u8 	[%rd64+50], %rs1;
	st.local.u8 	[%rd64+49], %rs1;
	st.local.u8 	[%rd64+48], %rs1;
	st.local.u8 	[%rd64+47], %rs1;
	st.local.u8 	[%rd64+46], %rs1;
	st.local.u8 	[%rd64+45], %rs1;
	st.local.u8 	[%rd64+44], %rs1;
	st.local.u8 	[%rd64+43], %rs1;
	st.local.u8 	[%rd64+42], %rs1;
	st.local.u8 	[%rd64+41], %rs1;
	st.local.u8 	[%rd64+40], %rs1;
	st.local.u8 	[%rd64+39], %rs1;
	st.local.u8 	[%rd64+38], %rs1;
	st.local.u8 	[%rd64+37], %rs1;
	st.local.u8 	[%rd64+36], %rs1;
	st.local.u8 	[%rd64+35], %rs1;
	st.local.u8 	[%rd64+34], %rs1;
	st.local.u8 	[%rd64+33], %rs1;
	st.local.u8 	[%rd64+32], %rs1;
	st.local.u8 	[%rd64+31], %rs1;
	st.local.u8 	[%rd64+30], %rs1;
	st.local.u8 	[%rd64+29], %rs1;
	st.local.u8 	[%rd64+28], %rs1;
	st.local.u8 	[%rd64+27], %rs1;
	st.local.u8 	[%rd64+26], %rs1;
	st.local.u8 	[%rd64+25], %rs1;
	st.local.u8 	[%rd64+24], %rs1;
	st.local.u8 	[%rd64+23], %rs1;
	st.local.u8 	[%rd64+22], %rs1;
	st.local.u8 	[%rd64+21], %rs1;
	st.local.u8 	[%rd64+20], %rs1;
	st.local.u8 	[%rd64+19], %rs1;
	st.local.u8 	[%rd64+18], %rs1;
	st.local.u8 	[%rd64+17], %rs1;
	st.local.u8 	[%rd64+16], %rs1;
	st.local.u8 	[%rd64+15], %rs1;
	st.local.u8 	[%rd64+14], %rs1;
	st.local.u8 	[%rd64+13], %rs1;
	st.local.u8 	[%rd64+12], %rs1;
	st.local.u8 	[%rd64+11], %rs1;
	st.local.u8 	[%rd64+10], %rs1;
	st.local.u8 	[%rd64+9], %rs1;
	st.local.u8 	[%rd64+8], %rs1;
	st.local.u8 	[%rd64+7], %rs1;
	st.local.u8 	[%rd64+6], %rs1;
	st.local.u8 	[%rd64+5], %rs1;
	st.local.u8 	[%rd64+4], %rs1;
	st.local.u8 	[%rd64+3], %rs1;
	st.local.u8 	[%rd64+2], %rs1;
	st.local.u8 	[%rd64+1], %rs1;
	st.local.u8 	[%rd64], %rs1;
	st.local.u8 	[%rd65+63], %rs1;
	st.local.u8 	[%rd65+62], %rs1;
	st.local.u8 	[%rd65+61], %rs1;
	st.local.u8 	[%rd65+60], %rs1;
	st.local.u8 	[%rd65+59], %rs1;
	st.local.u8 	[%rd65+58], %rs1;
	st.local.u8 	[%rd65+57], %rs1;
	st.local.u8 	[%rd65+56], %rs1;
	st.local.u8 	[%rd65+55], %rs1;
	st.local.u8 	[%rd65+54], %rs1;
	st.local.u8 	[%rd65+53], %rs1;
	st.local.u8 	[%rd65+52], %rs1;
	st.local.u8 	[%rd65+51], %rs1;
	st.local.u8 	[%rd65+50], %rs1;
	st.local.u8 	[%rd65+49], %rs1;
	st.local.u8 	[%rd65+48], %rs1;
	st.local.u8 	[%rd65+47], %rs1;
	st.local.u8 	[%rd65+46], %rs1;
	st.local.u8 	[%rd65+45], %rs1;
	st.local.u8 	[%rd65+44], %rs1;
	st.local.u8 	[%rd65+43], %rs1;
	st.local.u8 	[%rd65+42], %rs1;
	st.local.u8 	[%rd65+41], %rs1;
	st.local.u8 	[%rd65+40], %rs1;
	st.local.u8 	[%rd65+39], %rs1;
	st.local.u8 	[%rd65+38], %rs1;
	st.local.u8 	[%rd65+37], %rs1;
	st.local.u8 	[%rd65+36], %rs1;
	st.local.u8 	[%rd65+35], %rs1;
	st.local.u8 	[%rd65+34], %rs1;
	st.local.u8 	[%rd65+33], %rs1;
	st.local.u8 	[%rd65+32], %rs1;
	st.local.u8 	[%rd65+31], %rs1;
	st.local.u8 	[%rd65+30], %rs1;
	st.local.u8 	[%rd65+29], %rs1;
	st.local.u8 	[%rd65+28], %rs1;
	st.local.u8 	[%rd65+27], %rs1;
	st.local.u8 	[%rd65+26], %rs1;
	st.local.u8 	[%rd65+25], %rs1;
	st.local.u8 	[%rd65+24], %rs1;
	st.local.u8 	[%rd65+23], %rs1;
	st.local.u8 	[%rd65+22], %rs1;
	st.local.u8 	[%rd65+21], %rs1;
	st.local.u8 	[%rd65+20], %rs1;
	st.local.u8 	[%rd65+19], %rs1;
	st.local.u8 	[%rd65+18], %rs1;
	st.local.u8 	[%rd65+17], %rs1;
	st.local.u8 	[%rd65+16], %rs1;
	st.local.u8 	[%rd65+15], %rs1;
	st.local.u8 	[%rd65+14], %rs1;
	st.local.u8 	[%rd65+13], %rs1;
	st.local.u8 	[%rd65+12], %rs1;
	st.local.u8 	[%rd65+11], %rs1;
	st.local.u8 	[%rd65+10], %rs1;
	st.local.u8 	[%rd65+9], %rs1;
	st.local.u8 	[%rd65+8], %rs1;
	st.local.u8 	[%rd65+7], %rs1;
	st.local.u8 	[%rd65+6], %rs1;
	st.local.u8 	[%rd65+5], %rs1;
	st.local.u8 	[%rd65+4], %rs1;
	st.local.u8 	[%rd65+3], %rs1;
	st.local.u8 	[%rd65+2], %rs1;
	st.local.u8 	[%rd65+1], %rs1;
	st.local.u8 	[%rd65], %rs1;
	mad.lo.s32 	%r61, %r2, %r1, %r3;
	mul.lo.s32 	%r62, %r56, %r56;
	mul.lo.s32 	%r63, %r62, %r61;
	cvt.s64.s32	%rd6, %r63;
	mov.f32 	%f1613, 0f00000000;
	setp.gt.s32	%p4, %r56, 0;
	@%p4 bra 	BB16_3;

	mov.f32 	%f1612, %f1613;
	mov.f32 	%f1611, %f1613;
	bra.uni 	BB16_7;

BB16_3:
	mov.f32 	%f1612, %f1613;
	mov.f32 	%f1611, %f1613;
	mov.u32 	%r64, 0;
	mov.u32 	%r222, %r64;

BB16_4:
	cvt.rn.f32.s32	%f4, %r222;
	mov.u32 	%r221, %r64;

BB16_5:
	mov.u32 	%r5, %r221;
	mad.lo.s32 	%r66, %r5, %r56, %r222;
	cvt.s64.s32	%rd67, %r66;
	add.s64 	%rd68, %rd67, %rd6;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd1, %rd69;
	ld.global.f32 	%f322, [%rd70];
	fma.rn.f32 	%f1613, %f322, %f4, %f1613;
	cvt.rn.f32.s32	%f323, %r5;
	fma.rn.f32 	%f1612, %f322, %f323, %f1612;
	add.f32 	%f1611, %f1611, %f322;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p5, %r6, %r56;
	mov.u32 	%r221, %r6;
	@%p5 bra 	BB16_5;

	add.s32 	%r222, %r222, 1;
	setp.lt.s32	%p6, %r222, %r56;
	@%p6 bra 	BB16_4;

BB16_7:
	div.rn.f32 	%f1640, %f1613, %f1611;
	div.rn.f32 	%f1641, %f1612, %f1611;
	mov.f32 	%f324, 0f3F000000;
	div.rn.f32 	%f325, %f324, %f315;
	div.rn.f32 	%f16, %f325, %f315;
	@%p4 bra 	BB16_9;

	mov.f32 	%f1616, 0f00000000;
	mov.f32 	%f1643, 0f51BA43B7;
	bra.uni 	BB16_17;

BB16_9:
	mul.wide.s32 	%rd71, %r63, 4;
	add.s64 	%rd7, %rd1, %rd71;
	mov.f32 	%f1616, 0f00000000;
	mov.u32 	%r67, 0;
	mov.f32 	%f1643, 0f51BA43B7;
	mov.u32 	%r231, %r67;

BB16_10:
	mov.u32 	%r230, %r67;

BB16_11:
	mov.u32 	%r226, %r230;
	mov.u32 	%r9, %r226;
	mov.f32 	%f1615, 0f00000000;
	mov.f32 	%f1614, %f1615;
	mov.u32 	%r229, %r67;

BB16_12:
	mul.lo.s32 	%r74, %r56, %r229;
	mul.wide.s32 	%rd72, %r74, 4;
	add.s64 	%rd131, %rd7, %rd72;
	sub.s32 	%r75, %r229, %r231;
	cvt.rn.f32.s32	%f332, %r75;
	mul.f32 	%f333, %f332, %f332;
	neg.f32 	%f334, %f333;
	mul.f32 	%f23, %f16, %f334;
	mul.f32 	%f335, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f336, %f335;
	mov.f32 	%f337, 0fBF317200;
	fma.rn.f32 	%f338, %f336, %f337, %f23;
	mov.f32 	%f339, 0fB5BFBE8E;
	fma.rn.f32 	%f340, %f336, %f339, %f338;
	mul.f32 	%f24, %f340, 0f3FB8AA3B;
	add.f32 	%f341, %f336, 0f00000000;
	ex2.approx.f32 	%f25, %f341;
	mov.u32 	%r227, %r67;
	mov.u32 	%r228, %r9;

BB16_13:
	mov.u32 	%r11, %r228;
	mov.u32 	%r12, %r227;
	// inline asm
	ex2.approx.ftz.f32 %f342,%f24;
	// inline asm
	cvt.rn.f32.s32	%f346, %r11;
	mul.f32 	%f347, %f346, %f346;
	mul.f32 	%f348, %f342, %f25;
	setp.lt.f32	%p8, %f23, 0fC2D20000;
	selp.f32	%f349, 0f00000000, %f348, %p8;
	setp.gt.f32	%p9, %f23, 0f42D20000;
	selp.f32	%f350, 0f7F800000, %f349, %p9;
	neg.f32 	%f351, %f347;
	mul.f32 	%f352, %f16, %f351;
	mul.f32 	%f353, %f352, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f354, %f353;
	fma.rn.f32 	%f356, %f354, %f337, %f352;
	fma.rn.f32 	%f358, %f354, %f339, %f356;
	mul.f32 	%f345, %f358, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f344,%f345;
	// inline asm
	add.f32 	%f359, %f354, 0f00000000;
	ex2.approx.f32 	%f360, %f359;
	mul.f32 	%f361, %f344, %f360;
	setp.lt.f32	%p10, %f352, 0fC2D20000;
	selp.f32	%f362, 0f00000000, %f361, %p10;
	setp.gt.f32	%p11, %f352, 0f42D20000;
	selp.f32	%f363, 0f7F800000, %f362, %p11;
	mul.f32 	%f364, %f350, %f363;
	ld.global.f32 	%f365, [%rd131];
	fma.rn.f32 	%f1615, %f364, %f365, %f1615;
	add.f32 	%f1614, %f1614, %f364;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd131, %rd131, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p12, %r14, %r56;
	mov.u32 	%r227, %r14;
	mov.u32 	%r228, %r13;
	@%p12 bra 	BB16_13;

	add.s32 	%r229, %r229, 1;
	setp.lt.s32	%p13, %r229, %r56;
	@%p13 bra 	BB16_12;

	div.rn.f32 	%f366, %f1615, %f1614;
	max.f32 	%f1616, %f1616, %f366;
	min.f32 	%f1643, %f1643, %f366;
	add.s32 	%r230, %r9, 1;
	setp.lt.s32	%p14, %r230, %r56;
	@%p14 bra 	BB16_11;

	add.s32 	%r231, %r231, 1;
	setp.lt.s32	%p15, %r231, %r56;
	@%p15 bra 	BB16_10;

BB16_17:
	sub.f32 	%f368, %f1616, %f1643;
	add.f32 	%f369, %f368, %f368;
	add.f32 	%f370, %f369, %f369;
	mul.f32 	%f371, %f370, 0f40490FD8;
	mul.f32 	%f372, %f371, %f315;
	mul.f32 	%f373, %f372, %f315;
	mov.f32 	%f374, 0f00000000;
	max.f32 	%f1642, %f374, %f373;
	setp.lt.s32	%p16, %r58, 1;
	@%p16 bra 	BB16_106;

	add.u64 	%rd73, %SP, 244;
	cvta.to.local.u64 	%rd11, %rd73;
	cvt.rn.f32.s32	%f35, %r57;
	add.s64 	%rd12, %rd73, 4;
	mul.f32 	%f376, %f315, %f315;
	mul.f32 	%f377, %f315, 0f3F800000;
	mul.f32 	%f36, %f377, %f376;
	mov.u32 	%r232, 0;
	cvta.to.global.u64 	%rd74, %rd58;
	cvta.to.global.u64 	%rd82, %rd59;

BB16_19:
	@%p4 bra 	BB16_21;

	mov.f32 	%f1639, 0f00000000;
	mov.f32 	%f1638, %f1639;
	mov.f32 	%f1637, %f1639;
	mov.f32 	%f1636, %f1639;
	mov.f32 	%f1635, %f1639;
	mov.f32 	%f1634, %f1639;
	mov.f32 	%f1633, %f1639;
	mov.f32 	%f1632, %f1639;
	bra.uni 	BB16_105;

BB16_21:
	div.rn.f32 	%f394, %f1642, 0fC0206C98;
	div.rn.f32 	%f43, %f394, %f315;
	div.rn.f32 	%f44, %f394, %f36;
	mov.u32 	%r233, 0;
	mov.f32 	%f1639, 0f00000000;
	mov.f32 	%f1638, %f1639;
	mov.f32 	%f1637, %f1639;
	mov.f32 	%f1636, %f1639;
	mov.f32 	%f1635, %f1639;
	mov.f32 	%f1634, %f1639;
	mov.f32 	%f1633, %f1639;
	mov.f32 	%f1632, %f1639;

BB16_22:
	mov.u32 	%r234, 0;
	cvt.rn.f32.s32	%f54, %r233;
	sub.f32 	%f55, %f54, %f1640;
	add.f32 	%f395, %f55, 0f3F800000;
	mov.f32 	%f396, 0f3F800000;
	sqrt.rn.f32 	%f56, %f16;
	mul.f32 	%f57, %f395, %f56;
	abs.f32 	%f58, %f57;
	mul.f32 	%f60, %f55, %f56;
	abs.f32 	%f61, %f60;
	shl.b32 	%r83, %r61, 1;
	mul.wide.s32 	%rd75, %r83, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.f32 	%f63, [%rd76+4];
	ld.global.f32 	%f64, [%rd76];
	add.f32 	%f397, %f54, 0f3F800000;
	sub.f32 	%f65, %f397, %f1640;
	div.rn.f32 	%f66, %f65, %f315;
	cvt.rzi.f32.f32	%f398, %f396;
	add.f32 	%f399, %f398, %f398;
	mov.f32 	%f400, 0f40000000;
	sub.f32 	%f401, %f400, %f399;
	abs.f32 	%f67, %f401;
	div.rn.f32 	%f68, %f55, %f315;

BB16_23:
	setp.ltu.f32	%p18, %f58, 0f3F800000;
	@%p18 bra 	BB16_25;

	setp.ltu.f32	%p19, %f58, 0f407AD445;
	mov.f32 	%f404, 0f3A03BB71;
	mov.f32 	%f405, 0fB7B730FB;
	fma.rn.f32 	%f406, %f405, %f58, %f404;
	mov.f32 	%f407, 0fBBACA3B3;
	fma.rn.f32 	%f408, %f406, %f58, %f407;
	mov.f32 	%f409, 0f3D0A7445;
	fma.rn.f32 	%f410, %f408, %f58, %f409;
	mov.f32 	%f411, 0fBE1B3B75;
	fma.rn.f32 	%f412, %f410, %f58, %f411;
	mov.f32 	%f413, 0fBF6B385A;
	fma.rn.f32 	%f414, %f412, %f58, %f413;
	mov.f32 	%f415, 0fBFD0316E;
	fma.rn.f32 	%f416, %f414, %f58, %f415;
	mov.f32 	%f417, 0fBA031CCE;
	fma.rn.f32 	%f403, %f416, %f58, %f417;
	// inline asm
	ex2.approx.ftz.f32 %f402,%f403;
	// inline asm
	sub.f32 	%f419, %f396, %f402;
	mov.b32 	 %r84, %f419;
	selp.b32	%r85, %r84, 1065353216, %p19;
	mov.b32 	 %r86, %f57;
	and.b32  	%r87, %r86, -2147483648;
	or.b32  	%r88, %r85, %r87;
	mov.b32 	 %f1618, %r88;
	bra.uni 	BB16_26;

BB16_25:
	mul.f32 	%f1609, %f57, %f57;
	mov.f32 	%f420, 0f3BA0C9F8;
	mov.f32 	%f421, 0fBA1268FB;
	fma.rn.f32 	%f422, %f421, %f1609, %f420;
	mov.f32 	%f423, 0fBCDABFD4;
	fma.rn.f32 	%f424, %f422, %f1609, %f423;
	mov.f32 	%f425, 0f3DE70331;
	fma.rn.f32 	%f426, %f424, %f1609, %f425;
	mov.f32 	%f427, 0fBEC09330;
	fma.rn.f32 	%f428, %f426, %f1609, %f427;
	mov.f32 	%f429, 0f3F906EBA;
	fma.rn.f32 	%f430, %f428, %f1609, %f429;
	mul.f32 	%f1618, %f430, %f57;

BB16_26:
	setp.ltu.f32	%p20, %f61, 0f3F800000;
	@%p20 bra 	BB16_28;

	setp.ltu.f32	%p21, %f61, 0f407AD445;
	mov.f32 	%f433, 0f3A03BB71;
	mov.f32 	%f434, 0fB7B730FB;
	fma.rn.f32 	%f435, %f434, %f61, %f433;
	mov.f32 	%f436, 0fBBACA3B3;
	fma.rn.f32 	%f437, %f435, %f61, %f436;
	mov.f32 	%f438, 0f3D0A7445;
	fma.rn.f32 	%f439, %f437, %f61, %f438;
	mov.f32 	%f440, 0fBE1B3B75;
	fma.rn.f32 	%f441, %f439, %f61, %f440;
	mov.f32 	%f442, 0fBF6B385A;
	fma.rn.f32 	%f443, %f441, %f61, %f442;
	mov.f32 	%f444, 0fBFD0316E;
	fma.rn.f32 	%f445, %f443, %f61, %f444;
	mov.f32 	%f446, 0fBA031CCE;
	fma.rn.f32 	%f432, %f445, %f61, %f446;
	// inline asm
	ex2.approx.ftz.f32 %f431,%f432;
	// inline asm
	sub.f32 	%f448, %f396, %f431;
	mov.b32 	 %r89, %f448;
	selp.b32	%r90, %r89, 1065353216, %p21;
	mov.b32 	 %r91, %f60;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r90, %r92;
	mov.b32 	 %f1619, %r93;
	bra.uni 	BB16_29;

BB16_28:
	mul.f32 	%f1608, %f60, %f60;
	mov.f32 	%f449, 0f3BA0C9F8;
	mov.f32 	%f450, 0fBA1268FB;
	fma.rn.f32 	%f451, %f450, %f1608, %f449;
	mov.f32 	%f452, 0fBCDABFD4;
	fma.rn.f32 	%f453, %f451, %f1608, %f452;
	mov.f32 	%f454, 0f3DE70331;
	fma.rn.f32 	%f455, %f453, %f1608, %f454;
	mov.f32 	%f456, 0fBEC09330;
	fma.rn.f32 	%f457, %f455, %f1608, %f456;
	mov.f32 	%f458, 0f3F906EBA;
	fma.rn.f32 	%f459, %f457, %f1608, %f458;
	mul.f32 	%f1619, %f459, %f60;

BB16_29:
	sqrt.rn.f32 	%f1603, %f16;
	sub.f32 	%f460, %f1618, %f1619;
	mul.f32 	%f84, %f460, 0f3F000000;
	cvt.rn.f32.s32	%f85, %r234;
	sub.f32 	%f86, %f85, %f1641;
	add.f32 	%f461, %f86, 0f3F800000;
	mul.f32 	%f87, %f461, %f1603;
	abs.f32 	%f88, %f87;
	setp.ltu.f32	%p22, %f88, 0f3F800000;
	@%p22 bra 	BB16_31;

	mov.f32 	%f464, 0f3A03BB71;
	mov.f32 	%f465, 0fB7B730FB;
	fma.rn.f32 	%f466, %f465, %f88, %f464;
	mov.f32 	%f467, 0fBBACA3B3;
	fma.rn.f32 	%f468, %f466, %f88, %f467;
	mov.f32 	%f469, 0f3D0A7445;
	fma.rn.f32 	%f470, %f468, %f88, %f469;
	mov.f32 	%f471, 0fBE1B3B75;
	fma.rn.f32 	%f472, %f470, %f88, %f471;
	mov.f32 	%f473, 0fBF6B385A;
	fma.rn.f32 	%f474, %f472, %f88, %f473;
	mov.f32 	%f475, 0fBFD0316E;
	fma.rn.f32 	%f476, %f474, %f88, %f475;
	mov.f32 	%f477, 0fBA031CCE;
	fma.rn.f32 	%f463, %f476, %f88, %f477;
	// inline asm
	ex2.approx.ftz.f32 %f462,%f463;
	// inline asm
	sub.f32 	%f479, %f396, %f462;
	mov.b32 	 %r94, %f479;
	setp.ltu.f32	%p23, %f88, 0f407AD445;
	selp.b32	%r95, %r94, 1065353216, %p23;
	mov.b32 	 %r96, %f87;
	and.b32  	%r97, %r96, -2147483648;
	or.b32  	%r98, %r95, %r97;
	mov.b32 	 %f1620, %r98;
	bra.uni 	BB16_32;

BB16_31:
	mul.f32 	%f480, %f87, %f87;
	mov.f32 	%f481, 0f3BA0C9F8;
	mov.f32 	%f482, 0fBA1268FB;
	fma.rn.f32 	%f483, %f482, %f480, %f481;
	mov.f32 	%f484, 0fBCDABFD4;
	fma.rn.f32 	%f485, %f483, %f480, %f484;
	mov.f32 	%f486, 0f3DE70331;
	fma.rn.f32 	%f487, %f485, %f480, %f486;
	mov.f32 	%f488, 0fBEC09330;
	fma.rn.f32 	%f489, %f487, %f480, %f488;
	mov.f32 	%f490, 0f3F906EBA;
	fma.rn.f32 	%f491, %f489, %f480, %f490;
	mul.f32 	%f1620, %f491, %f87;

BB16_32:
	sqrt.rn.f32 	%f1604, %f16;
	mul.f32 	%f92, %f86, %f1604;
	abs.f32 	%f93, %f92;
	setp.ltu.f32	%p24, %f93, 0f3F800000;
	@%p24 bra 	BB16_34;

	mov.f32 	%f494, 0f3A03BB71;
	mov.f32 	%f495, 0fB7B730FB;
	fma.rn.f32 	%f496, %f495, %f93, %f494;
	mov.f32 	%f497, 0fBBACA3B3;
	fma.rn.f32 	%f498, %f496, %f93, %f497;
	mov.f32 	%f499, 0f3D0A7445;
	fma.rn.f32 	%f500, %f498, %f93, %f499;
	mov.f32 	%f501, 0fBE1B3B75;
	fma.rn.f32 	%f502, %f500, %f93, %f501;
	mov.f32 	%f503, 0fBF6B385A;
	fma.rn.f32 	%f504, %f502, %f93, %f503;
	mov.f32 	%f505, 0fBFD0316E;
	fma.rn.f32 	%f506, %f504, %f93, %f505;
	mov.f32 	%f507, 0fBA031CCE;
	fma.rn.f32 	%f493, %f506, %f93, %f507;
	// inline asm
	ex2.approx.ftz.f32 %f492,%f493;
	// inline asm
	sub.f32 	%f509, %f396, %f492;
	mov.b32 	 %r99, %f509;
	setp.ltu.f32	%p25, %f93, 0f407AD445;
	selp.b32	%r100, %r99, 1065353216, %p25;
	mov.b32 	 %r101, %f92;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r100, %r102;
	mov.b32 	 %f1621, %r103;
	bra.uni 	BB16_35;

BB16_34:
	mul.f32 	%f510, %f92, %f92;
	mov.f32 	%f511, 0f3BA0C9F8;
	mov.f32 	%f512, 0fBA1268FB;
	fma.rn.f32 	%f513, %f512, %f510, %f511;
	mov.f32 	%f514, 0fBCDABFD4;
	fma.rn.f32 	%f515, %f513, %f510, %f514;
	mov.f32 	%f516, 0f3DE70331;
	fma.rn.f32 	%f517, %f515, %f510, %f516;
	mov.f32 	%f518, 0fBEC09330;
	fma.rn.f32 	%f519, %f517, %f510, %f518;
	mov.f32 	%f520, 0f3F906EBA;
	fma.rn.f32 	%f521, %f519, %f510, %f520;
	mul.f32 	%f1621, %f521, %f92;

BB16_35:
	cvt.rn.f32.s32	%f1605, %r233;
	sub.f32 	%f522, %f1620, %f1621;
	mul.f32 	%f97, %f522, 0f3F000000;
	mul.f32 	%f523, %f1642, %f84;
	fma.rn.f32 	%f98, %f523, %f97, %f1643;
	mad.lo.s32 	%r104, %r234, %r56, %r233;
	cvt.s64.s32	%rd77, %r104;
	add.s64 	%rd78, %rd77, %rd6;
	shl.b64 	%rd80, %rd78, 2;
	add.s64 	%rd81, %rd1, %rd80;
	ld.global.f32 	%f99, [%rd81];
	add.f32 	%f524, %f63, %f85;
	fma.rn.f32 	%f525, %f524, %f35, %f64;
	add.f32 	%f526, %f525, %f1605;
	cvt.rzi.s32.f32	%r105, %f526;
	mul.wide.s32 	%rd83, %r105, 4;
	add.s64 	%rd84, %rd82, %rd83;
	ld.global.f32 	%f1644, [%rd84];
	setp.neu.f32	%p26, %f66, 0f3F800000;
	@%p26 bra 	BB16_37;

	mov.f32 	%f1623, 0f3F800000;
	bra.uni 	BB16_48;

BB16_37:
	abs.f32 	%f101, %f66;
	setp.gtu.f32	%p27, %f101, 0f7F800000;
	add.f32 	%f1623, %f66, 0f40000000;
	@%p27 bra 	BB16_48;

	abs.f32 	%f103, %f400;
	setp.gtu.f32	%p28, %f103, 0f7F800000;
	add.f32 	%f1623, %f66, 0f40000000;
	@%p28 bra 	BB16_48;

	setp.eq.f32	%p29, %f103, 0f7F800000;
	@%p29 bra 	BB16_47;

	setp.eq.f32	%p30, %f66, 0f00000000;
	setp.eq.f32	%p31, %f101, 0f7F800000;
	or.pred  	%p32, %p31, %p30;
	setp.eq.f32	%p33, %f67, 0f3F800000;
	setp.lt.f32	%p34, %f66, 0f00000000;
	and.pred  	%p35, %p34, %p33;
	selp.f32	%f528, 0fFF800000, 0f7F800000, %p35;
	add.f32 	%f529, %f66, %f66;
	selp.f32	%f530, %f529, 0f00000000, %p33;
	selp.f32	%f1623, %f528, %f530, %p31;
	@%p32 bra 	BB16_48;

	setp.geu.f32	%p36, %f66, 0f00000000;
	@%p36 bra 	BB16_44;

	cvt.rzi.f32.f32	%f532, %f400;
	setp.eq.f32	%p37, %f532, 0f40000000;
	@%p37 bra 	BB16_44;

	mov.f32 	%f1623, 0f7FFFFFFF;
	bra.uni 	BB16_48;

BB16_44:
	setp.lt.f32	%p38, %f101, 0f00800000;
	selp.f32	%f537, 0fC3170000, 0fC2FE0000, %p38;
	mul.f32 	%f538, %f101, 0f4B800000;
	selp.f32	%f539, %f538, %f101, %p38;
	mov.b32 	 %r106, %f539;
	and.b32  	%r107, %r106, 8388607;
	or.b32  	%r108, %r107, 1065353216;
	mov.b32 	 %f540, %r108;
	shr.u32 	%r109, %r106, 23;
	cvt.rn.f32.u32	%f541, %r109;
	add.f32 	%f542, %f537, %f541;
	setp.gt.f32	%p39, %f540, 0f3FB504F3;
	mul.f32 	%f543, %f540, 0f3F000000;
	add.f32 	%f544, %f542, 0f3F800000;
	selp.f32	%f545, %f543, %f540, %p39;
	selp.f32	%f546, %f544, %f542, %p39;
	add.f32 	%f547, %f545, 0fBF800000;
	add.f32 	%f534, %f545, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f533,%f534;
	// inline asm
	add.f32 	%f548, %f547, %f547;
	mul.f32 	%f549, %f548, %f533;
	mul.f32 	%f550, %f549, %f549;
	mov.f32 	%f551, 0f3C4CAF63;
	mov.f32 	%f552, 0f3B18F0FE;
	fma.rn.f32 	%f553, %f552, %f550, %f551;
	mov.f32 	%f554, 0f3DAAAABD;
	fma.rn.f32 	%f555, %f553, %f550, %f554;
	mul.rn.f32 	%f556, %f555, %f550;
	mul.rn.f32 	%f557, %f556, %f549;
	sub.f32 	%f558, %f547, %f549;
	add.f32 	%f559, %f558, %f558;
	neg.f32 	%f560, %f549;
	fma.rn.f32 	%f561, %f560, %f547, %f559;
	mul.rn.f32 	%f562, %f533, %f561;
	add.f32 	%f563, %f549, %f557;
	sub.f32 	%f564, %f549, %f563;
	add.f32 	%f565, %f564, %f557;
	add.f32 	%f566, %f565, %f562;
	add.f32 	%f567, %f563, %f566;
	sub.f32 	%f568, %f563, %f567;
	add.f32 	%f569, %f568, %f566;
	mov.f32 	%f570, 0f3F317200;
	mul.rn.f32 	%f571, %f546, %f570;
	mov.f32 	%f572, 0f35BFBE8E;
	mul.rn.f32 	%f573, %f546, %f572;
	add.f32 	%f574, %f571, %f567;
	sub.f32 	%f575, %f571, %f574;
	add.f32 	%f576, %f575, %f567;
	add.f32 	%f577, %f576, %f569;
	add.f32 	%f578, %f577, %f573;
	add.f32 	%f579, %f574, %f578;
	sub.f32 	%f580, %f574, %f579;
	add.f32 	%f581, %f580, %f578;
	setp.gt.f32	%p40, %f103, 0f77F684DF;
	selp.f32	%f582, 0f39800000, 0f40000000, %p40;
	mul.rn.f32 	%f583, %f582, %f579;
	neg.f32 	%f584, %f583;
	fma.rn.f32 	%f585, %f582, %f579, %f584;
	fma.rn.f32 	%f586, %f582, %f581, %f585;
	mov.f32 	%f587, 0f00000000;
	fma.rn.f32 	%f588, %f587, %f579, %f586;
	add.rn.f32 	%f589, %f583, %f588;
	neg.f32 	%f590, %f589;
	add.rn.f32 	%f591, %f583, %f590;
	add.rn.f32 	%f592, %f591, %f588;
	mov.b32 	 %r110, %f589;
	setp.eq.s32	%p41, %r110, 1118925336;
	add.s32 	%r111, %r110, -1;
	mov.b32 	 %f593, %r111;
	add.f32 	%f594, %f592, 0f37000000;
	selp.f32	%f106, %f594, %f592, %p41;
	selp.f32	%f595, %f593, %f589, %p41;
	mul.f32 	%f596, %f595, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f597, %f596;
	mov.f32 	%f598, 0fBF317200;
	fma.rn.f32 	%f599, %f597, %f598, %f595;
	mov.f32 	%f600, 0fB5BFBE8E;
	fma.rn.f32 	%f601, %f597, %f600, %f599;
	mul.f32 	%f536, %f601, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f535,%f536;
	// inline asm
	add.f32 	%f602, %f597, 0f00000000;
	ex2.approx.f32 	%f603, %f602;
	mul.f32 	%f604, %f535, %f603;
	setp.lt.f32	%p42, %f595, 0fC2D20000;
	selp.f32	%f605, 0f00000000, %f604, %p42;
	setp.gt.f32	%p43, %f595, 0f42D20000;
	selp.f32	%f1622, 0f7F800000, %f605, %p43;
	setp.eq.f32	%p44, %f1622, 0f7F800000;
	@%p44 bra 	BB16_46;

	fma.rn.f32 	%f1622, %f1622, %f106, %f1622;

BB16_46:
	mov.b32 	 %r112, %f1622;
	xor.b32  	%r113, %r112, -2147483648;
	mov.b32 	 %f606, %r113;
	selp.f32	%f1623, %f606, %f1622, %p35;
	bra.uni 	BB16_48;

BB16_47:
	setp.eq.f32	%p48, %f66, 0fBF800000;
	setp.gt.f32	%p49, %f101, 0f3F800000;
	selp.f32	%f608, 0f7F800000, 0f00000000, %p49;
	selp.f32	%f1623, 0f3F800000, %f608, %p48;

BB16_48:
	mul.f32 	%f612, %f1623, 0fBF000000;
	mul.f32 	%f613, %f612, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f614, %f613;
	mov.f32 	%f615, 0fBF317200;
	fma.rn.f32 	%f616, %f614, %f615, %f612;
	mov.f32 	%f617, 0fB5BFBE8E;
	fma.rn.f32 	%f618, %f614, %f617, %f616;
	mul.f32 	%f611, %f618, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f610,%f611;
	// inline asm
	add.f32 	%f619, %f614, 0f00000000;
	ex2.approx.f32 	%f620, %f619;
	mul.f32 	%f621, %f610, %f620;
	setp.lt.f32	%p50, %f612, 0fC2D20000;
	selp.f32	%f622, 0f00000000, %f621, %p50;
	setp.gt.f32	%p51, %f612, 0f42D20000;
	selp.f32	%f113, 0f7F800000, %f622, %p51;
	setp.neu.f32	%p52, %f68, 0f3F800000;
	@%p52 bra 	BB16_50;

	mov.f32 	%f1625, 0f3F800000;
	bra.uni 	BB16_61;

BB16_50:
	abs.f32 	%f114, %f68;
	setp.gtu.f32	%p53, %f114, 0f7F800000;
	add.f32 	%f1625, %f68, 0f40000000;
	@%p53 bra 	BB16_61;

	abs.f32 	%f116, %f400;
	setp.gtu.f32	%p54, %f116, 0f7F800000;
	add.f32 	%f1625, %f68, 0f40000000;
	@%p54 bra 	BB16_61;

	setp.eq.f32	%p55, %f116, 0f7F800000;
	@%p55 bra 	BB16_60;

	setp.eq.f32	%p56, %f68, 0f00000000;
	setp.eq.f32	%p57, %f114, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	setp.eq.f32	%p59, %f67, 0f3F800000;
	setp.lt.f32	%p60, %f68, 0f00000000;
	and.pred  	%p61, %p60, %p59;
	selp.f32	%f624, 0fFF800000, 0f7F800000, %p61;
	add.f32 	%f625, %f68, %f68;
	selp.f32	%f626, %f625, 0f00000000, %p59;
	selp.f32	%f1625, %f624, %f626, %p57;
	@%p58 bra 	BB16_61;

	setp.geu.f32	%p62, %f68, 0f00000000;
	@%p62 bra 	BB16_57;

	cvt.rzi.f32.f32	%f628, %f400;
	setp.eq.f32	%p63, %f628, 0f40000000;
	@%p63 bra 	BB16_57;

	mov.f32 	%f1625, 0f7FFFFFFF;
	bra.uni 	BB16_61;

BB16_57:
	setp.lt.f32	%p64, %f114, 0f00800000;
	selp.f32	%f633, 0fC3170000, 0fC2FE0000, %p64;
	mul.f32 	%f634, %f114, 0f4B800000;
	selp.f32	%f635, %f634, %f114, %p64;
	mov.b32 	 %r114, %f635;
	and.b32  	%r115, %r114, 8388607;
	or.b32  	%r116, %r115, 1065353216;
	mov.b32 	 %f636, %r116;
	shr.u32 	%r117, %r114, 23;
	cvt.rn.f32.u32	%f637, %r117;
	add.f32 	%f638, %f633, %f637;
	setp.gt.f32	%p65, %f636, 0f3FB504F3;
	mul.f32 	%f639, %f636, 0f3F000000;
	add.f32 	%f640, %f638, 0f3F800000;
	selp.f32	%f641, %f639, %f636, %p65;
	selp.f32	%f642, %f640, %f638, %p65;
	add.f32 	%f643, %f641, 0fBF800000;
	add.f32 	%f630, %f641, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// inline asm
	add.f32 	%f644, %f643, %f643;
	mul.f32 	%f645, %f644, %f629;
	mul.f32 	%f646, %f645, %f645;
	mov.f32 	%f647, 0f3C4CAF63;
	mov.f32 	%f648, 0f3B18F0FE;
	fma.rn.f32 	%f649, %f648, %f646, %f647;
	mov.f32 	%f650, 0f3DAAAABD;
	fma.rn.f32 	%f651, %f649, %f646, %f650;
	mul.rn.f32 	%f652, %f651, %f646;
	mul.rn.f32 	%f653, %f652, %f645;
	sub.f32 	%f654, %f643, %f645;
	add.f32 	%f655, %f654, %f654;
	neg.f32 	%f656, %f645;
	fma.rn.f32 	%f657, %f656, %f643, %f655;
	mul.rn.f32 	%f658, %f629, %f657;
	add.f32 	%f659, %f645, %f653;
	sub.f32 	%f660, %f645, %f659;
	add.f32 	%f661, %f660, %f653;
	add.f32 	%f662, %f661, %f658;
	add.f32 	%f663, %f659, %f662;
	sub.f32 	%f664, %f659, %f663;
	add.f32 	%f665, %f664, %f662;
	mov.f32 	%f666, 0f3F317200;
	mul.rn.f32 	%f667, %f642, %f666;
	mov.f32 	%f668, 0f35BFBE8E;
	mul.rn.f32 	%f669, %f642, %f668;
	add.f32 	%f670, %f667, %f663;
	sub.f32 	%f671, %f667, %f670;
	add.f32 	%f672, %f671, %f663;
	add.f32 	%f673, %f672, %f665;
	add.f32 	%f674, %f673, %f669;
	add.f32 	%f675, %f670, %f674;
	sub.f32 	%f676, %f670, %f675;
	add.f32 	%f677, %f676, %f674;
	setp.gt.f32	%p66, %f116, 0f77F684DF;
	selp.f32	%f678, 0f39800000, 0f40000000, %p66;
	mul.rn.f32 	%f679, %f678, %f675;
	neg.f32 	%f680, %f679;
	fma.rn.f32 	%f681, %f678, %f675, %f680;
	fma.rn.f32 	%f682, %f678, %f677, %f681;
	mov.f32 	%f683, 0f00000000;
	fma.rn.f32 	%f684, %f683, %f675, %f682;
	add.rn.f32 	%f685, %f679, %f684;
	neg.f32 	%f686, %f685;
	add.rn.f32 	%f687, %f679, %f686;
	add.rn.f32 	%f688, %f687, %f684;
	mov.b32 	 %r118, %f685;
	setp.eq.s32	%p67, %r118, 1118925336;
	add.s32 	%r119, %r118, -1;
	mov.b32 	 %f689, %r119;
	add.f32 	%f690, %f688, 0f37000000;
	selp.f32	%f119, %f690, %f688, %p67;
	selp.f32	%f691, %f689, %f685, %p67;
	mul.f32 	%f692, %f691, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f693, %f692;
	fma.rn.f32 	%f695, %f693, %f615, %f691;
	fma.rn.f32 	%f697, %f693, %f617, %f695;
	mul.f32 	%f632, %f697, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f631,%f632;
	// inline asm
	add.f32 	%f698, %f693, 0f00000000;
	ex2.approx.f32 	%f699, %f698;
	mul.f32 	%f700, %f631, %f699;
	setp.lt.f32	%p68, %f691, 0fC2D20000;
	selp.f32	%f701, 0f00000000, %f700, %p68;
	setp.gt.f32	%p69, %f691, 0f42D20000;
	selp.f32	%f1624, 0f7F800000, %f701, %p69;
	setp.eq.f32	%p70, %f1624, 0f7F800000;
	@%p70 bra 	BB16_59;

	fma.rn.f32 	%f1624, %f1624, %f119, %f1624;

BB16_59:
	mov.b32 	 %r120, %f1624;
	xor.b32  	%r121, %r120, -2147483648;
	mov.b32 	 %f702, %r121;
	selp.f32	%f1625, %f702, %f1624, %p61;
	bra.uni 	BB16_61;

BB16_60:
	setp.eq.f32	%p74, %f68, 0fBF800000;
	setp.gt.f32	%p75, %f114, 0f3F800000;
	selp.f32	%f704, 0f7F800000, 0f00000000, %p75;
	selp.f32	%f1625, 0f3F800000, %f704, %p74;

BB16_61:
	cvt.rn.f32.s32	%f1610, %r234;
	cvt.rn.f32.s32	%f1607, %r233;
	sub.f32 	%f1606, %f1607, %f1640;
	mul.f32 	%f708, %f1625, 0fBF000000;
	mul.f32 	%f709, %f708, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f710, %f709;
	fma.rn.f32 	%f712, %f710, %f615, %f708;
	fma.rn.f32 	%f714, %f710, %f617, %f712;
	mul.f32 	%f707, %f714, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f706,%f707;
	// inline asm
	add.f32 	%f715, %f710, 0f00000000;
	ex2.approx.f32 	%f716, %f715;
	mul.f32 	%f717, %f706, %f716;
	setp.lt.f32	%p76, %f708, 0fC2D20000;
	selp.f32	%f718, 0f00000000, %f717, %p76;
	setp.gt.f32	%p77, %f708, 0f42D20000;
	selp.f32	%f719, 0f7F800000, %f718, %p77;
	sub.f32 	%f720, %f113, %f719;
	mul.f32 	%f721, %f43, %f720;
	mul.f32 	%f126, %f721, %f97;
	mul.f32 	%f722, %f1606, %f719;
	mul.f32 	%f723, %f65, %f113;
	sub.f32 	%f724, %f723, %f722;
	mul.f32 	%f725, %f44, %f724;
	mul.f32 	%f127, %f725, %f97;
	add.f32 	%f726, %f1610, 0f3F800000;
	sub.f32 	%f128, %f726, %f1641;
	div.rn.f32 	%f129, %f128, %f315;
	setp.neu.f32	%p78, %f129, 0f3F800000;
	@%p78 bra 	BB16_63;

	mov.f32 	%f1627, 0f3F800000;
	bra.uni 	BB16_78;

BB16_63:
	abs.f32 	%f130, %f129;
	setp.gtu.f32	%p79, %f130, 0f7F800000;
	@%p79 bra 	BB16_77;

	abs.f32 	%f131, %f400;
	setp.gtu.f32	%p80, %f131, 0f7F800000;
	@%p80 bra 	BB16_77;

	setp.eq.f32	%p81, %f131, 0f7F800000;
	@%p81 bra 	BB16_76;

	setp.eq.f32	%p82, %f130, 0f7F800000;
	@%p82 bra 	BB16_75;

	setp.eq.f32	%p83, %f129, 0f00000000;
	@%p83 bra 	BB16_74;

	setp.geu.f32	%p84, %f129, 0f00000000;
	@%p84 bra 	BB16_71;

	cvt.rzi.f32.f32	%f729, %f400;
	setp.eq.f32	%p85, %f729, 0f40000000;
	@%p85 bra 	BB16_71;

	mov.f32 	%f1627, 0f7FFFFFFF;
	bra.uni 	BB16_78;

BB16_71:
	setp.lt.f32	%p86, %f130, 0f00800000;
	selp.f32	%f734, 0fC3170000, 0fC2FE0000, %p86;
	mul.f32 	%f735, %f130, 0f4B800000;
	selp.f32	%f736, %f735, %f130, %p86;
	mov.b32 	 %r122, %f736;
	and.b32  	%r123, %r122, 8388607;
	or.b32  	%r124, %r123, 1065353216;
	mov.b32 	 %f737, %r124;
	shr.u32 	%r125, %r122, 23;
	cvt.rn.f32.u32	%f738, %r125;
	add.f32 	%f739, %f734, %f738;
	setp.gt.f32	%p87, %f737, 0f3FB504F3;
	mul.f32 	%f740, %f737, 0f3F000000;
	add.f32 	%f741, %f739, 0f3F800000;
	selp.f32	%f742, %f740, %f737, %p87;
	selp.f32	%f743, %f741, %f739, %p87;
	add.f32 	%f744, %f742, 0fBF800000;
	add.f32 	%f731, %f742, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f730,%f731;
	// inline asm
	add.f32 	%f745, %f744, %f744;
	mul.f32 	%f746, %f745, %f730;
	mul.f32 	%f747, %f746, %f746;
	mov.f32 	%f748, 0f3C4CAF63;
	mov.f32 	%f749, 0f3B18F0FE;
	fma.rn.f32 	%f750, %f749, %f747, %f748;
	mov.f32 	%f751, 0f3DAAAABD;
	fma.rn.f32 	%f752, %f750, %f747, %f751;
	mul.rn.f32 	%f753, %f752, %f747;
	mul.rn.f32 	%f754, %f753, %f746;
	sub.f32 	%f755, %f744, %f746;
	add.f32 	%f756, %f755, %f755;
	neg.f32 	%f757, %f746;
	fma.rn.f32 	%f758, %f757, %f744, %f756;
	mul.rn.f32 	%f759, %f730, %f758;
	add.f32 	%f760, %f746, %f754;
	sub.f32 	%f761, %f746, %f760;
	add.f32 	%f762, %f761, %f754;
	add.f32 	%f763, %f762, %f759;
	add.f32 	%f764, %f760, %f763;
	sub.f32 	%f765, %f760, %f764;
	add.f32 	%f766, %f765, %f763;
	mov.f32 	%f767, 0f3F317200;
	mul.rn.f32 	%f768, %f743, %f767;
	mov.f32 	%f769, 0f35BFBE8E;
	mul.rn.f32 	%f770, %f743, %f769;
	add.f32 	%f771, %f768, %f764;
	sub.f32 	%f772, %f768, %f771;
	add.f32 	%f773, %f772, %f764;
	add.f32 	%f774, %f773, %f766;
	add.f32 	%f775, %f774, %f770;
	add.f32 	%f776, %f771, %f775;
	sub.f32 	%f777, %f771, %f776;
	add.f32 	%f778, %f777, %f775;
	setp.gt.f32	%p88, %f131, 0f77F684DF;
	selp.f32	%f779, 0f39800000, 0f40000000, %p88;
	mul.rn.f32 	%f780, %f779, %f776;
	neg.f32 	%f781, %f780;
	fma.rn.f32 	%f782, %f779, %f776, %f781;
	fma.rn.f32 	%f783, %f779, %f778, %f782;
	mov.f32 	%f784, 0f00000000;
	fma.rn.f32 	%f785, %f784, %f776, %f783;
	add.rn.f32 	%f786, %f780, %f785;
	neg.f32 	%f787, %f786;
	add.rn.f32 	%f788, %f780, %f787;
	add.rn.f32 	%f789, %f788, %f785;
	mov.b32 	 %r126, %f786;
	setp.eq.s32	%p89, %r126, 1118925336;
	add.s32 	%r127, %r126, -1;
	mov.b32 	 %f790, %r127;
	add.f32 	%f791, %f789, 0f37000000;
	selp.f32	%f132, %f791, %f789, %p89;
	selp.f32	%f792, %f790, %f786, %p89;
	mul.f32 	%f793, %f792, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f794, %f793;
	fma.rn.f32 	%f796, %f794, %f615, %f792;
	fma.rn.f32 	%f798, %f794, %f617, %f796;
	mul.f32 	%f733, %f798, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f732,%f733;
	// inline asm
	add.f32 	%f799, %f794, 0f00000000;
	ex2.approx.f32 	%f800, %f799;
	mul.f32 	%f801, %f732, %f800;
	setp.lt.f32	%p90, %f792, 0fC2D20000;
	selp.f32	%f802, 0f00000000, %f801, %p90;
	setp.gt.f32	%p91, %f792, 0f42D20000;
	selp.f32	%f1626, 0f7F800000, %f802, %p91;
	setp.eq.f32	%p92, %f1626, 0f7F800000;
	@%p92 bra 	BB16_73;

	fma.rn.f32 	%f1626, %f1626, %f132, %f1626;

BB16_73:
	setp.eq.f32	%p93, %f67, 0f3F800000;
	setp.lt.f32	%p94, %f129, 0f00000000;
	and.pred  	%p95, %p94, %p93;
	mov.b32 	 %r128, %f1626;
	xor.b32  	%r129, %r128, -2147483648;
	mov.b32 	 %f803, %r129;
	selp.f32	%f1627, %f803, %f1626, %p95;
	bra.uni 	BB16_78;

BB16_74:
	setp.eq.f32	%p96, %f67, 0f3F800000;
	add.f32 	%f805, %f129, %f129;
	selp.f32	%f1627, %f805, 0f00000000, %p96;
	bra.uni 	BB16_78;

BB16_75:
	setp.eq.f32	%p97, %f67, 0f3F800000;
	setp.lt.f32	%p98, %f129, 0f00000000;
	and.pred  	%p99, %p98, %p97;
	selp.f32	%f1627, 0fFF800000, 0f7F800000, %p99;
	bra.uni 	BB16_78;

BB16_76:
	setp.gt.f32	%p100, %f130, 0f3F800000;
	selp.f32	%f806, 0f7F800000, 0f00000000, %p100;
	setp.eq.f32	%p101, %f129, 0fBF800000;
	selp.f32	%f1627, 0f3F800000, %f806, %p101;
	bra.uni 	BB16_78;

BB16_77:
	add.f32 	%f1627, %f129, 0f40000000;

BB16_78:
	mul.f32 	%f810, %f1627, 0fBF000000;
	mul.f32 	%f811, %f810, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f812, %f811;
	fma.rn.f32 	%f814, %f812, %f615, %f810;
	fma.rn.f32 	%f816, %f812, %f617, %f814;
	mul.f32 	%f809, %f816, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f808,%f809;
	// inline asm
	add.f32 	%f817, %f812, 0f00000000;
	ex2.approx.f32 	%f818, %f817;
	mul.f32 	%f819, %f808, %f818;
	setp.lt.f32	%p102, %f810, 0fC2D20000;
	selp.f32	%f820, 0f00000000, %f819, %p102;
	setp.gt.f32	%p103, %f810, 0f42D20000;
	selp.f32	%f142, 0f7F800000, %f820, %p103;
	div.rn.f32 	%f143, %f86, %f315;
	setp.neu.f32	%p104, %f143, 0f3F800000;
	@%p104 bra 	BB16_80;

	mov.f32 	%f1629, %f396;
	bra.uni 	BB16_95;

BB16_80:
	abs.f32 	%f144, %f143;
	setp.gtu.f32	%p105, %f144, 0f7F800000;
	@%p105 bra 	BB16_94;

	abs.f32 	%f145, %f400;
	setp.gtu.f32	%p106, %f145, 0f7F800000;
	@%p106 bra 	BB16_94;

	setp.eq.f32	%p107, %f145, 0f7F800000;
	@%p107 bra 	BB16_93;

	setp.eq.f32	%p108, %f144, 0f7F800000;
	@%p108 bra 	BB16_92;

	setp.eq.f32	%p109, %f143, 0f00000000;
	@%p109 bra 	BB16_91;

	setp.geu.f32	%p110, %f143, 0f00000000;
	@%p110 bra 	BB16_88;

	cvt.rzi.f32.f32	%f823, %f400;
	setp.eq.f32	%p111, %f823, 0f40000000;
	@%p111 bra 	BB16_88;

	mov.f32 	%f898, 0f7FFFFFFF;
	mov.f32 	%f1629, %f898;
	bra.uni 	BB16_95;

BB16_88:
	setp.lt.f32	%p112, %f144, 0f00800000;
	selp.f32	%f828, 0fC3170000, 0fC2FE0000, %p112;
	mul.f32 	%f829, %f144, 0f4B800000;
	selp.f32	%f830, %f829, %f144, %p112;
	mov.b32 	 %r130, %f830;
	and.b32  	%r131, %r130, 8388607;
	or.b32  	%r132, %r131, 1065353216;
	mov.b32 	 %f831, %r132;
	shr.u32 	%r133, %r130, 23;
	cvt.rn.f32.u32	%f832, %r133;
	add.f32 	%f833, %f828, %f832;
	setp.gt.f32	%p113, %f831, 0f3FB504F3;
	mul.f32 	%f834, %f831, 0f3F000000;
	add.f32 	%f835, %f833, 0f3F800000;
	selp.f32	%f836, %f834, %f831, %p113;
	selp.f32	%f837, %f835, %f833, %p113;
	add.f32 	%f838, %f836, 0fBF800000;
	add.f32 	%f825, %f836, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f824,%f825;
	// inline asm
	add.f32 	%f839, %f838, %f838;
	mul.f32 	%f840, %f839, %f824;
	mul.f32 	%f841, %f840, %f840;
	mov.f32 	%f842, 0f3C4CAF63;
	mov.f32 	%f843, 0f3B18F0FE;
	fma.rn.f32 	%f844, %f843, %f841, %f842;
	mov.f32 	%f845, 0f3DAAAABD;
	fma.rn.f32 	%f846, %f844, %f841, %f845;
	mul.rn.f32 	%f847, %f846, %f841;
	mul.rn.f32 	%f848, %f847, %f840;
	sub.f32 	%f849, %f838, %f840;
	add.f32 	%f850, %f849, %f849;
	neg.f32 	%f851, %f840;
	fma.rn.f32 	%f852, %f851, %f838, %f850;
	mul.rn.f32 	%f853, %f824, %f852;
	add.f32 	%f854, %f840, %f848;
	sub.f32 	%f855, %f840, %f854;
	add.f32 	%f856, %f855, %f848;
	add.f32 	%f857, %f856, %f853;
	add.f32 	%f858, %f854, %f857;
	sub.f32 	%f859, %f854, %f858;
	add.f32 	%f860, %f859, %f857;
	mov.f32 	%f861, 0f3F317200;
	mul.rn.f32 	%f862, %f837, %f861;
	mov.f32 	%f863, 0f35BFBE8E;
	mul.rn.f32 	%f864, %f837, %f863;
	add.f32 	%f865, %f862, %f858;
	sub.f32 	%f866, %f862, %f865;
	add.f32 	%f867, %f866, %f858;
	add.f32 	%f868, %f867, %f860;
	add.f32 	%f869, %f868, %f864;
	add.f32 	%f870, %f865, %f869;
	sub.f32 	%f871, %f865, %f870;
	add.f32 	%f872, %f871, %f869;
	setp.gt.f32	%p114, %f145, 0f77F684DF;
	selp.f32	%f873, 0f39800000, 0f40000000, %p114;
	mul.rn.f32 	%f874, %f873, %f870;
	neg.f32 	%f875, %f874;
	fma.rn.f32 	%f876, %f873, %f870, %f875;
	fma.rn.f32 	%f877, %f873, %f872, %f876;
	mov.f32 	%f878, 0f00000000;
	fma.rn.f32 	%f879, %f878, %f870, %f877;
	add.rn.f32 	%f880, %f874, %f879;
	neg.f32 	%f881, %f880;
	add.rn.f32 	%f882, %f874, %f881;
	add.rn.f32 	%f883, %f882, %f879;
	mov.b32 	 %r134, %f880;
	setp.eq.s32	%p115, %r134, 1118925336;
	add.s32 	%r135, %r134, -1;
	mov.b32 	 %f884, %r135;
	add.f32 	%f885, %f883, 0f37000000;
	selp.f32	%f146, %f885, %f883, %p115;
	selp.f32	%f886, %f884, %f880, %p115;
	mul.f32 	%f887, %f886, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f888, %f887;
	fma.rn.f32 	%f890, %f888, %f615, %f886;
	fma.rn.f32 	%f892, %f888, %f617, %f890;
	mul.f32 	%f827, %f892, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f826,%f827;
	// inline asm
	add.f32 	%f893, %f888, 0f00000000;
	ex2.approx.f32 	%f894, %f893;
	mul.f32 	%f895, %f826, %f894;
	setp.lt.f32	%p116, %f886, 0fC2D20000;
	selp.f32	%f896, 0f00000000, %f895, %p116;
	setp.gt.f32	%p117, %f886, 0f42D20000;
	selp.f32	%f1628, 0f7F800000, %f896, %p117;
	setp.eq.f32	%p118, %f1628, 0f7F800000;
	@%p118 bra 	BB16_90;

	fma.rn.f32 	%f1628, %f1628, %f146, %f1628;

BB16_90:
	setp.eq.f32	%p119, %f67, 0f3F800000;
	setp.lt.f32	%p120, %f143, 0f00000000;
	and.pred  	%p121, %p120, %p119;
	mov.b32 	 %r136, %f1628;
	xor.b32  	%r137, %r136, -2147483648;
	mov.b32 	 %f897, %r137;
	selp.f32	%f150, %f897, %f1628, %p121;
	mov.f32 	%f1629, %f150;
	bra.uni 	BB16_95;

BB16_91:
	setp.eq.f32	%p122, %f67, 0f3F800000;
	add.f32 	%f899, %f143, %f143;
	selp.f32	%f151, %f899, 0f00000000, %p122;
	mov.f32 	%f1629, %f151;
	bra.uni 	BB16_95;

BB16_92:
	setp.eq.f32	%p123, %f67, 0f3F800000;
	setp.lt.f32	%p124, %f143, 0f00000000;
	and.pred  	%p125, %p124, %p123;
	selp.f32	%f152, 0fFF800000, 0f7F800000, %p125;
	mov.f32 	%f1629, %f152;
	bra.uni 	BB16_95;

BB16_93:
	setp.gt.f32	%p126, %f144, 0f3F800000;
	selp.f32	%f900, 0f7F800000, 0f00000000, %p126;
	setp.eq.f32	%p127, %f143, 0fBF800000;
	selp.f32	%f153, 0f3F800000, %f900, %p127;
	mov.f32 	%f1629, %f153;
	bra.uni 	BB16_95;

BB16_94:
	add.f32 	%f154, %f143, 0f40000000;
	mov.f32 	%f1629, %f154;

BB16_95:
	mov.f32 	%f155, %f1629;
	mul.f32 	%f904, %f155, 0fBF000000;
	mul.f32 	%f905, %f904, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f906, %f905;
	fma.rn.f32 	%f908, %f906, %f615, %f904;
	fma.rn.f32 	%f910, %f906, %f617, %f908;
	mul.f32 	%f903, %f910, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f902,%f903;
	// inline asm
	add.f32 	%f911, %f906, 0f00000000;
	ex2.approx.f32 	%f912, %f911;
	mul.f32 	%f913, %f902, %f912;
	setp.lt.f32	%p128, %f904, 0fC2D20000;
	selp.f32	%f914, 0f00000000, %f913, %p128;
	setp.gt.f32	%p129, %f904, 0f42D20000;
	selp.f32	%f156, 0f7F800000, %f914, %p129;
	sub.f32 	%f915, %f142, %f156;
	mul.f32 	%f916, %f43, %f915;
	mul.f32 	%f157, %f916, %f84;
	setp.eq.s64	%p130, %rd12, 0;
	@%p130 bra 	BB16_97;

	mul.f32 	%f917, %f128, %f142;
	mul.f32 	%f918, %f86, %f156;
	sub.f32 	%f919, %f917, %f918;
	mul.f32 	%f920, %f44, %f919;
	mul.f32 	%f1617, %f920, %f84;
	st.local.f32 	[%rd11+4], %f1617;

BB16_97:
	mul.f32 	%f160, %f84, %f97;
	setp.gt.f32	%p131, %f98, 0f3C23D70A;
	@%p131 bra 	BB16_99;

	mov.f32 	%f1630, 0f00000000;
	bra.uni 	BB16_100;

BB16_99:
	sub.f32 	%f922, %f99, %f98;
	add.f32 	%f923, %f98, %f1644;
	div.rn.f32 	%f1630, %f922, %f923;

BB16_100:
	@%p131 bra 	BB16_102;

	mov.f32 	%f1631, 0f00000000;
	bra.uni 	BB16_103;

BB16_102:
	add.f32 	%f925, %f98, %f1644;
	mul.f32 	%f926, %f925, %f925;
	mul.f32 	%f927, %f926, 0f3F800000;
	add.f32 	%f928, %f99, %f1644;
	div.rn.f32 	%f1631, %f928, %f927;

BB16_103:
	mov.f32 	%f929, 0f47C35000;
	min.f32 	%f930, %f1630, %f929;
	fma.rn.f32 	%f1639, %f126, %f930, %f1639;
	mul.f32 	%f931, %f126, %f126;
	mul.f32 	%f932, %f931, 0f3F800000;
	mul.f32 	%f933, %f127, %f930;
	min.f32 	%f934, %f1631, %f929;
	mul.f32 	%f935, %f932, %f934;
	sub.f32 	%f936, %f933, %f935;
	add.f32 	%f1635, %f1635, %f936;
	fma.rn.f32 	%f1638, %f157, %f930, %f1638;
	mul.f32 	%f937, %f157, %f157;
	mul.f32 	%f938, %f937, 0f3F800000;
	mul.f32 	%f939, %f1617, %f930;
	mul.f32 	%f940, %f938, %f934;
	sub.f32 	%f941, %f939, %f940;
	add.f32 	%f1634, %f1634, %f941;
	fma.rn.f32 	%f1637, %f160, %f930, %f1637;
	mul.f32 	%f942, %f160, %f160;
	mul.f32 	%f943, %f942, 0f3F800000;
	mul.f32 	%f944, %f930, 0f00000000;
	mul.f32 	%f945, %f943, %f934;
	sub.f32 	%f946, %f944, %f945;
	add.f32 	%f1633, %f1633, %f946;
	fma.rn.f32 	%f1636, %f930, 0f3F800000, %f1636;
	mul.f32 	%f947, %f934, 0f3F800000;
	sub.f32 	%f948, %f944, %f947;
	add.f32 	%f1632, %f1632, %f948;
	add.s32 	%r234, %r234, 1;
	setp.lt.s32	%p133, %r234, %r56;
	@%p133 bra 	BB16_23;

	st.local.f32 	[%rd11], %f127;
	mov.u32 	%r138, 0;
	st.local.u32 	[%rd11+12], %r138;
	st.local.u32 	[%rd11+8], %r138;
	st.local.f32 	[%rd66], %f126;
	st.local.f32 	[%rd66+4], %f157;
	mov.u32 	%r139, 1065353216;
	st.local.u32 	[%rd66+12], %r139;
	st.local.f32 	[%rd66+8], %f160;
	add.s32 	%r233, %r233, 1;
	setp.lt.s32	%p134, %r233, %r56;
	@%p134 bra 	BB16_22;

BB16_105:
	div.rn.f32 	%f949, %f1639, %f1635;
	mov.f32 	%f950, 0fBF800000;
	max.f32 	%f951, %f949, %f950;
	mov.f32 	%f952, 0f3F800000;
	min.f32 	%f953, %f951, %f952;
	sub.f32 	%f1640, %f1640, %f953;
	div.rn.f32 	%f954, %f1638, %f1634;
	max.f32 	%f955, %f954, %f950;
	min.f32 	%f956, %f955, %f952;
	sub.f32 	%f1641, %f1641, %f956;
	neg.f32 	%f957, %f1642;
	div.rn.f32 	%f958, %f1637, %f1633;
	max.f32 	%f959, %f958, %f957;
	min.f32 	%f960, %f959, %f1642;
	sub.f32 	%f961, %f1642, %f960;
	neg.f32 	%f962, %f1643;
	div.rn.f32 	%f963, %f1636, %f1632;
	max.f32 	%f964, %f963, %f962;
	min.f32 	%f965, %f964, %f1643;
	sub.f32 	%f966, %f1643, %f965;
	max.f32 	%f1642, %f961, %f952;
	mov.f32 	%f967, 0f3C23D70A;
	max.f32 	%f1643, %f966, %f967;
	add.s32 	%r232, %r232, 1;
	setp.lt.s32	%p135, %r232, %r58;
	@%p135 bra 	BB16_19;

BB16_106:
	@%p4 bra 	BB16_108;

	mov.f32 	%f1663, 0f00000000;
	bra.uni 	BB16_200;

BB16_108:
	div.rn.f32 	%f970, %f1642, 0fC0206C98;
	div.rn.f32 	%f192, %f970, %f315;
	add.s64 	%rd15, %rd66, 4;
	mov.u32 	%r140, 0;
	mov.f32 	%f1663, 0f00000000;
	mov.u32 	%r237, %r140;

BB16_109:
	cvt.rn.f32.s32	%f971, %r237;
	sub.f32 	%f972, %f971, %f1640;
	add.f32 	%f973, %f972, 0f3F800000;
	mov.f32 	%f974, 0f3F800000;
	sqrt.rn.f32 	%f194, %f16;
	mul.f32 	%f195, %f973, %f194;
	abs.f32 	%f196, %f195;
	mul.f32 	%f197, %f195, %f195;
	mul.f32 	%f198, %f972, %f194;
	abs.f32 	%f199, %f198;
	mul.f32 	%f200, %f198, %f198;
	add.f32 	%f975, %f971, 0f3F800000;
	sub.f32 	%f976, %f975, %f1640;
	div.rn.f32 	%f201, %f976, %f315;
	cvt.rzi.f32.f32	%f977, %f974;
	add.f32 	%f978, %f977, %f977;
	mov.f32 	%f979, 0f40000000;
	sub.f32 	%f980, %f979, %f978;
	abs.f32 	%f202, %f980;
	setp.eq.f32	%p137, %f202, 0f3F800000;
	div.rn.f32 	%f203, %f972, %f315;
	add.f32 	%f204, %f203, 0f40000000;
	setp.lt.f32	%p138, %f203, 0f00000000;
	and.pred  	%p1, %p138, %p137;
	selp.f32	%f205, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f981, %f203, %f203;
	selp.f32	%f206, %f981, 0f00000000, %p137;
	add.f32 	%f207, %f201, 0f40000000;
	setp.lt.f32	%p139, %f201, 0f00000000;
	and.pred  	%p2, %p139, %p137;
	selp.f32	%f208, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f982, %f201, %f201;
	selp.f32	%f209, %f982, 0f00000000, %p137;
	mov.b32 	 %r142, %f198;
	and.b32  	%r25, %r142, -2147483648;
	mov.b32 	 %r143, %f195;
	and.b32  	%r26, %r143, -2147483648;
	mov.u32 	%r236, %r140;

BB16_110:
	mov.u32 	%r27, %r236;
	setp.ltu.f32	%p140, %f196, 0f3F800000;
	@%p140 bra 	BB16_112;

	setp.ltu.f32	%p141, %f196, 0f407AD445;
	mov.f32 	%f985, 0f3A03BB71;
	mov.f32 	%f986, 0fB7B730FB;
	fma.rn.f32 	%f987, %f986, %f196, %f985;
	mov.f32 	%f988, 0fBBACA3B3;
	fma.rn.f32 	%f989, %f987, %f196, %f988;
	mov.f32 	%f990, 0f3D0A7445;
	fma.rn.f32 	%f991, %f989, %f196, %f990;
	mov.f32 	%f992, 0fBE1B3B75;
	fma.rn.f32 	%f993, %f991, %f196, %f992;
	mov.f32 	%f994, 0fBF6B385A;
	fma.rn.f32 	%f995, %f993, %f196, %f994;
	mov.f32 	%f996, 0fBFD0316E;
	fma.rn.f32 	%f997, %f995, %f196, %f996;
	mov.f32 	%f998, 0fBA031CCE;
	fma.rn.f32 	%f984, %f997, %f196, %f998;
	// inline asm
	ex2.approx.ftz.f32 %f983,%f984;
	// inline asm
	sub.f32 	%f1000, %f974, %f983;
	mov.b32 	 %r144, %f1000;
	selp.b32	%r145, %r144, 1065353216, %p141;
	or.b32  	%r146, %r145, %r26;
	mov.b32 	 %f1645, %r146;
	bra.uni 	BB16_113;

BB16_112:
	mov.f32 	%f1001, 0f3BA0C9F8;
	mov.f32 	%f1002, 0fBA1268FB;
	fma.rn.f32 	%f1003, %f1002, %f197, %f1001;
	mov.f32 	%f1004, 0fBCDABFD4;
	fma.rn.f32 	%f1005, %f1003, %f197, %f1004;
	mov.f32 	%f1006, 0f3DE70331;
	fma.rn.f32 	%f1007, %f1005, %f197, %f1006;
	mov.f32 	%f1008, 0fBEC09330;
	fma.rn.f32 	%f1009, %f1007, %f197, %f1008;
	mov.f32 	%f1010, 0f3F906EBA;
	fma.rn.f32 	%f1011, %f1009, %f197, %f1010;
	mul.f32 	%f1645, %f1011, %f195;

BB16_113:
	setp.ltu.f32	%p142, %f199, 0f3F800000;
	@%p142 bra 	BB16_115;

	setp.ltu.f32	%p143, %f199, 0f407AD445;
	mov.f32 	%f1014, 0f3A03BB71;
	mov.f32 	%f1015, 0fB7B730FB;
	fma.rn.f32 	%f1016, %f1015, %f199, %f1014;
	mov.f32 	%f1017, 0fBBACA3B3;
	fma.rn.f32 	%f1018, %f1016, %f199, %f1017;
	mov.f32 	%f1019, 0f3D0A7445;
	fma.rn.f32 	%f1020, %f1018, %f199, %f1019;
	mov.f32 	%f1021, 0fBE1B3B75;
	fma.rn.f32 	%f1022, %f1020, %f199, %f1021;
	mov.f32 	%f1023, 0fBF6B385A;
	fma.rn.f32 	%f1024, %f1022, %f199, %f1023;
	mov.f32 	%f1025, 0fBFD0316E;
	fma.rn.f32 	%f1026, %f1024, %f199, %f1025;
	mov.f32 	%f1027, 0fBA031CCE;
	fma.rn.f32 	%f1013, %f1026, %f199, %f1027;
	// inline asm
	ex2.approx.ftz.f32 %f1012,%f1013;
	// inline asm
	sub.f32 	%f1029, %f974, %f1012;
	mov.b32 	 %r147, %f1029;
	selp.b32	%r148, %r147, 1065353216, %p143;
	or.b32  	%r149, %r148, %r25;
	mov.b32 	 %f1646, %r149;
	bra.uni 	BB16_116;

BB16_115:
	mov.f32 	%f1030, 0f3BA0C9F8;
	mov.f32 	%f1031, 0fBA1268FB;
	fma.rn.f32 	%f1032, %f1031, %f200, %f1030;
	mov.f32 	%f1033, 0fBCDABFD4;
	fma.rn.f32 	%f1034, %f1032, %f200, %f1033;
	mov.f32 	%f1035, 0f3DE70331;
	fma.rn.f32 	%f1036, %f1034, %f200, %f1035;
	mov.f32 	%f1037, 0fBEC09330;
	fma.rn.f32 	%f1038, %f1036, %f200, %f1037;
	mov.f32 	%f1039, 0f3F906EBA;
	fma.rn.f32 	%f1040, %f1038, %f200, %f1039;
	mul.f32 	%f1646, %f1040, %f198;

BB16_116:
	sub.f32 	%f1041, %f1645, %f1646;
	mul.f32 	%f217, %f1041, 0f3F000000;
	cvt.rn.f32.s32	%f218, %r27;
	sub.f32 	%f219, %f218, %f1641;
	add.f32 	%f1042, %f219, 0f3F800000;
	mul.f32 	%f220, %f1042, %f194;
	abs.f32 	%f221, %f220;
	setp.ltu.f32	%p144, %f221, 0f3F800000;
	@%p144 bra 	BB16_118;

	mov.f32 	%f1045, 0f3A03BB71;
	mov.f32 	%f1046, 0fB7B730FB;
	fma.rn.f32 	%f1047, %f1046, %f221, %f1045;
	mov.f32 	%f1048, 0fBBACA3B3;
	fma.rn.f32 	%f1049, %f1047, %f221, %f1048;
	mov.f32 	%f1050, 0f3D0A7445;
	fma.rn.f32 	%f1051, %f1049, %f221, %f1050;
	mov.f32 	%f1052, 0fBE1B3B75;
	fma.rn.f32 	%f1053, %f1051, %f221, %f1052;
	mov.f32 	%f1054, 0fBF6B385A;
	fma.rn.f32 	%f1055, %f1053, %f221, %f1054;
	mov.f32 	%f1056, 0fBFD0316E;
	fma.rn.f32 	%f1057, %f1055, %f221, %f1056;
	mov.f32 	%f1058, 0fBA031CCE;
	fma.rn.f32 	%f1044, %f1057, %f221, %f1058;
	// inline asm
	ex2.approx.ftz.f32 %f1043,%f1044;
	// inline asm
	sub.f32 	%f1060, %f974, %f1043;
	mov.b32 	 %r150, %f1060;
	setp.ltu.f32	%p145, %f221, 0f407AD445;
	selp.b32	%r151, %r150, 1065353216, %p145;
	mov.b32 	 %r152, %f220;
	and.b32  	%r153, %r152, -2147483648;
	or.b32  	%r154, %r151, %r153;
	mov.b32 	 %f1647, %r154;
	bra.uni 	BB16_119;

BB16_118:
	mul.f32 	%f1061, %f220, %f220;
	mov.f32 	%f1062, 0f3BA0C9F8;
	mov.f32 	%f1063, 0fBA1268FB;
	fma.rn.f32 	%f1064, %f1063, %f1061, %f1062;
	mov.f32 	%f1065, 0fBCDABFD4;
	fma.rn.f32 	%f1066, %f1064, %f1061, %f1065;
	mov.f32 	%f1067, 0f3DE70331;
	fma.rn.f32 	%f1068, %f1066, %f1061, %f1067;
	mov.f32 	%f1069, 0fBEC09330;
	fma.rn.f32 	%f1070, %f1068, %f1061, %f1069;
	mov.f32 	%f1071, 0f3F906EBA;
	fma.rn.f32 	%f1072, %f1070, %f1061, %f1071;
	mul.f32 	%f1647, %f1072, %f220;

BB16_119:
	mul.f32 	%f225, %f219, %f194;
	abs.f32 	%f226, %f225;
	setp.ltu.f32	%p146, %f226, 0f3F800000;
	@%p146 bra 	BB16_121;

	mov.f32 	%f1075, 0f3A03BB71;
	mov.f32 	%f1076, 0fB7B730FB;
	fma.rn.f32 	%f1077, %f1076, %f226, %f1075;
	mov.f32 	%f1078, 0fBBACA3B3;
	fma.rn.f32 	%f1079, %f1077, %f226, %f1078;
	mov.f32 	%f1080, 0f3D0A7445;
	fma.rn.f32 	%f1081, %f1079, %f226, %f1080;
	mov.f32 	%f1082, 0fBE1B3B75;
	fma.rn.f32 	%f1083, %f1081, %f226, %f1082;
	mov.f32 	%f1084, 0fBF6B385A;
	fma.rn.f32 	%f1085, %f1083, %f226, %f1084;
	mov.f32 	%f1086, 0fBFD0316E;
	fma.rn.f32 	%f1087, %f1085, %f226, %f1086;
	mov.f32 	%f1088, 0fBA031CCE;
	fma.rn.f32 	%f1074, %f1087, %f226, %f1088;
	// inline asm
	ex2.approx.ftz.f32 %f1073,%f1074;
	// inline asm
	sub.f32 	%f1090, %f974, %f1073;
	mov.b32 	 %r155, %f1090;
	setp.ltu.f32	%p147, %f226, 0f407AD445;
	selp.b32	%r156, %r155, 1065353216, %p147;
	mov.b32 	 %r157, %f225;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r156, %r158;
	mov.b32 	 %f1648, %r159;
	bra.uni 	BB16_122;

BB16_121:
	mul.f32 	%f1091, %f225, %f225;
	mov.f32 	%f1092, 0f3BA0C9F8;
	mov.f32 	%f1093, 0fBA1268FB;
	fma.rn.f32 	%f1094, %f1093, %f1091, %f1092;
	mov.f32 	%f1095, 0fBCDABFD4;
	fma.rn.f32 	%f1096, %f1094, %f1091, %f1095;
	mov.f32 	%f1097, 0f3DE70331;
	fma.rn.f32 	%f1098, %f1096, %f1091, %f1097;
	mov.f32 	%f1099, 0fBEC09330;
	fma.rn.f32 	%f1100, %f1098, %f1091, %f1099;
	mov.f32 	%f1101, 0f3F906EBA;
	fma.rn.f32 	%f1102, %f1100, %f1091, %f1101;
	mul.f32 	%f1648, %f1102, %f225;

BB16_122:
	sub.f32 	%f1103, %f1647, %f1648;
	mul.f32 	%f230, %f1103, 0f3F000000;
	mul.f32 	%f1104, %f1642, %f217;
	fma.rn.f32 	%f231, %f1104, %f230, %f1643;
	mad.lo.s32 	%r160, %r27, %r56, %r237;
	cvt.s64.s32	%rd85, %r160;
	add.s64 	%rd86, %rd85, %rd6;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f232, [%rd88];
	setp.neu.f32	%p148, %f201, 0f3F800000;
	@%p148 bra 	BB16_124;

	mov.f32 	%f1184, 0f3F800000;
	mov.f32 	%f1651, %f1184;
	bra.uni 	BB16_135;

BB16_124:
	abs.f32 	%f233, %f201;
	setp.gtu.f32	%p149, %f233, 0f7F800000;
	mov.f32 	%f1651, %f207;
	@%p149 bra 	BB16_135;

	abs.f32 	%f234, %f979;
	setp.gtu.f32	%p150, %f234, 0f7F800000;
	mov.f32 	%f1650, %f207;
	mov.f32 	%f1651, %f1650;
	@%p150 bra 	BB16_135;

	setp.eq.f32	%p151, %f234, 0f7F800000;
	@%p151 bra 	BB16_134;

	setp.eq.f32	%p152, %f201, 0f00000000;
	setp.eq.f32	%p153, %f233, 0f7F800000;
	or.pred  	%p154, %p153, %p152;
	selp.f32	%f235, %f208, %f209, %p153;
	mov.f32 	%f1651, %f235;
	@%p154 bra 	BB16_135;

	setp.geu.f32	%p155, %f201, 0f00000000;
	@%p155 bra 	BB16_131;

	cvt.rzi.f32.f32	%f1107, %f979;
	setp.eq.f32	%p156, %f1107, 0f40000000;
	@%p156 bra 	BB16_131;

	mov.f32 	%f1182, 0f7FFFFFFF;
	mov.f32 	%f1651, %f1182;
	bra.uni 	BB16_135;

BB16_131:
	setp.lt.f32	%p157, %f233, 0f00800000;
	selp.f32	%f1112, 0fC3170000, 0fC2FE0000, %p157;
	mul.f32 	%f1113, %f233, 0f4B800000;
	selp.f32	%f1114, %f1113, %f233, %p157;
	mov.b32 	 %r161, %f1114;
	and.b32  	%r162, %r161, 8388607;
	or.b32  	%r163, %r162, 1065353216;
	mov.b32 	 %f1115, %r163;
	shr.u32 	%r164, %r161, 23;
	cvt.rn.f32.u32	%f1116, %r164;
	add.f32 	%f1117, %f1112, %f1116;
	setp.gt.f32	%p158, %f1115, 0f3FB504F3;
	mul.f32 	%f1118, %f1115, 0f3F000000;
	add.f32 	%f1119, %f1117, 0f3F800000;
	selp.f32	%f1120, %f1118, %f1115, %p158;
	selp.f32	%f1121, %f1119, %f1117, %p158;
	add.f32 	%f1122, %f1120, 0fBF800000;
	add.f32 	%f1109, %f1120, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1108,%f1109;
	// inline asm
	add.f32 	%f1123, %f1122, %f1122;
	mul.f32 	%f1124, %f1123, %f1108;
	mul.f32 	%f1125, %f1124, %f1124;
	mov.f32 	%f1126, 0f3C4CAF63;
	mov.f32 	%f1127, 0f3B18F0FE;
	fma.rn.f32 	%f1128, %f1127, %f1125, %f1126;
	mov.f32 	%f1129, 0f3DAAAABD;
	fma.rn.f32 	%f1130, %f1128, %f1125, %f1129;
	mul.rn.f32 	%f1131, %f1130, %f1125;
	mul.rn.f32 	%f1132, %f1131, %f1124;
	sub.f32 	%f1133, %f1122, %f1124;
	add.f32 	%f1134, %f1133, %f1133;
	neg.f32 	%f1135, %f1124;
	fma.rn.f32 	%f1136, %f1135, %f1122, %f1134;
	mul.rn.f32 	%f1137, %f1108, %f1136;
	add.f32 	%f1138, %f1124, %f1132;
	sub.f32 	%f1139, %f1124, %f1138;
	add.f32 	%f1140, %f1139, %f1132;
	add.f32 	%f1141, %f1140, %f1137;
	add.f32 	%f1142, %f1138, %f1141;
	sub.f32 	%f1143, %f1138, %f1142;
	add.f32 	%f1144, %f1143, %f1141;
	mov.f32 	%f1145, 0f3F317200;
	mul.rn.f32 	%f1146, %f1121, %f1145;
	mov.f32 	%f1147, 0f35BFBE8E;
	mul.rn.f32 	%f1148, %f1121, %f1147;
	add.f32 	%f1149, %f1146, %f1142;
	sub.f32 	%f1150, %f1146, %f1149;
	add.f32 	%f1151, %f1150, %f1142;
	add.f32 	%f1152, %f1151, %f1144;
	add.f32 	%f1153, %f1152, %f1148;
	add.f32 	%f1154, %f1149, %f1153;
	sub.f32 	%f1155, %f1149, %f1154;
	add.f32 	%f1156, %f1155, %f1153;
	setp.gt.f32	%p159, %f234, 0f77F684DF;
	selp.f32	%f1157, 0f39800000, 0f40000000, %p159;
	mul.rn.f32 	%f1158, %f1157, %f1154;
	neg.f32 	%f1159, %f1158;
	fma.rn.f32 	%f1160, %f1157, %f1154, %f1159;
	fma.rn.f32 	%f1161, %f1157, %f1156, %f1160;
	mov.f32 	%f1162, 0f00000000;
	fma.rn.f32 	%f1163, %f1162, %f1154, %f1161;
	add.rn.f32 	%f1164, %f1158, %f1163;
	neg.f32 	%f1165, %f1164;
	add.rn.f32 	%f1166, %f1158, %f1165;
	add.rn.f32 	%f1167, %f1166, %f1163;
	mov.b32 	 %r165, %f1164;
	setp.eq.s32	%p160, %r165, 1118925336;
	add.s32 	%r166, %r165, -1;
	mov.b32 	 %f1168, %r166;
	add.f32 	%f1169, %f1167, 0f37000000;
	selp.f32	%f236, %f1169, %f1167, %p160;
	selp.f32	%f1170, %f1168, %f1164, %p160;
	mul.f32 	%f1171, %f1170, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1172, %f1171;
	mov.f32 	%f1173, 0fBF317200;
	fma.rn.f32 	%f1174, %f1172, %f1173, %f1170;
	mov.f32 	%f1175, 0fB5BFBE8E;
	fma.rn.f32 	%f1176, %f1172, %f1175, %f1174;
	mul.f32 	%f1111, %f1176, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1110,%f1111;
	// inline asm
	add.f32 	%f1177, %f1172, 0f00000000;
	ex2.approx.f32 	%f1178, %f1177;
	mul.f32 	%f1179, %f1110, %f1178;
	setp.lt.f32	%p161, %f1170, 0fC2D20000;
	selp.f32	%f1180, 0f00000000, %f1179, %p161;
	setp.gt.f32	%p162, %f1170, 0f42D20000;
	selp.f32	%f1649, 0f7F800000, %f1180, %p162;
	setp.eq.f32	%p163, %f1649, 0f7F800000;
	@%p163 bra 	BB16_133;

	fma.rn.f32 	%f1649, %f1649, %f236, %f1649;

BB16_133:
	mov.b32 	 %r167, %f1649;
	xor.b32  	%r168, %r167, -2147483648;
	mov.b32 	 %f1181, %r168;
	selp.f32	%f240, %f1181, %f1649, %p2;
	mov.f32 	%f1651, %f240;
	bra.uni 	BB16_135;

BB16_134:
	setp.eq.f32	%p164, %f201, 0fBF800000;
	setp.gt.f32	%p165, %f233, 0f3F800000;
	selp.f32	%f1183, 0f7F800000, 0f00000000, %p165;
	selp.f32	%f241, 0f3F800000, %f1183, %p164;
	mov.f32 	%f1651, %f241;

BB16_135:
	mov.f32 	%f242, %f1651;
	mul.f32 	%f1187, %f242, 0fBF000000;
	mul.f32 	%f1188, %f1187, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1189, %f1188;
	mov.f32 	%f1190, 0fBF317200;
	fma.rn.f32 	%f1191, %f1189, %f1190, %f1187;
	mov.f32 	%f1192, 0fB5BFBE8E;
	fma.rn.f32 	%f1193, %f1189, %f1192, %f1191;
	mul.f32 	%f1186, %f1193, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1185,%f1186;
	// inline asm
	add.f32 	%f1194, %f1189, 0f00000000;
	ex2.approx.f32 	%f1195, %f1194;
	mul.f32 	%f1196, %f1185, %f1195;
	setp.lt.f32	%p166, %f1187, 0fC2D20000;
	selp.f32	%f1197, 0f00000000, %f1196, %p166;
	setp.gt.f32	%p167, %f1187, 0f42D20000;
	selp.f32	%f243, 0f7F800000, %f1197, %p167;
	setp.neu.f32	%p168, %f203, 0f3F800000;
	@%p168 bra 	BB16_137;

	mov.f32 	%f1277, 0f3F800000;
	mov.f32 	%f1654, %f1277;
	bra.uni 	BB16_148;

BB16_137:
	abs.f32 	%f244, %f203;
	setp.gtu.f32	%p169, %f244, 0f7F800000;
	mov.f32 	%f1654, %f204;
	@%p169 bra 	BB16_148;

	abs.f32 	%f245, %f979;
	setp.gtu.f32	%p170, %f245, 0f7F800000;
	mov.f32 	%f1653, %f204;
	mov.f32 	%f1654, %f1653;
	@%p170 bra 	BB16_148;

	setp.eq.f32	%p171, %f245, 0f7F800000;
	@%p171 bra 	BB16_147;

	setp.eq.f32	%p172, %f203, 0f00000000;
	setp.eq.f32	%p173, %f244, 0f7F800000;
	or.pred  	%p174, %p173, %p172;
	selp.f32	%f246, %f205, %f206, %p173;
	mov.f32 	%f1654, %f246;
	@%p174 bra 	BB16_148;

	setp.geu.f32	%p175, %f203, 0f00000000;
	@%p175 bra 	BB16_144;

	cvt.rzi.f32.f32	%f1200, %f979;
	setp.eq.f32	%p176, %f1200, 0f40000000;
	@%p176 bra 	BB16_144;

	mov.f32 	%f1275, 0f7FFFFFFF;
	mov.f32 	%f1654, %f1275;
	bra.uni 	BB16_148;

BB16_144:
	setp.lt.f32	%p177, %f244, 0f00800000;
	selp.f32	%f1205, 0fC3170000, 0fC2FE0000, %p177;
	mul.f32 	%f1206, %f244, 0f4B800000;
	selp.f32	%f1207, %f1206, %f244, %p177;
	mov.b32 	 %r169, %f1207;
	and.b32  	%r170, %r169, 8388607;
	or.b32  	%r171, %r170, 1065353216;
	mov.b32 	 %f1208, %r171;
	shr.u32 	%r172, %r169, 23;
	cvt.rn.f32.u32	%f1209, %r172;
	add.f32 	%f1210, %f1205, %f1209;
	setp.gt.f32	%p178, %f1208, 0f3FB504F3;
	mul.f32 	%f1211, %f1208, 0f3F000000;
	add.f32 	%f1212, %f1210, 0f3F800000;
	selp.f32	%f1213, %f1211, %f1208, %p178;
	selp.f32	%f1214, %f1212, %f1210, %p178;
	add.f32 	%f1215, %f1213, 0fBF800000;
	add.f32 	%f1202, %f1213, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1201,%f1202;
	// inline asm
	add.f32 	%f1216, %f1215, %f1215;
	mul.f32 	%f1217, %f1216, %f1201;
	mul.f32 	%f1218, %f1217, %f1217;
	mov.f32 	%f1219, 0f3C4CAF63;
	mov.f32 	%f1220, 0f3B18F0FE;
	fma.rn.f32 	%f1221, %f1220, %f1218, %f1219;
	mov.f32 	%f1222, 0f3DAAAABD;
	fma.rn.f32 	%f1223, %f1221, %f1218, %f1222;
	mul.rn.f32 	%f1224, %f1223, %f1218;
	mul.rn.f32 	%f1225, %f1224, %f1217;
	sub.f32 	%f1226, %f1215, %f1217;
	add.f32 	%f1227, %f1226, %f1226;
	neg.f32 	%f1228, %f1217;
	fma.rn.f32 	%f1229, %f1228, %f1215, %f1227;
	mul.rn.f32 	%f1230, %f1201, %f1229;
	add.f32 	%f1231, %f1217, %f1225;
	sub.f32 	%f1232, %f1217, %f1231;
	add.f32 	%f1233, %f1232, %f1225;
	add.f32 	%f1234, %f1233, %f1230;
	add.f32 	%f1235, %f1231, %f1234;
	sub.f32 	%f1236, %f1231, %f1235;
	add.f32 	%f1237, %f1236, %f1234;
	mov.f32 	%f1238, 0f3F317200;
	mul.rn.f32 	%f1239, %f1214, %f1238;
	mov.f32 	%f1240, 0f35BFBE8E;
	mul.rn.f32 	%f1241, %f1214, %f1240;
	add.f32 	%f1242, %f1239, %f1235;
	sub.f32 	%f1243, %f1239, %f1242;
	add.f32 	%f1244, %f1243, %f1235;
	add.f32 	%f1245, %f1244, %f1237;
	add.f32 	%f1246, %f1245, %f1241;
	add.f32 	%f1247, %f1242, %f1246;
	sub.f32 	%f1248, %f1242, %f1247;
	add.f32 	%f1249, %f1248, %f1246;
	setp.gt.f32	%p179, %f245, 0f77F684DF;
	selp.f32	%f1250, 0f39800000, 0f40000000, %p179;
	mul.rn.f32 	%f1251, %f1250, %f1247;
	neg.f32 	%f1252, %f1251;
	fma.rn.f32 	%f1253, %f1250, %f1247, %f1252;
	fma.rn.f32 	%f1254, %f1250, %f1249, %f1253;
	mov.f32 	%f1255, 0f00000000;
	fma.rn.f32 	%f1256, %f1255, %f1247, %f1254;
	add.rn.f32 	%f1257, %f1251, %f1256;
	neg.f32 	%f1258, %f1257;
	add.rn.f32 	%f1259, %f1251, %f1258;
	add.rn.f32 	%f1260, %f1259, %f1256;
	mov.b32 	 %r173, %f1257;
	setp.eq.s32	%p180, %r173, 1118925336;
	add.s32 	%r174, %r173, -1;
	mov.b32 	 %f1261, %r174;
	add.f32 	%f1262, %f1260, 0f37000000;
	selp.f32	%f247, %f1262, %f1260, %p180;
	selp.f32	%f1263, %f1261, %f1257, %p180;
	mul.f32 	%f1264, %f1263, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1265, %f1264;
	fma.rn.f32 	%f1267, %f1265, %f1190, %f1263;
	fma.rn.f32 	%f1269, %f1265, %f1192, %f1267;
	mul.f32 	%f1204, %f1269, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1203,%f1204;
	// inline asm
	add.f32 	%f1270, %f1265, 0f00000000;
	ex2.approx.f32 	%f1271, %f1270;
	mul.f32 	%f1272, %f1203, %f1271;
	setp.lt.f32	%p181, %f1263, 0fC2D20000;
	selp.f32	%f1273, 0f00000000, %f1272, %p181;
	setp.gt.f32	%p182, %f1263, 0f42D20000;
	selp.f32	%f1652, 0f7F800000, %f1273, %p182;
	setp.eq.f32	%p183, %f1652, 0f7F800000;
	@%p183 bra 	BB16_146;

	fma.rn.f32 	%f1652, %f1652, %f247, %f1652;

BB16_146:
	mov.b32 	 %r175, %f1652;
	xor.b32  	%r176, %r175, -2147483648;
	mov.b32 	 %f1274, %r176;
	selp.f32	%f251, %f1274, %f1652, %p1;
	mov.f32 	%f1654, %f251;
	bra.uni 	BB16_148;

BB16_147:
	setp.eq.f32	%p184, %f203, 0fBF800000;
	setp.gt.f32	%p185, %f244, 0f3F800000;
	selp.f32	%f1276, 0f7F800000, 0f00000000, %p185;
	selp.f32	%f252, 0f3F800000, %f1276, %p184;
	mov.f32 	%f1654, %f252;

BB16_148:
	mov.f32 	%f253, %f1654;
	mul.f32 	%f1280, %f253, 0fBF000000;
	mul.f32 	%f1281, %f1280, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1282, %f1281;
	fma.rn.f32 	%f1284, %f1282, %f1190, %f1280;
	fma.rn.f32 	%f1286, %f1282, %f1192, %f1284;
	mul.f32 	%f1279, %f1286, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1278,%f1279;
	// inline asm
	add.f32 	%f1287, %f1282, 0f00000000;
	ex2.approx.f32 	%f1288, %f1287;
	mul.f32 	%f1289, %f1278, %f1288;
	setp.lt.f32	%p186, %f1280, 0fC2D20000;
	selp.f32	%f1290, 0f00000000, %f1289, %p186;
	setp.gt.f32	%p187, %f1280, 0f42D20000;
	selp.f32	%f1291, 0f7F800000, %f1290, %p187;
	sub.f32 	%f1292, %f243, %f1291;
	mul.f32 	%f1293, %f192, %f1292;
	mul.f32 	%f1294, %f1293, %f230;
	st.local.f32 	[%rd66], %f1294;
	add.f32 	%f1295, %f218, 0f3F800000;
	sub.f32 	%f1296, %f1295, %f1641;
	div.rn.f32 	%f254, %f1296, %f315;
	setp.neu.f32	%p188, %f254, 0f3F800000;
	@%p188 bra 	BB16_150;

	mov.f32 	%f1656, 0f3F800000;
	bra.uni 	BB16_165;

BB16_150:
	abs.f32 	%f255, %f254;
	setp.gtu.f32	%p189, %f255, 0f7F800000;
	@%p189 bra 	BB16_164;

	abs.f32 	%f256, %f979;
	setp.gtu.f32	%p190, %f256, 0f7F800000;
	@%p190 bra 	BB16_164;

	setp.eq.f32	%p191, %f256, 0f7F800000;
	@%p191 bra 	BB16_163;

	setp.eq.f32	%p192, %f255, 0f7F800000;
	@%p192 bra 	BB16_162;

	setp.eq.f32	%p193, %f254, 0f00000000;
	@%p193 bra 	BB16_161;

	setp.geu.f32	%p194, %f254, 0f00000000;
	@%p194 bra 	BB16_158;

	cvt.rzi.f32.f32	%f1299, %f979;
	setp.eq.f32	%p195, %f1299, 0f40000000;
	@%p195 bra 	BB16_158;

	mov.f32 	%f1656, 0f7FFFFFFF;
	bra.uni 	BB16_165;

BB16_158:
	setp.lt.f32	%p196, %f255, 0f00800000;
	selp.f32	%f1304, 0fC3170000, 0fC2FE0000, %p196;
	mul.f32 	%f1305, %f255, 0f4B800000;
	selp.f32	%f1306, %f1305, %f255, %p196;
	mov.b32 	 %r177, %f1306;
	and.b32  	%r178, %r177, 8388607;
	or.b32  	%r179, %r178, 1065353216;
	mov.b32 	 %f1307, %r179;
	shr.u32 	%r180, %r177, 23;
	cvt.rn.f32.u32	%f1308, %r180;
	add.f32 	%f1309, %f1304, %f1308;
	setp.gt.f32	%p197, %f1307, 0f3FB504F3;
	mul.f32 	%f1310, %f1307, 0f3F000000;
	add.f32 	%f1311, %f1309, 0f3F800000;
	selp.f32	%f1312, %f1310, %f1307, %p197;
	selp.f32	%f1313, %f1311, %f1309, %p197;
	add.f32 	%f1314, %f1312, 0fBF800000;
	add.f32 	%f1301, %f1312, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1300,%f1301;
	// inline asm
	add.f32 	%f1315, %f1314, %f1314;
	mul.f32 	%f1316, %f1315, %f1300;
	mul.f32 	%f1317, %f1316, %f1316;
	mov.f32 	%f1318, 0f3C4CAF63;
	mov.f32 	%f1319, 0f3B18F0FE;
	fma.rn.f32 	%f1320, %f1319, %f1317, %f1318;
	mov.f32 	%f1321, 0f3DAAAABD;
	fma.rn.f32 	%f1322, %f1320, %f1317, %f1321;
	mul.rn.f32 	%f1323, %f1322, %f1317;
	mul.rn.f32 	%f1324, %f1323, %f1316;
	sub.f32 	%f1325, %f1314, %f1316;
	add.f32 	%f1326, %f1325, %f1325;
	neg.f32 	%f1327, %f1316;
	fma.rn.f32 	%f1328, %f1327, %f1314, %f1326;
	mul.rn.f32 	%f1329, %f1300, %f1328;
	add.f32 	%f1330, %f1316, %f1324;
	sub.f32 	%f1331, %f1316, %f1330;
	add.f32 	%f1332, %f1331, %f1324;
	add.f32 	%f1333, %f1332, %f1329;
	add.f32 	%f1334, %f1330, %f1333;
	sub.f32 	%f1335, %f1330, %f1334;
	add.f32 	%f1336, %f1335, %f1333;
	mov.f32 	%f1337, 0f3F317200;
	mul.rn.f32 	%f1338, %f1313, %f1337;
	mov.f32 	%f1339, 0f35BFBE8E;
	mul.rn.f32 	%f1340, %f1313, %f1339;
	add.f32 	%f1341, %f1338, %f1334;
	sub.f32 	%f1342, %f1338, %f1341;
	add.f32 	%f1343, %f1342, %f1334;
	add.f32 	%f1344, %f1343, %f1336;
	add.f32 	%f1345, %f1344, %f1340;
	add.f32 	%f1346, %f1341, %f1345;
	sub.f32 	%f1347, %f1341, %f1346;
	add.f32 	%f1348, %f1347, %f1345;
	setp.gt.f32	%p198, %f256, 0f77F684DF;
	selp.f32	%f1349, 0f39800000, 0f40000000, %p198;
	mul.rn.f32 	%f1350, %f1349, %f1346;
	neg.f32 	%f1351, %f1350;
	fma.rn.f32 	%f1352, %f1349, %f1346, %f1351;
	fma.rn.f32 	%f1353, %f1349, %f1348, %f1352;
	mov.f32 	%f1354, 0f00000000;
	fma.rn.f32 	%f1355, %f1354, %f1346, %f1353;
	add.rn.f32 	%f1356, %f1350, %f1355;
	neg.f32 	%f1357, %f1356;
	add.rn.f32 	%f1358, %f1350, %f1357;
	add.rn.f32 	%f1359, %f1358, %f1355;
	mov.b32 	 %r181, %f1356;
	setp.eq.s32	%p199, %r181, 1118925336;
	add.s32 	%r182, %r181, -1;
	mov.b32 	 %f1360, %r182;
	add.f32 	%f1361, %f1359, 0f37000000;
	selp.f32	%f257, %f1361, %f1359, %p199;
	selp.f32	%f1362, %f1360, %f1356, %p199;
	mul.f32 	%f1363, %f1362, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1364, %f1363;
	fma.rn.f32 	%f1366, %f1364, %f1190, %f1362;
	fma.rn.f32 	%f1368, %f1364, %f1192, %f1366;
	mul.f32 	%f1303, %f1368, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1302,%f1303;
	// inline asm
	add.f32 	%f1369, %f1364, 0f00000000;
	ex2.approx.f32 	%f1370, %f1369;
	mul.f32 	%f1371, %f1302, %f1370;
	setp.lt.f32	%p200, %f1362, 0fC2D20000;
	selp.f32	%f1372, 0f00000000, %f1371, %p200;
	setp.gt.f32	%p201, %f1362, 0f42D20000;
	selp.f32	%f1655, 0f7F800000, %f1372, %p201;
	setp.eq.f32	%p202, %f1655, 0f7F800000;
	@%p202 bra 	BB16_160;

	fma.rn.f32 	%f1655, %f1655, %f257, %f1655;

BB16_160:
	setp.lt.f32	%p204, %f254, 0f00000000;
	and.pred  	%p205, %p204, %p137;
	mov.b32 	 %r183, %f1655;
	xor.b32  	%r184, %r183, -2147483648;
	mov.b32 	 %f1373, %r184;
	selp.f32	%f1656, %f1373, %f1655, %p205;
	bra.uni 	BB16_165;

BB16_161:
	add.f32 	%f1375, %f254, %f254;
	selp.f32	%f1656, %f1375, 0f00000000, %p137;
	bra.uni 	BB16_165;

BB16_162:
	setp.lt.f32	%p208, %f254, 0f00000000;
	and.pred  	%p209, %p208, %p137;
	selp.f32	%f1656, 0fFF800000, 0f7F800000, %p209;
	bra.uni 	BB16_165;

BB16_163:
	setp.gt.f32	%p210, %f255, 0f3F800000;
	selp.f32	%f1376, 0f7F800000, 0f00000000, %p210;
	setp.eq.f32	%p211, %f254, 0fBF800000;
	selp.f32	%f1656, 0f3F800000, %f1376, %p211;
	bra.uni 	BB16_165;

BB16_164:
	add.f32 	%f1656, %f254, 0f40000000;

BB16_165:
	mul.f32 	%f1380, %f1656, 0fBF000000;
	mul.f32 	%f1381, %f1380, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1382, %f1381;
	fma.rn.f32 	%f1384, %f1382, %f1190, %f1380;
	fma.rn.f32 	%f1386, %f1382, %f1192, %f1384;
	mul.f32 	%f1379, %f1386, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1378,%f1379;
	// inline asm
	add.f32 	%f1387, %f1382, 0f00000000;
	ex2.approx.f32 	%f1388, %f1387;
	mul.f32 	%f1389, %f1378, %f1388;
	setp.lt.f32	%p212, %f1380, 0fC2D20000;
	selp.f32	%f1390, 0f00000000, %f1389, %p212;
	setp.gt.f32	%p213, %f1380, 0f42D20000;
	selp.f32	%f267, 0f7F800000, %f1390, %p213;
	div.rn.f32 	%f268, %f219, %f315;
	setp.neu.f32	%p214, %f268, 0f3F800000;
	@%p214 bra 	BB16_167;

	mov.f32 	%f1658, %f974;
	bra.uni 	BB16_182;

BB16_167:
	abs.f32 	%f269, %f268;
	setp.gtu.f32	%p215, %f269, 0f7F800000;
	@%p215 bra 	BB16_181;

	abs.f32 	%f270, %f979;
	setp.gtu.f32	%p216, %f270, 0f7F800000;
	@%p216 bra 	BB16_181;

	setp.eq.f32	%p217, %f270, 0f7F800000;
	@%p217 bra 	BB16_180;

	setp.eq.f32	%p218, %f269, 0f7F800000;
	@%p218 bra 	BB16_179;

	setp.eq.f32	%p219, %f268, 0f00000000;
	@%p219 bra 	BB16_178;

	setp.geu.f32	%p220, %f268, 0f00000000;
	@%p220 bra 	BB16_175;

	cvt.rzi.f32.f32	%f1393, %f979;
	setp.eq.f32	%p221, %f1393, 0f40000000;
	@%p221 bra 	BB16_175;

	mov.f32 	%f1468, 0f7FFFFFFF;
	mov.f32 	%f1658, %f1468;
	bra.uni 	BB16_182;

BB16_175:
	setp.lt.f32	%p222, %f269, 0f00800000;
	selp.f32	%f1398, 0fC3170000, 0fC2FE0000, %p222;
	mul.f32 	%f1399, %f269, 0f4B800000;
	selp.f32	%f1400, %f1399, %f269, %p222;
	mov.b32 	 %r185, %f1400;
	and.b32  	%r186, %r185, 8388607;
	or.b32  	%r187, %r186, 1065353216;
	mov.b32 	 %f1401, %r187;
	shr.u32 	%r188, %r185, 23;
	cvt.rn.f32.u32	%f1402, %r188;
	add.f32 	%f1403, %f1398, %f1402;
	setp.gt.f32	%p223, %f1401, 0f3FB504F3;
	mul.f32 	%f1404, %f1401, 0f3F000000;
	add.f32 	%f1405, %f1403, 0f3F800000;
	selp.f32	%f1406, %f1404, %f1401, %p223;
	selp.f32	%f1407, %f1405, %f1403, %p223;
	add.f32 	%f1408, %f1406, 0fBF800000;
	add.f32 	%f1395, %f1406, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1394,%f1395;
	// inline asm
	add.f32 	%f1409, %f1408, %f1408;
	mul.f32 	%f1410, %f1409, %f1394;
	mul.f32 	%f1411, %f1410, %f1410;
	mov.f32 	%f1412, 0f3C4CAF63;
	mov.f32 	%f1413, 0f3B18F0FE;
	fma.rn.f32 	%f1414, %f1413, %f1411, %f1412;
	mov.f32 	%f1415, 0f3DAAAABD;
	fma.rn.f32 	%f1416, %f1414, %f1411, %f1415;
	mul.rn.f32 	%f1417, %f1416, %f1411;
	mul.rn.f32 	%f1418, %f1417, %f1410;
	sub.f32 	%f1419, %f1408, %f1410;
	add.f32 	%f1420, %f1419, %f1419;
	neg.f32 	%f1421, %f1410;
	fma.rn.f32 	%f1422, %f1421, %f1408, %f1420;
	mul.rn.f32 	%f1423, %f1394, %f1422;
	add.f32 	%f1424, %f1410, %f1418;
	sub.f32 	%f1425, %f1410, %f1424;
	add.f32 	%f1426, %f1425, %f1418;
	add.f32 	%f1427, %f1426, %f1423;
	add.f32 	%f1428, %f1424, %f1427;
	sub.f32 	%f1429, %f1424, %f1428;
	add.f32 	%f1430, %f1429, %f1427;
	mov.f32 	%f1431, 0f3F317200;
	mul.rn.f32 	%f1432, %f1407, %f1431;
	mov.f32 	%f1433, 0f35BFBE8E;
	mul.rn.f32 	%f1434, %f1407, %f1433;
	add.f32 	%f1435, %f1432, %f1428;
	sub.f32 	%f1436, %f1432, %f1435;
	add.f32 	%f1437, %f1436, %f1428;
	add.f32 	%f1438, %f1437, %f1430;
	add.f32 	%f1439, %f1438, %f1434;
	add.f32 	%f1440, %f1435, %f1439;
	sub.f32 	%f1441, %f1435, %f1440;
	add.f32 	%f1442, %f1441, %f1439;
	setp.gt.f32	%p224, %f270, 0f77F684DF;
	selp.f32	%f1443, 0f39800000, 0f40000000, %p224;
	mul.rn.f32 	%f1444, %f1443, %f1440;
	neg.f32 	%f1445, %f1444;
	fma.rn.f32 	%f1446, %f1443, %f1440, %f1445;
	fma.rn.f32 	%f1447, %f1443, %f1442, %f1446;
	mov.f32 	%f1448, 0f00000000;
	fma.rn.f32 	%f1449, %f1448, %f1440, %f1447;
	add.rn.f32 	%f1450, %f1444, %f1449;
	neg.f32 	%f1451, %f1450;
	add.rn.f32 	%f1452, %f1444, %f1451;
	add.rn.f32 	%f1453, %f1452, %f1449;
	mov.b32 	 %r189, %f1450;
	setp.eq.s32	%p225, %r189, 1118925336;
	add.s32 	%r190, %r189, -1;
	mov.b32 	 %f1454, %r190;
	add.f32 	%f1455, %f1453, 0f37000000;
	selp.f32	%f271, %f1455, %f1453, %p225;
	selp.f32	%f1456, %f1454, %f1450, %p225;
	mul.f32 	%f1457, %f1456, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1458, %f1457;
	fma.rn.f32 	%f1460, %f1458, %f1190, %f1456;
	fma.rn.f32 	%f1462, %f1458, %f1192, %f1460;
	mul.f32 	%f1397, %f1462, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1396,%f1397;
	// inline asm
	add.f32 	%f1463, %f1458, 0f00000000;
	ex2.approx.f32 	%f1464, %f1463;
	mul.f32 	%f1465, %f1396, %f1464;
	setp.lt.f32	%p226, %f1456, 0fC2D20000;
	selp.f32	%f1466, 0f00000000, %f1465, %p226;
	setp.gt.f32	%p227, %f1456, 0f42D20000;
	selp.f32	%f1657, 0f7F800000, %f1466, %p227;
	setp.eq.f32	%p228, %f1657, 0f7F800000;
	@%p228 bra 	BB16_177;

	fma.rn.f32 	%f1657, %f1657, %f271, %f1657;

BB16_177:
	setp.lt.f32	%p230, %f268, 0f00000000;
	and.pred  	%p231, %p230, %p137;
	mov.b32 	 %r191, %f1657;
	xor.b32  	%r192, %r191, -2147483648;
	mov.b32 	 %f1467, %r192;
	selp.f32	%f275, %f1467, %f1657, %p231;
	mov.f32 	%f1658, %f275;
	bra.uni 	BB16_182;

BB16_178:
	add.f32 	%f1469, %f268, %f268;
	selp.f32	%f276, %f1469, 0f00000000, %p137;
	mov.f32 	%f1658, %f276;
	bra.uni 	BB16_182;

BB16_179:
	setp.lt.f32	%p234, %f268, 0f00000000;
	and.pred  	%p235, %p234, %p137;
	selp.f32	%f277, 0fFF800000, 0f7F800000, %p235;
	mov.f32 	%f1658, %f277;
	bra.uni 	BB16_182;

BB16_180:
	setp.gt.f32	%p236, %f269, 0f3F800000;
	selp.f32	%f1470, 0f7F800000, 0f00000000, %p236;
	setp.eq.f32	%p237, %f268, 0fBF800000;
	selp.f32	%f278, 0f3F800000, %f1470, %p237;
	mov.f32 	%f1658, %f278;
	bra.uni 	BB16_182;

BB16_181:
	add.f32 	%f279, %f268, 0f40000000;
	mov.f32 	%f1658, %f279;

BB16_182:
	mov.f32 	%f280, %f1658;
	mul.f32 	%f1474, %f280, 0fBF000000;
	mul.f32 	%f1475, %f1474, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1476, %f1475;
	fma.rn.f32 	%f1478, %f1476, %f1190, %f1474;
	fma.rn.f32 	%f1480, %f1476, %f1192, %f1478;
	mul.f32 	%f1473, %f1480, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1472,%f1473;
	// inline asm
	add.f32 	%f1481, %f1476, 0f00000000;
	ex2.approx.f32 	%f1482, %f1481;
	mul.f32 	%f1483, %f1472, %f1482;
	setp.lt.f32	%p238, %f1474, 0fC2D20000;
	selp.f32	%f1484, 0f00000000, %f1483, %p238;
	setp.gt.f32	%p239, %f1474, 0f42D20000;
	selp.f32	%f1485, 0f7F800000, %f1484, %p239;
	sub.f32 	%f1486, %f267, %f1485;
	mul.f32 	%f1487, %f192, %f1486;
	mul.f32 	%f1488, %f1487, %f217;
	st.local.f32 	[%rd66+4], %f1488;
	mul.f32 	%f1489, %f217, %f230;
	st.local.f32 	[%rd66+8], %f1489;
	mov.u32 	%r194, 1065353216;
	st.local.u32 	[%rd66+12], %r194;
	add.f32 	%f281, %f231, %f1644;
	mov.u32 	%r238, 0;

BB16_183:
	setp.gt.s32	%p240, %r238, 3;
	@%p240 bra 	BB16_186;

	mul.wide.s32 	%rd89, %r238, 4;
	add.s64 	%rd132, %rd15, %rd89;
	mul.wide.s32 	%rd90, %r238, 5;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd134, %rd64, %rd91;
	add.s64 	%rd92, %rd66, %rd89;
	ld.local.f32 	%f282, [%rd92];
	add.s32 	%r239, %r238, 1;
	mov.u64 	%rd135, %rd134;
	mov.f32 	%f1659, %f282;

BB16_185:
	mov.f32 	%f283, %f1659;
	mul.f32 	%f1490, %f283, %f282;
	div.rn.f32 	%f1491, %f1490, %f281;
	ld.local.f32 	%f1492, [%rd135];
	add.f32 	%f1493, %f1492, %f1491;
	st.local.f32 	[%rd135], %f1493;
	st.local.f32 	[%rd134], %f1493;
	setp.lt.s32	%p241, %r239, 4;
	@%p241 bra 	BB16_238;

BB16_186:
	add.s32 	%r238, %r238, 1;
	setp.lt.s32	%p242, %r238, 4;
	@%p242 bra 	BB16_183;

	setp.leu.f32	%p243, %f281, 0f00000000;
	@%p243 bra 	BB16_198;

	add.f32 	%f284, %f232, %f1644;
	setp.gt.f32	%p244, %f284, 0f00000000;
	@%p244 bra 	BB16_190;

	neg.f32 	%f1494, %f231;
	sub.f32 	%f1662, %f1494, %f1644;
	bra.uni 	BB16_197;

BB16_190:
	setp.lt.f32	%p245, %f281, 0f7F800000;
	@%p245 bra 	BB16_192;

	lg2.approx.f32 	%f1660, %f281;
	bra.uni 	BB16_193;

BB16_192:
	setp.lt.f32	%p246, %f281, 0f00800000;
	mul.f32 	%f1497, %f281, 0f4B800000;
	selp.f32	%f1498, %f1497, %f281, %p246;
	selp.f32	%f1499, 0fC3170000, 0fC2FE0000, %p246;
	mov.b32 	 %r195, %f1498;
	and.b32  	%r196, %r195, 8388607;
	or.b32  	%r197, %r196, 1065353216;
	mov.b32 	 %f1500, %r197;
	shr.u32 	%r198, %r195, 23;
	cvt.rn.f32.u32	%f1501, %r198;
	add.f32 	%f1502, %f1499, %f1501;
	setp.gt.f32	%p247, %f1500, 0f3FAE147B;
	mul.f32 	%f1503, %f1500, 0f3F000000;
	add.f32 	%f1504, %f1502, 0f3F800000;
	selp.f32	%f1505, %f1503, %f1500, %p247;
	selp.f32	%f1506, %f1504, %f1502, %p247;
	add.f32 	%f1496, %f1505, 0f3F800000;
	add.f32 	%f1507, %f1505, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1495,%f1496;
	// inline asm
	neg.f32 	%f1508, %f1507;
	mul.f32 	%f1509, %f1507, %f1508;
	mul.rn.f32 	%f1510, %f1495, %f1509;
	add.rn.f32 	%f1511, %f1507, %f1510;
	mul.f32 	%f1512, %f1511, %f1511;
	mov.f32 	%f1513, 0f3C4C6A36;
	mov.f32 	%f1514, 0f3B1E94E6;
	fma.rn.f32 	%f1515, %f1514, %f1512, %f1513;
	mov.f32 	%f1516, 0f3DAAAB1A;
	fma.rn.f32 	%f1517, %f1515, %f1512, %f1516;
	mul.f32 	%f1518, %f1517, %f1512;
	fma.rn.f32 	%f1519, %f1518, %f1511, %f1510;
	add.f32 	%f1520, %f1519, %f1507;
	mov.f32 	%f1521, 0f3F317218;
	fma.rn.f32 	%f1660, %f1506, %f1521, %f1520;

BB16_193:
	mul.f32 	%f1522, %f284, %f1660;
	sub.f32 	%f289, %f1522, %f231;
	setp.lt.f32	%p248, %f284, 0f7F800000;
	@%p248 bra 	BB16_195;

	lg2.approx.f32 	%f1661, %f284;
	bra.uni 	BB16_196;

BB16_195:
	setp.lt.f32	%p249, %f284, 0f00800000;
	mul.f32 	%f1525, %f284, 0f4B800000;
	selp.f32	%f1526, %f1525, %f284, %p249;
	selp.f32	%f1527, 0fC3170000, 0fC2FE0000, %p249;
	mov.b32 	 %r199, %f1526;
	and.b32  	%r200, %r199, 8388607;
	or.b32  	%r201, %r200, 1065353216;
	mov.b32 	 %f1528, %r201;
	shr.u32 	%r202, %r199, 23;
	cvt.rn.f32.u32	%f1529, %r202;
	add.f32 	%f1530, %f1527, %f1529;
	setp.gt.f32	%p250, %f1528, 0f3FAE147B;
	mul.f32 	%f1531, %f1528, 0f3F000000;
	add.f32 	%f1532, %f1530, 0f3F800000;
	selp.f32	%f1533, %f1531, %f1528, %p250;
	selp.f32	%f1534, %f1532, %f1530, %p250;
	add.f32 	%f1524, %f1533, 0f3F800000;
	add.f32 	%f1535, %f1533, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1523,%f1524;
	// inline asm
	neg.f32 	%f1536, %f1535;
	mul.f32 	%f1537, %f1535, %f1536;
	mul.rn.f32 	%f1538, %f1523, %f1537;
	add.rn.f32 	%f1539, %f1535, %f1538;
	mul.f32 	%f1540, %f1539, %f1539;
	mov.f32 	%f1541, 0f3C4C6A36;
	mov.f32 	%f1542, 0f3B1E94E6;
	fma.rn.f32 	%f1543, %f1542, %f1540, %f1541;
	mov.f32 	%f1544, 0f3DAAAB1A;
	fma.rn.f32 	%f1545, %f1543, %f1540, %f1544;
	mul.f32 	%f1546, %f1545, %f1540;
	fma.rn.f32 	%f1547, %f1546, %f1539, %f1538;
	add.f32 	%f1548, %f1547, %f1535;
	mov.f32 	%f1549, 0f3F317218;
	fma.rn.f32 	%f1661, %f1534, %f1549, %f1548;

BB16_196:
	mul.f32 	%f1550, %f284, %f1661;
	sub.f32 	%f1551, %f289, %f1550;
	add.f32 	%f1662, %f1551, %f232;

BB16_197:
	add.f32 	%f1663, %f1663, %f1662;

BB16_198:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p251, %r32, %r56;
	mov.u32 	%r236, %r32;
	@%p251 bra 	BB16_110;

	add.s32 	%r237, %r237, 1;
	setp.lt.s32	%p252, %r237, %r56;
	@%p252 bra 	BB16_109;

BB16_200:
	add.s64 	%rd23, %rd64, 20;
	add.s64 	%rd24, %rd64, 4;
	mov.u32 	%r243, 0;

BB16_201:
	mov.u32 	%r34, %r243;
	mul.wide.s32 	%rd93, %r34, 5;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd136, %rd24, %rd94;
	mul.wide.s32 	%rd95, %r34, 4;
	add.s64 	%rd137, %rd23, %rd95;
	shl.b32 	%r204, %r34, 2;
	mul.wide.s32 	%rd96, %r204, 4;
	add.s64 	%rd28, %rd64, %rd96;
	setp.lt.s32	%p253, %r34, 0;
	@%p253 bra 	BB16_211;

	mul.wide.s32 	%rd29, %r34, 16;
	mov.u32 	%r240, 0;
	mov.u64 	%rd140, %rd64;

BB16_203:
	setp.lt.s32	%p254, %r240, 1;
	@%p254 bra 	BB16_210;

	add.s32 	%r36, %r240, -1;
	setp.gt.s32	%p255, %r36, -1;
	@%p255 bra 	BB16_206;

	mov.f32 	%f1664, 0f00000000;
	bra.uni 	BB16_209;

BB16_206:
	ld.local.f32 	%f1552, [%rd28];
	ld.local.f32 	%f1553, [%rd140];
	fma.rn.f32 	%f1664, %f1553, %f1552, 0f00000000;
	setp.lt.s32	%p256, %r36, 1;
	@%p256 bra 	BB16_209;

	setp.lt.s32	%p257, %r36, 2;
	ld.local.f32 	%f1554, [%rd28+4];
	ld.local.f32 	%f1555, [%rd140+16];
	fma.rn.f32 	%f1664, %f1555, %f1554, %f1664;
	@%p257 bra 	BB16_209;

	ld.local.f32 	%f1556, [%rd28+8];
	ld.local.f32 	%f1557, [%rd140+32];
	fma.rn.f32 	%f1664, %f1557, %f1556, %f1664;

BB16_209:
	add.s64 	%rd97, %rd140, %rd29;
	ld.local.f32 	%f1559, [%rd97];
	sub.f32 	%f1560, %f1559, %f1664;
	st.local.f32 	[%rd97], %f1560;

BB16_210:
	add.s32 	%r240, %r240, 1;
	add.s64 	%rd140, %rd140, 4;
	setp.le.s32	%p258, %r240, %r34;
	@%p258 bra 	BB16_203;

BB16_211:
	add.s32 	%r243, %r34, 1;
	setp.gt.s32	%p259, %r243, 3;
	@%p259 bra 	BB16_222;

	add.s32 	%r39, %r34, -1;
	mul.lo.s32 	%r206, %r34, 5;
	mul.wide.s32 	%rd98, %r206, 4;
	add.s64 	%rd33, %rd64, %rd98;
	mov.u32 	%r242, %r243;

BB16_213:
	setp.gt.s32	%p260, %r34, 0;
	@%p260 bra 	BB16_215;

	ld.local.f32 	%f1561, [%rd33];
	rcp.rn.f32 	%f1562, %f1561;
	ld.local.f32 	%f1563, [%rd136];
	mul.f32 	%f1564, %f1562, %f1563;
	st.local.f32 	[%rd136], %f1564;
	bra.uni 	BB16_221;

BB16_215:
	setp.gt.s32	%p261, %r39, -1;
	@%p261 bra 	BB16_217;

	mov.f32 	%f1665, 0f00000000;
	bra.uni 	BB16_220;

BB16_217:
	add.s64 	%rd36, %rd137, -16;
	ld.local.f32 	%f1565, [%rd28];
	ld.local.f32 	%f1566, [%rd137+-16];
	fma.rn.f32 	%f1665, %f1566, %f1565, 0f00000000;
	setp.lt.s32	%p262, %r39, 1;
	@%p262 bra 	BB16_220;

	setp.lt.s32	%p263, %r39, 2;
	ld.local.f32 	%f1567, [%rd28+4];
	ld.local.f32 	%f1568, [%rd36+16];
	fma.rn.f32 	%f1665, %f1568, %f1567, %f1665;
	@%p263 bra 	BB16_220;

	ld.local.f32 	%f1569, [%rd28+8];
	ld.local.f32 	%f1570, [%rd36+32];
	fma.rn.f32 	%f1665, %f1570, %f1569, %f1665;

BB16_220:
	ld.local.f32 	%f1572, [%rd33];
	rcp.rn.f32 	%f1573, %f1572;
	ld.local.f32 	%f1574, [%rd136];
	sub.f32 	%f1575, %f1574, %f1665;
	mul.f32 	%f1576, %f1573, %f1575;
	st.local.f32 	[%rd136], %f1576;

BB16_221:
	add.s32 	%r242, %r242, 1;
	add.s64 	%rd137, %rd137, 4;
	add.s64 	%rd136, %rd136, 4;
	setp.lt.s32	%p264, %r242, 4;
	@%p264 bra 	BB16_213;

BB16_222:
	setp.lt.s32	%p265, %r243, 4;
	@%p265 bra 	BB16_201;

	ld.local.f32 	%f306, [%rd64+60];
	mov.u32 	%r207, 0;
	mov.u32 	%r246, %r207;

BB16_224:
	mul.wide.s32 	%rd99, %r246, 4;
	or.b64  	%rd39, %rd99, 3;
	neg.s32 	%r247, %r246;
	setp.eq.s32	%p266, %r246, 0;
	selp.f32	%f1577, 0f3F800000, 0f00000000, %p266;
	st.local.f32 	[%rd63], %f1577;
	mov.u32 	%r245, %r207;
	mov.u64 	%rd139, %rd64;
	mov.u64 	%rd141, %rd63;

BB16_225:
	mov.u64 	%rd42, %rd141;
	mov.u64 	%rd41, %rd139;
	mov.u32 	%r44, %r245;
	setp.gt.s32	%p267, %r44, -1;
	@%p267 bra 	BB16_227;

	mov.f32 	%f1666, 0f00000000;
	bra.uni 	BB16_230;

BB16_227:
	add.s64 	%rd43, %rd41, 4;
	ld.local.f32 	%f1578, [%rd63];
	ld.local.f32 	%f1579, [%rd41+4];
	fma.rn.f32 	%f1666, %f1579, %f1578, 0f00000000;
	setp.lt.s32	%p268, %r44, 1;
	@%p268 bra 	BB16_230;

	ld.local.f32 	%f1580, [%rd63+4];
	setp.lt.s32	%p269, %r44, 2;
	ld.local.f32 	%f1581, [%rd43+16];
	fma.rn.f32 	%f1666, %f1581, %f1580, %f1666;
	@%p269 bra 	BB16_230;

	ld.local.f32 	%f1582, [%rd63+8];
	ld.local.f32 	%f1583, [%rd43+32];
	fma.rn.f32 	%f1666, %f1583, %f1582, %f1666;

BB16_230:
	setp.eq.s32	%p270, %r247, -1;
	selp.f32	%f1585, 0f3F800000, 0f00000000, %p270;
	add.s64 	%rd44, %rd42, 4;
	sub.f32 	%f1586, %f1585, %f1666;
	st.local.f32 	[%rd42+4], %f1586;
	add.s64 	%rd45, %rd41, 4;
	add.s32 	%r247, %r247, 1;
	add.s32 	%r47, %r44, 1;
	add.s32 	%r209, %r44, 2;
	setp.lt.s32	%p271, %r209, 4;
	mov.u32 	%r245, %r47;
	mov.u64 	%rd139, %rd45;
	mov.u64 	%rd141, %rd44;
	@%p271 bra 	BB16_225;

	ld.local.f32 	%f1587, [%rd63+12];
	div.rn.f32 	%f1588, %f1587, %f306;
	shl.b32 	%r48, %r246, 2;
	mov.u32 	%r248, 2;
	add.s32 	%r211, %r48, 3;
	mul.wide.s32 	%rd101, %r211, 4;
	add.s64 	%rd102, %rd65, %rd101;
	st.local.f32 	[%rd102], %f1588;
	mov.u64 	%rd142, 0;

BB16_232:
	mov.u32 	%r49, %r248;
	mul.lo.s64 	%rd103, %rd142, -5;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd104, %rd64;
	add.s64 	%rd144, %rd105, 56;
	sub.s64 	%rd106, %rd39, %rd142;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd143, %rd65, %rd107;
	add.s32 	%r249, %r49, 1;
	mov.f32 	%f1667, 0f00000000;
	setp.lt.s32	%p272, %r249, 4;
	@%p272 bra 	BB16_233;
	bra.uni 	BB16_234;

BB16_233:
	ld.local.f32 	%f1591, [%rd143];
	ld.local.f32 	%f1592, [%rd144];
	fma.rn.f32 	%f1667, %f1592, %f1591, %f1667;
	add.s64 	%rd144, %rd144, 16;
	add.s64 	%rd143, %rd143, 4;
	add.s32 	%r249, %r249, 1;
	setp.lt.s32	%p273, %r249, 4;
	@%p273 bra 	BB16_233;

BB16_234:
	mul.lo.s32 	%r212, %r49, 5;
	mul.wide.s32 	%rd108, %r212, 4;
	add.s64 	%rd109, %rd64, %rd108;
	ld.local.f32 	%f1593, [%rd109];
	rcp.rn.f32 	%f1594, %f1593;
	mul.wide.s32 	%rd110, %r49, 4;
	add.s64 	%rd111, %rd63, %rd110;
	ld.local.f32 	%f1595, [%rd111];
	sub.f32 	%f1596, %f1595, %f1667;
	mul.f32 	%f1597, %f1594, %f1596;
	add.s32 	%r213, %r49, %r48;
	mul.wide.s32 	%rd112, %r213, 4;
	add.s64 	%rd113, %rd65, %rd112;
	st.local.f32 	[%rd113], %f1597;
	add.s32 	%r248, %r49, -1;
	add.s64 	%rd142, %rd142, 1;
	setp.gt.s32	%p274, %r49, 0;
	@%p274 bra 	BB16_232;

	add.s32 	%r246, %r246, 1;
	setp.lt.s32	%p275, %r246, 4;
	@%p275 bra 	BB16_224;

	ld.param.u64 	%rd130, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd129, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r218, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd128, [_Z24kernel_MLEFit_SCMOSXYNB_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.f32 	%f1598, [%rd65];
	ld.local.f32 	%f1599, [%rd65+20];
	ld.local.f32 	%f1600, [%rd65+40];
	ld.local.f32 	%f1601, [%rd65+60];
	cvta.to.global.u64 	%rd114, %rd128;
	mul.wide.s32 	%rd115, %r60, 4;
	add.s64 	%rd116, %rd114, %rd115;
	st.global.f32 	[%rd116], %f1640;
	mul.wide.s32 	%rd117, %r218, 4;
	add.s64 	%rd118, %rd116, %rd117;
	st.global.f32 	[%rd118], %f1641;
	add.s64 	%rd119, %rd118, %rd117;
	st.global.f32 	[%rd119], %f1642;
	add.s64 	%rd120, %rd119, %rd117;
	st.global.f32 	[%rd120], %f1643;
	cvta.to.global.u64 	%rd121, %rd129;
	add.s64 	%rd122, %rd121, %rd115;
	st.global.f32 	[%rd122], %f1598;
	add.s64 	%rd123, %rd122, %rd117;
	st.global.f32 	[%rd123], %f1599;
	add.s64 	%rd124, %rd123, %rd117;
	st.global.f32 	[%rd124], %f1600;
	add.s64 	%rd125, %rd124, %rd117;
	st.global.f32 	[%rd125], %f1601;
	cvta.to.global.u64 	%rd126, %rd130;
	add.s64 	%rd127, %rd126, %rd115;
	st.global.f32 	[%rd127], %f1663;

BB16_237:
	ret;

BB16_238:
	ld.local.f32 	%f314, [%rd132];
	add.s64 	%rd134, %rd134, 16;
	add.s64 	%rd135, %rd135, 4;
	add.s64 	%rd132, %rd132, 4;
	add.s32 	%r239, %r239, 1;
	mov.f32 	%f1659, %f314;
	bra.uni 	BB16_185;
}

.visible .entry _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 4 .b8 	__local_depot17[340];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<283>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<273>;
	.reg .f32 	%f<1790>;
	.reg .s64 	%rd<164>;


	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd60, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd61, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd62, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.f32 	%f1759, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r61, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r62, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	ld.param.u32 	%r63, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	ld.param.u32 	%r64, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd60;
	add.u64 	%rd66, %SPL, 0;
	add.u64 	%rd67, %SPL, 100;
	add.u64 	%rd68, %SPL, 200;
	add.u64 	%rd69, %SPL, 300;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r65, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r65, %r64;
	@%p3 bra 	BB17_245;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd67+99], %rs1;
	st.local.u8 	[%rd67+98], %rs1;
	st.local.u8 	[%rd67+97], %rs1;
	st.local.u8 	[%rd67+96], %rs1;
	st.local.u8 	[%rd67+95], %rs1;
	st.local.u8 	[%rd67+94], %rs1;
	st.local.u8 	[%rd67+93], %rs1;
	st.local.u8 	[%rd67+92], %rs1;
	st.local.u8 	[%rd67+91], %rs1;
	st.local.u8 	[%rd67+90], %rs1;
	st.local.u8 	[%rd67+89], %rs1;
	st.local.u8 	[%rd67+88], %rs1;
	st.local.u8 	[%rd67+87], %rs1;
	st.local.u8 	[%rd67+86], %rs1;
	st.local.u8 	[%rd67+85], %rs1;
	st.local.u8 	[%rd67+84], %rs1;
	st.local.u8 	[%rd67+83], %rs1;
	st.local.u8 	[%rd67+82], %rs1;
	st.local.u8 	[%rd67+81], %rs1;
	st.local.u8 	[%rd67+80], %rs1;
	st.local.u8 	[%rd67+79], %rs1;
	st.local.u8 	[%rd67+78], %rs1;
	st.local.u8 	[%rd67+77], %rs1;
	st.local.u8 	[%rd67+76], %rs1;
	st.local.u8 	[%rd67+75], %rs1;
	st.local.u8 	[%rd67+74], %rs1;
	st.local.u8 	[%rd67+73], %rs1;
	st.local.u8 	[%rd67+72], %rs1;
	st.local.u8 	[%rd67+71], %rs1;
	st.local.u8 	[%rd67+70], %rs1;
	st.local.u8 	[%rd67+69], %rs1;
	st.local.u8 	[%rd67+68], %rs1;
	st.local.u8 	[%rd67+67], %rs1;
	st.local.u8 	[%rd67+66], %rs1;
	st.local.u8 	[%rd67+65], %rs1;
	st.local.u8 	[%rd67+64], %rs1;
	st.local.u8 	[%rd67+63], %rs1;
	st.local.u8 	[%rd67+62], %rs1;
	st.local.u8 	[%rd67+61], %rs1;
	st.local.u8 	[%rd67+60], %rs1;
	st.local.u8 	[%rd67+59], %rs1;
	st.local.u8 	[%rd67+58], %rs1;
	st.local.u8 	[%rd67+57], %rs1;
	st.local.u8 	[%rd67+56], %rs1;
	st.local.u8 	[%rd67+55], %rs1;
	st.local.u8 	[%rd67+54], %rs1;
	st.local.u8 	[%rd67+53], %rs1;
	st.local.u8 	[%rd67+52], %rs1;
	st.local.u8 	[%rd67+51], %rs1;
	st.local.u8 	[%rd67+50], %rs1;
	st.local.u8 	[%rd67+49], %rs1;
	st.local.u8 	[%rd67+48], %rs1;
	st.local.u8 	[%rd67+47], %rs1;
	st.local.u8 	[%rd67+46], %rs1;
	st.local.u8 	[%rd67+45], %rs1;
	st.local.u8 	[%rd67+44], %rs1;
	st.local.u8 	[%rd67+43], %rs1;
	st.local.u8 	[%rd67+42], %rs1;
	st.local.u8 	[%rd67+41], %rs1;
	st.local.u8 	[%rd67+40], %rs1;
	st.local.u8 	[%rd67+39], %rs1;
	st.local.u8 	[%rd67+38], %rs1;
	st.local.u8 	[%rd67+37], %rs1;
	st.local.u8 	[%rd67+36], %rs1;
	st.local.u8 	[%rd67+35], %rs1;
	st.local.u8 	[%rd67+34], %rs1;
	st.local.u8 	[%rd67+33], %rs1;
	st.local.u8 	[%rd67+32], %rs1;
	st.local.u8 	[%rd67+31], %rs1;
	st.local.u8 	[%rd67+30], %rs1;
	st.local.u8 	[%rd67+29], %rs1;
	st.local.u8 	[%rd67+28], %rs1;
	st.local.u8 	[%rd67+27], %rs1;
	st.local.u8 	[%rd67+26], %rs1;
	st.local.u8 	[%rd67+25], %rs1;
	st.local.u8 	[%rd67+24], %rs1;
	st.local.u8 	[%rd67+23], %rs1;
	st.local.u8 	[%rd67+22], %rs1;
	st.local.u8 	[%rd67+21], %rs1;
	st.local.u8 	[%rd67+20], %rs1;
	st.local.u8 	[%rd67+19], %rs1;
	st.local.u8 	[%rd67+18], %rs1;
	st.local.u8 	[%rd67+17], %rs1;
	st.local.u8 	[%rd67+16], %rs1;
	st.local.u8 	[%rd67+15], %rs1;
	st.local.u8 	[%rd67+14], %rs1;
	st.local.u8 	[%rd67+13], %rs1;
	st.local.u8 	[%rd67+12], %rs1;
	st.local.u8 	[%rd67+11], %rs1;
	st.local.u8 	[%rd67+10], %rs1;
	st.local.u8 	[%rd67+9], %rs1;
	st.local.u8 	[%rd67+8], %rs1;
	st.local.u8 	[%rd67+7], %rs1;
	st.local.u8 	[%rd67+6], %rs1;
	st.local.u8 	[%rd67+5], %rs1;
	st.local.u8 	[%rd67+4], %rs1;
	st.local.u8 	[%rd67+3], %rs1;
	st.local.u8 	[%rd67+2], %rs1;
	st.local.u8 	[%rd67+1], %rs1;
	st.local.u8 	[%rd67], %rs1;
	st.local.u8 	[%rd68+99], %rs1;
	st.local.u8 	[%rd68+98], %rs1;
	st.local.u8 	[%rd68+97], %rs1;
	st.local.u8 	[%rd68+96], %rs1;
	st.local.u8 	[%rd68+95], %rs1;
	st.local.u8 	[%rd68+94], %rs1;
	st.local.u8 	[%rd68+93], %rs1;
	st.local.u8 	[%rd68+92], %rs1;
	st.local.u8 	[%rd68+91], %rs1;
	st.local.u8 	[%rd68+90], %rs1;
	st.local.u8 	[%rd68+89], %rs1;
	st.local.u8 	[%rd68+88], %rs1;
	st.local.u8 	[%rd68+87], %rs1;
	st.local.u8 	[%rd68+86], %rs1;
	st.local.u8 	[%rd68+85], %rs1;
	st.local.u8 	[%rd68+84], %rs1;
	st.local.u8 	[%rd68+83], %rs1;
	st.local.u8 	[%rd68+82], %rs1;
	st.local.u8 	[%rd68+81], %rs1;
	st.local.u8 	[%rd68+80], %rs1;
	st.local.u8 	[%rd68+79], %rs1;
	st.local.u8 	[%rd68+78], %rs1;
	st.local.u8 	[%rd68+77], %rs1;
	st.local.u8 	[%rd68+76], %rs1;
	st.local.u8 	[%rd68+75], %rs1;
	st.local.u8 	[%rd68+74], %rs1;
	st.local.u8 	[%rd68+73], %rs1;
	st.local.u8 	[%rd68+72], %rs1;
	st.local.u8 	[%rd68+71], %rs1;
	st.local.u8 	[%rd68+70], %rs1;
	st.local.u8 	[%rd68+69], %rs1;
	st.local.u8 	[%rd68+68], %rs1;
	st.local.u8 	[%rd68+67], %rs1;
	st.local.u8 	[%rd68+66], %rs1;
	st.local.u8 	[%rd68+65], %rs1;
	st.local.u8 	[%rd68+64], %rs1;
	st.local.u8 	[%rd68+63], %rs1;
	st.local.u8 	[%rd68+62], %rs1;
	st.local.u8 	[%rd68+61], %rs1;
	st.local.u8 	[%rd68+60], %rs1;
	st.local.u8 	[%rd68+59], %rs1;
	st.local.u8 	[%rd68+58], %rs1;
	st.local.u8 	[%rd68+57], %rs1;
	st.local.u8 	[%rd68+56], %rs1;
	st.local.u8 	[%rd68+55], %rs1;
	st.local.u8 	[%rd68+54], %rs1;
	st.local.u8 	[%rd68+53], %rs1;
	st.local.u8 	[%rd68+52], %rs1;
	st.local.u8 	[%rd68+51], %rs1;
	st.local.u8 	[%rd68+50], %rs1;
	st.local.u8 	[%rd68+49], %rs1;
	st.local.u8 	[%rd68+48], %rs1;
	st.local.u8 	[%rd68+47], %rs1;
	st.local.u8 	[%rd68+46], %rs1;
	st.local.u8 	[%rd68+45], %rs1;
	st.local.u8 	[%rd68+44], %rs1;
	st.local.u8 	[%rd68+43], %rs1;
	st.local.u8 	[%rd68+42], %rs1;
	st.local.u8 	[%rd68+41], %rs1;
	st.local.u8 	[%rd68+40], %rs1;
	st.local.u8 	[%rd68+39], %rs1;
	st.local.u8 	[%rd68+38], %rs1;
	st.local.u8 	[%rd68+37], %rs1;
	st.local.u8 	[%rd68+36], %rs1;
	st.local.u8 	[%rd68+35], %rs1;
	st.local.u8 	[%rd68+34], %rs1;
	st.local.u8 	[%rd68+33], %rs1;
	st.local.u8 	[%rd68+32], %rs1;
	st.local.u8 	[%rd68+31], %rs1;
	st.local.u8 	[%rd68+30], %rs1;
	st.local.u8 	[%rd68+29], %rs1;
	st.local.u8 	[%rd68+28], %rs1;
	st.local.u8 	[%rd68+27], %rs1;
	st.local.u8 	[%rd68+26], %rs1;
	st.local.u8 	[%rd68+25], %rs1;
	st.local.u8 	[%rd68+24], %rs1;
	st.local.u8 	[%rd68+23], %rs1;
	st.local.u8 	[%rd68+22], %rs1;
	st.local.u8 	[%rd68+21], %rs1;
	st.local.u8 	[%rd68+20], %rs1;
	st.local.u8 	[%rd68+19], %rs1;
	st.local.u8 	[%rd68+18], %rs1;
	st.local.u8 	[%rd68+17], %rs1;
	st.local.u8 	[%rd68+16], %rs1;
	st.local.u8 	[%rd68+15], %rs1;
	st.local.u8 	[%rd68+14], %rs1;
	st.local.u8 	[%rd68+13], %rs1;
	st.local.u8 	[%rd68+12], %rs1;
	st.local.u8 	[%rd68+11], %rs1;
	st.local.u8 	[%rd68+10], %rs1;
	st.local.u8 	[%rd68+9], %rs1;
	st.local.u8 	[%rd68+8], %rs1;
	st.local.u8 	[%rd68+7], %rs1;
	st.local.u8 	[%rd68+6], %rs1;
	st.local.u8 	[%rd68+5], %rs1;
	st.local.u8 	[%rd68+4], %rs1;
	st.local.u8 	[%rd68+3], %rs1;
	st.local.u8 	[%rd68+2], %rs1;
	st.local.u8 	[%rd68+1], %rs1;
	st.local.u8 	[%rd68], %rs1;
	mad.lo.s32 	%r66, %r2, %r1, %r3;
	mul.lo.s32 	%r67, %r61, %r61;
	mul.lo.s32 	%r68, %r67, %r66;
	cvt.s64.s32	%rd6, %r68;
	mov.f32 	%f1725, 0f00000000;
	setp.gt.s32	%p4, %r61, 0;
	@%p4 bra 	BB17_3;

	mov.f32 	%f1724, %f1725;
	mov.f32 	%f1723, %f1725;
	bra.uni 	BB17_7;

BB17_3:
	mov.f32 	%f1724, %f1725;
	mov.f32 	%f1723, %f1725;
	mov.u32 	%r69, 0;
	mov.u32 	%r244, %r69;

BB17_4:
	cvt.rn.f32.s32	%f4, %r244;
	mov.u32 	%r243, %r69;

BB17_5:
	mov.u32 	%r5, %r243;
	mad.lo.s32 	%r71, %r5, %r61, %r244;
	cvt.s64.s32	%rd70, %r71;
	add.s64 	%rd71, %rd70, %rd6;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.f32 	%f363, [%rd73];
	fma.rn.f32 	%f1725, %f363, %f4, %f1725;
	cvt.rn.f32.s32	%f364, %r5;
	fma.rn.f32 	%f1724, %f363, %f364, %f1724;
	add.f32 	%f1723, %f1723, %f363;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p5, %r6, %r61;
	mov.u32 	%r243, %r6;
	@%p5 bra 	BB17_5;

	add.s32 	%r244, %r244, 1;
	setp.lt.s32	%p6, %r244, %r61;
	@%p6 bra 	BB17_4;

BB17_7:
	div.rn.f32 	%f1755, %f1725, %f1723;
	div.rn.f32 	%f1756, %f1724, %f1723;
	mov.f32 	%f365, 0f3F000000;
	div.rn.f32 	%f366, %f365, %f1759;
	div.rn.f32 	%f16, %f366, %f1759;
	@%p4 bra 	BB17_9;

	mov.f32 	%f1728, 0f00000000;
	mov.f32 	%f1758, 0f51BA43B7;
	bra.uni 	BB17_17;

BB17_9:
	mul.wide.s32 	%rd74, %r68, 4;
	add.s64 	%rd7, %rd1, %rd74;
	mov.f32 	%f1728, 0f00000000;
	mov.u32 	%r72, 0;
	mov.f32 	%f1758, 0f51BA43B7;
	mov.u32 	%r253, %r72;

BB17_10:
	mov.u32 	%r252, %r72;

BB17_11:
	mov.u32 	%r248, %r252;
	mov.u32 	%r9, %r248;
	mov.f32 	%f1727, 0f00000000;
	mov.f32 	%f1726, %f1727;
	mov.u32 	%r251, %r72;

BB17_12:
	mul.lo.s32 	%r79, %r61, %r251;
	mul.wide.s32 	%rd75, %r79, 4;
	add.s64 	%rd148, %rd7, %rd75;
	sub.s32 	%r80, %r251, %r253;
	cvt.rn.f32.s32	%f373, %r80;
	mul.f32 	%f374, %f373, %f373;
	neg.f32 	%f375, %f374;
	mul.f32 	%f23, %f16, %f375;
	mul.f32 	%f376, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f377, %f376;
	mov.f32 	%f378, 0fBF317200;
	fma.rn.f32 	%f379, %f377, %f378, %f23;
	mov.f32 	%f380, 0fB5BFBE8E;
	fma.rn.f32 	%f381, %f377, %f380, %f379;
	mul.f32 	%f24, %f381, 0f3FB8AA3B;
	add.f32 	%f382, %f377, 0f00000000;
	ex2.approx.f32 	%f25, %f382;
	mov.u32 	%r249, %r72;
	mov.u32 	%r250, %r9;

BB17_13:
	mov.u32 	%r11, %r250;
	mov.u32 	%r12, %r249;
	// inline asm
	ex2.approx.ftz.f32 %f383,%f24;
	// inline asm
	cvt.rn.f32.s32	%f387, %r11;
	mul.f32 	%f388, %f387, %f387;
	mul.f32 	%f389, %f383, %f25;
	setp.lt.f32	%p8, %f23, 0fC2D20000;
	selp.f32	%f390, 0f00000000, %f389, %p8;
	setp.gt.f32	%p9, %f23, 0f42D20000;
	selp.f32	%f391, 0f7F800000, %f390, %p9;
	neg.f32 	%f392, %f388;
	mul.f32 	%f393, %f16, %f392;
	mul.f32 	%f394, %f393, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f395, %f394;
	fma.rn.f32 	%f397, %f395, %f378, %f393;
	fma.rn.f32 	%f399, %f395, %f380, %f397;
	mul.f32 	%f386, %f399, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f385,%f386;
	// inline asm
	add.f32 	%f400, %f395, 0f00000000;
	ex2.approx.f32 	%f401, %f400;
	mul.f32 	%f402, %f385, %f401;
	setp.lt.f32	%p10, %f393, 0fC2D20000;
	selp.f32	%f403, 0f00000000, %f402, %p10;
	setp.gt.f32	%p11, %f393, 0f42D20000;
	selp.f32	%f404, 0f7F800000, %f403, %p11;
	mul.f32 	%f405, %f391, %f404;
	ld.global.f32 	%f406, [%rd148];
	fma.rn.f32 	%f1727, %f405, %f406, %f1727;
	add.f32 	%f1726, %f1726, %f405;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p12, %r14, %r61;
	mov.u32 	%r249, %r14;
	mov.u32 	%r250, %r13;
	@%p12 bra 	BB17_13;

	add.s32 	%r251, %r251, 1;
	setp.lt.s32	%p13, %r251, %r61;
	@%p13 bra 	BB17_12;

	div.rn.f32 	%f407, %f1727, %f1726;
	max.f32 	%f1728, %f1728, %f407;
	min.f32 	%f1758, %f1758, %f407;
	add.s32 	%r252, %r9, 1;
	setp.lt.s32	%p14, %r252, %r61;
	@%p14 bra 	BB17_11;

	add.s32 	%r253, %r253, 1;
	setp.lt.s32	%p15, %r253, %r61;
	@%p15 bra 	BB17_10;

BB17_17:
	sub.f32 	%f409, %f1728, %f1758;
	add.f32 	%f410, %f409, %f409;
	add.f32 	%f411, %f410, %f410;
	mul.f32 	%f412, %f411, 0f40490FD8;
	mul.f32 	%f413, %f412, %f1759;
	mul.f32 	%f414, %f413, %f1759;
	mov.f32 	%f415, 0f00000000;
	max.f32 	%f1757, %f415, %f414;
	setp.lt.s32	%p16, %r63, 1;
	@%p16 bra 	BB17_108;

	add.u64 	%rd76, %SP, 320;
	cvta.to.local.u64 	%rd11, %rd76;
	cvt.rn.f32.s32	%f417, %r61;
	mul.f32 	%f35, %f417, 0f3F000000;
	cvt.rn.f32.s32	%f36, %r62;
	add.s64 	%rd12, %rd76, 4;
	mov.u32 	%r254, 0;
	cvta.to.global.u64 	%rd77, %rd61;
	cvta.to.global.u64 	%rd85, %rd62;

BB17_19:
	@%p4 bra 	BB17_21;

	mov.f32 	%f1754, 0f00000000;
	mov.f32 	%f1753, %f1754;
	mov.f32 	%f1752, %f1754;
	mov.f32 	%f1751, %f1754;
	mov.f32 	%f1750, %f1754;
	mov.f32 	%f1749, %f1754;
	mov.f32 	%f1748, %f1754;
	mov.f32 	%f1747, %f1754;
	mov.f32 	%f1746, %f1754;
	mov.f32 	%f1745, %f1754;
	bra.uni 	BB17_107;

BB17_21:
	div.rn.f32 	%f439, %f365, %f1759;
	div.rn.f32 	%f45, %f439, %f1759;
	neg.f32 	%f440, %f1757;
	div.rn.f32 	%f441, %f440, 0f40206C98;
	div.rn.f32 	%f46, %f441, %f1759;
	div.rn.f32 	%f47, %f46, %f1759;
	mov.f32 	%f442, 0fC0000000;
	div.rn.f32 	%f48, %f442, %f1759;
	mul.f32 	%f443, %f1759, %f1759;
	mul.f32 	%f444, %f1759, 0f3F800000;
	mul.f32 	%f445, %f444, %f443;
	div.rn.f32 	%f49, %f441, %f445;
	mul.f32 	%f446, %f443, %f443;
	mul.f32 	%f447, %f444, %f446;
	div.rn.f32 	%f448, %f1757, 0f40206C98;
	div.rn.f32 	%f50, %f448, %f447;
	mov.u32 	%r255, 0;
	mov.f32 	%f1754, 0f00000000;
	mov.f32 	%f1753, %f1754;
	mov.f32 	%f1752, %f1754;
	mov.f32 	%f1751, %f1754;
	mov.f32 	%f1750, %f1754;
	mov.f32 	%f1749, %f1754;
	mov.f32 	%f1748, %f1754;
	mov.f32 	%f1747, %f1754;
	mov.f32 	%f1746, %f1754;
	mov.f32 	%f1745, %f1754;

BB17_22:
	mov.u32 	%r256, 0;
	cvt.rn.f32.s32	%f63, %r255;
	sub.f32 	%f64, %f63, %f1755;
	add.f32 	%f65, %f64, 0f3F800000;
	mov.f32 	%f449, 0f3F800000;
	sqrt.rn.f32 	%f66, %f45;
	mul.f32 	%f67, %f65, %f66;
	abs.f32 	%f68, %f67;
	mul.f32 	%f70, %f64, %f66;
	abs.f32 	%f71, %f70;
	shl.b32 	%r88, %r66, 1;
	mul.wide.s32 	%rd78, %r88, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.f32 	%f73, [%rd79+4];
	ld.global.f32 	%f74, [%rd79];
	add.f32 	%f450, %f63, 0f3F800000;
	sub.f32 	%f75, %f450, %f1755;
	div.rn.f32 	%f76, %f75, %f1759;
	cvt.rzi.f32.f32	%f451, %f449;
	add.f32 	%f452, %f451, %f451;
	mov.f32 	%f453, 0f40000000;
	sub.f32 	%f454, %f453, %f452;
	abs.f32 	%f77, %f454;
	div.rn.f32 	%f78, %f64, %f1759;
	mul.f32 	%f455, %f65, 0f3F800000;
	mul.f32 	%f456, %f64, 0f3F800000;
	mul.f32 	%f457, %f65, %f65;
	mul.f32 	%f79, %f455, %f457;
	mul.f32 	%f458, %f64, %f64;
	mul.f32 	%f80, %f456, %f458;

BB17_23:
	setp.ltu.f32	%p18, %f68, 0f3F800000;
	@%p18 bra 	BB17_25;

	setp.ltu.f32	%p19, %f68, 0f407AD445;
	mov.f32 	%f461, 0f3A03BB71;
	mov.f32 	%f462, 0fB7B730FB;
	fma.rn.f32 	%f463, %f462, %f68, %f461;
	mov.f32 	%f464, 0fBBACA3B3;
	fma.rn.f32 	%f465, %f463, %f68, %f464;
	mov.f32 	%f466, 0f3D0A7445;
	fma.rn.f32 	%f467, %f465, %f68, %f466;
	mov.f32 	%f468, 0fBE1B3B75;
	fma.rn.f32 	%f469, %f467, %f68, %f468;
	mov.f32 	%f470, 0fBF6B385A;
	fma.rn.f32 	%f471, %f469, %f68, %f470;
	mov.f32 	%f472, 0fBFD0316E;
	fma.rn.f32 	%f473, %f471, %f68, %f472;
	mov.f32 	%f474, 0fBA031CCE;
	fma.rn.f32 	%f460, %f473, %f68, %f474;
	// inline asm
	ex2.approx.ftz.f32 %f459,%f460;
	// inline asm
	sub.f32 	%f476, %f449, %f459;
	mov.b32 	 %r89, %f476;
	selp.b32	%r90, %r89, 1065353216, %p19;
	mov.b32 	 %r91, %f67;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r90, %r92;
	mov.b32 	 %f1731, %r93;
	bra.uni 	BB17_26;

BB17_25:
	mul.f32 	%f1721, %f67, %f67;
	mov.f32 	%f477, 0f3BA0C9F8;
	mov.f32 	%f478, 0fBA1268FB;
	fma.rn.f32 	%f479, %f478, %f1721, %f477;
	mov.f32 	%f480, 0fBCDABFD4;
	fma.rn.f32 	%f481, %f479, %f1721, %f480;
	mov.f32 	%f482, 0f3DE70331;
	fma.rn.f32 	%f483, %f481, %f1721, %f482;
	mov.f32 	%f484, 0fBEC09330;
	fma.rn.f32 	%f485, %f483, %f1721, %f484;
	mov.f32 	%f486, 0f3F906EBA;
	fma.rn.f32 	%f487, %f485, %f1721, %f486;
	mul.f32 	%f1731, %f487, %f67;

BB17_26:
	setp.ltu.f32	%p20, %f71, 0f3F800000;
	@%p20 bra 	BB17_28;

	setp.ltu.f32	%p21, %f71, 0f407AD445;
	mov.f32 	%f490, 0f3A03BB71;
	mov.f32 	%f491, 0fB7B730FB;
	fma.rn.f32 	%f492, %f491, %f71, %f490;
	mov.f32 	%f493, 0fBBACA3B3;
	fma.rn.f32 	%f494, %f492, %f71, %f493;
	mov.f32 	%f495, 0f3D0A7445;
	fma.rn.f32 	%f496, %f494, %f71, %f495;
	mov.f32 	%f497, 0fBE1B3B75;
	fma.rn.f32 	%f498, %f496, %f71, %f497;
	mov.f32 	%f499, 0fBF6B385A;
	fma.rn.f32 	%f500, %f498, %f71, %f499;
	mov.f32 	%f501, 0fBFD0316E;
	fma.rn.f32 	%f502, %f500, %f71, %f501;
	mov.f32 	%f503, 0fBA031CCE;
	fma.rn.f32 	%f489, %f502, %f71, %f503;
	// inline asm
	ex2.approx.ftz.f32 %f488,%f489;
	// inline asm
	sub.f32 	%f505, %f449, %f488;
	mov.b32 	 %r94, %f505;
	selp.b32	%r95, %r94, 1065353216, %p21;
	mov.b32 	 %r96, %f70;
	and.b32  	%r97, %r96, -2147483648;
	or.b32  	%r98, %r95, %r97;
	mov.b32 	 %f1732, %r98;
	bra.uni 	BB17_29;

BB17_28:
	mul.f32 	%f1720, %f70, %f70;
	mov.f32 	%f506, 0f3BA0C9F8;
	mov.f32 	%f507, 0fBA1268FB;
	fma.rn.f32 	%f508, %f507, %f1720, %f506;
	mov.f32 	%f509, 0fBCDABFD4;
	fma.rn.f32 	%f510, %f508, %f1720, %f509;
	mov.f32 	%f511, 0f3DE70331;
	fma.rn.f32 	%f512, %f510, %f1720, %f511;
	mov.f32 	%f513, 0fBEC09330;
	fma.rn.f32 	%f514, %f512, %f1720, %f513;
	mov.f32 	%f515, 0f3F906EBA;
	fma.rn.f32 	%f516, %f514, %f1720, %f515;
	mul.f32 	%f1732, %f516, %f70;

BB17_29:
	sqrt.rn.f32 	%f1717, %f45;
	sub.f32 	%f517, %f1731, %f1732;
	mul.f32 	%f99, %f517, 0f3F000000;
	cvt.rn.f32.s32	%f100, %r256;
	sub.f32 	%f101, %f100, %f1756;
	add.f32 	%f102, %f101, 0f3F800000;
	mul.f32 	%f103, %f102, %f1717;
	abs.f32 	%f104, %f103;
	setp.ltu.f32	%p22, %f104, 0f3F800000;
	@%p22 bra 	BB17_31;

	mov.f32 	%f520, 0f3A03BB71;
	mov.f32 	%f521, 0fB7B730FB;
	fma.rn.f32 	%f522, %f521, %f104, %f520;
	mov.f32 	%f523, 0fBBACA3B3;
	fma.rn.f32 	%f524, %f522, %f104, %f523;
	mov.f32 	%f525, 0f3D0A7445;
	fma.rn.f32 	%f526, %f524, %f104, %f525;
	mov.f32 	%f527, 0fBE1B3B75;
	fma.rn.f32 	%f528, %f526, %f104, %f527;
	mov.f32 	%f529, 0fBF6B385A;
	fma.rn.f32 	%f530, %f528, %f104, %f529;
	mov.f32 	%f531, 0fBFD0316E;
	fma.rn.f32 	%f532, %f530, %f104, %f531;
	mov.f32 	%f533, 0fBA031CCE;
	fma.rn.f32 	%f519, %f532, %f104, %f533;
	// inline asm
	ex2.approx.ftz.f32 %f518,%f519;
	// inline asm
	sub.f32 	%f535, %f449, %f518;
	mov.b32 	 %r99, %f535;
	setp.ltu.f32	%p23, %f104, 0f407AD445;
	selp.b32	%r100, %r99, 1065353216, %p23;
	mov.b32 	 %r101, %f103;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r100, %r102;
	mov.b32 	 %f1733, %r103;
	bra.uni 	BB17_32;

BB17_31:
	mul.f32 	%f536, %f103, %f103;
	mov.f32 	%f537, 0f3BA0C9F8;
	mov.f32 	%f538, 0fBA1268FB;
	fma.rn.f32 	%f539, %f538, %f536, %f537;
	mov.f32 	%f540, 0fBCDABFD4;
	fma.rn.f32 	%f541, %f539, %f536, %f540;
	mov.f32 	%f542, 0f3DE70331;
	fma.rn.f32 	%f543, %f541, %f536, %f542;
	mov.f32 	%f544, 0fBEC09330;
	fma.rn.f32 	%f545, %f543, %f536, %f544;
	mov.f32 	%f546, 0f3F906EBA;
	fma.rn.f32 	%f547, %f545, %f536, %f546;
	mul.f32 	%f1733, %f547, %f103;

BB17_32:
	sqrt.rn.f32 	%f1718, %f45;
	mul.f32 	%f108, %f101, %f1718;
	abs.f32 	%f109, %f108;
	setp.ltu.f32	%p24, %f109, 0f3F800000;
	@%p24 bra 	BB17_34;

	mov.f32 	%f550, 0f3A03BB71;
	mov.f32 	%f551, 0fB7B730FB;
	fma.rn.f32 	%f552, %f551, %f109, %f550;
	mov.f32 	%f553, 0fBBACA3B3;
	fma.rn.f32 	%f554, %f552, %f109, %f553;
	mov.f32 	%f555, 0f3D0A7445;
	fma.rn.f32 	%f556, %f554, %f109, %f555;
	mov.f32 	%f557, 0fBE1B3B75;
	fma.rn.f32 	%f558, %f556, %f109, %f557;
	mov.f32 	%f559, 0fBF6B385A;
	fma.rn.f32 	%f560, %f558, %f109, %f559;
	mov.f32 	%f561, 0fBFD0316E;
	fma.rn.f32 	%f562, %f560, %f109, %f561;
	mov.f32 	%f563, 0fBA031CCE;
	fma.rn.f32 	%f549, %f562, %f109, %f563;
	// inline asm
	ex2.approx.ftz.f32 %f548,%f549;
	// inline asm
	sub.f32 	%f565, %f449, %f548;
	mov.b32 	 %r104, %f565;
	setp.ltu.f32	%p25, %f109, 0f407AD445;
	selp.b32	%r105, %r104, 1065353216, %p25;
	mov.b32 	 %r106, %f108;
	and.b32  	%r107, %r106, -2147483648;
	or.b32  	%r108, %r105, %r107;
	mov.b32 	 %f1734, %r108;
	bra.uni 	BB17_35;

BB17_34:
	mul.f32 	%f566, %f108, %f108;
	mov.f32 	%f567, 0f3BA0C9F8;
	mov.f32 	%f568, 0fBA1268FB;
	fma.rn.f32 	%f569, %f568, %f566, %f567;
	mov.f32 	%f570, 0fBCDABFD4;
	fma.rn.f32 	%f571, %f569, %f566, %f570;
	mov.f32 	%f572, 0f3DE70331;
	fma.rn.f32 	%f573, %f571, %f566, %f572;
	mov.f32 	%f574, 0fBEC09330;
	fma.rn.f32 	%f575, %f573, %f566, %f574;
	mov.f32 	%f576, 0f3F906EBA;
	fma.rn.f32 	%f577, %f575, %f566, %f576;
	mul.f32 	%f1734, %f577, %f108;

BB17_35:
	cvt.rn.f32.s32	%f1719, %r255;
	sub.f32 	%f578, %f1733, %f1734;
	mul.f32 	%f113, %f578, 0f3F000000;
	mul.f32 	%f579, %f1757, %f99;
	fma.rn.f32 	%f114, %f579, %f113, %f1758;
	mad.lo.s32 	%r109, %r256, %r61, %r255;
	cvt.s64.s32	%rd80, %r109;
	add.s64 	%rd81, %rd80, %rd6;
	shl.b64 	%rd83, %rd81, 2;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.f32 	%f115, [%rd84];
	add.f32 	%f580, %f73, %f100;
	fma.rn.f32 	%f581, %f580, %f36, %f74;
	add.f32 	%f582, %f581, %f1719;
	cvt.rzi.s32.f32	%r110, %f582;
	mul.wide.s32 	%rd86, %r110, 4;
	add.s64 	%rd87, %rd85, %rd86;
	ld.global.f32 	%f1760, [%rd87];
	setp.neu.f32	%p26, %f76, 0f3F800000;
	@%p26 bra 	BB17_37;

	mov.f32 	%f1736, 0f3F800000;
	bra.uni 	BB17_48;

BB17_37:
	abs.f32 	%f117, %f76;
	setp.gtu.f32	%p27, %f117, 0f7F800000;
	add.f32 	%f1736, %f76, 0f40000000;
	@%p27 bra 	BB17_48;

	abs.f32 	%f119, %f453;
	setp.gtu.f32	%p28, %f119, 0f7F800000;
	add.f32 	%f1736, %f76, 0f40000000;
	@%p28 bra 	BB17_48;

	setp.eq.f32	%p29, %f119, 0f7F800000;
	@%p29 bra 	BB17_47;

	setp.eq.f32	%p30, %f76, 0f00000000;
	setp.eq.f32	%p31, %f117, 0f7F800000;
	or.pred  	%p32, %p31, %p30;
	setp.eq.f32	%p33, %f77, 0f3F800000;
	setp.lt.f32	%p34, %f76, 0f00000000;
	and.pred  	%p35, %p34, %p33;
	selp.f32	%f584, 0fFF800000, 0f7F800000, %p35;
	add.f32 	%f585, %f76, %f76;
	selp.f32	%f586, %f585, 0f00000000, %p33;
	selp.f32	%f1736, %f584, %f586, %p31;
	@%p32 bra 	BB17_48;

	setp.geu.f32	%p36, %f76, 0f00000000;
	@%p36 bra 	BB17_44;

	cvt.rzi.f32.f32	%f588, %f453;
	setp.eq.f32	%p37, %f588, 0f40000000;
	@%p37 bra 	BB17_44;

	mov.f32 	%f1736, 0f7FFFFFFF;
	bra.uni 	BB17_48;

BB17_44:
	setp.lt.f32	%p38, %f117, 0f00800000;
	selp.f32	%f593, 0fC3170000, 0fC2FE0000, %p38;
	mul.f32 	%f594, %f117, 0f4B800000;
	selp.f32	%f595, %f594, %f117, %p38;
	mov.b32 	 %r111, %f595;
	and.b32  	%r112, %r111, 8388607;
	or.b32  	%r113, %r112, 1065353216;
	mov.b32 	 %f596, %r113;
	shr.u32 	%r114, %r111, 23;
	cvt.rn.f32.u32	%f597, %r114;
	add.f32 	%f598, %f593, %f597;
	setp.gt.f32	%p39, %f596, 0f3FB504F3;
	mul.f32 	%f599, %f596, 0f3F000000;
	add.f32 	%f600, %f598, 0f3F800000;
	selp.f32	%f601, %f599, %f596, %p39;
	selp.f32	%f602, %f600, %f598, %p39;
	add.f32 	%f603, %f601, 0fBF800000;
	add.f32 	%f590, %f601, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f589,%f590;
	// inline asm
	add.f32 	%f604, %f603, %f603;
	mul.f32 	%f605, %f604, %f589;
	mul.f32 	%f606, %f605, %f605;
	mov.f32 	%f607, 0f3C4CAF63;
	mov.f32 	%f608, 0f3B18F0FE;
	fma.rn.f32 	%f609, %f608, %f606, %f607;
	mov.f32 	%f610, 0f3DAAAABD;
	fma.rn.f32 	%f611, %f609, %f606, %f610;
	mul.rn.f32 	%f612, %f611, %f606;
	mul.rn.f32 	%f613, %f612, %f605;
	sub.f32 	%f614, %f603, %f605;
	add.f32 	%f615, %f614, %f614;
	neg.f32 	%f616, %f605;
	fma.rn.f32 	%f617, %f616, %f603, %f615;
	mul.rn.f32 	%f618, %f589, %f617;
	add.f32 	%f619, %f605, %f613;
	sub.f32 	%f620, %f605, %f619;
	add.f32 	%f621, %f620, %f613;
	add.f32 	%f622, %f621, %f618;
	add.f32 	%f623, %f619, %f622;
	sub.f32 	%f624, %f619, %f623;
	add.f32 	%f625, %f624, %f622;
	mov.f32 	%f626, 0f3F317200;
	mul.rn.f32 	%f627, %f602, %f626;
	mov.f32 	%f628, 0f35BFBE8E;
	mul.rn.f32 	%f629, %f602, %f628;
	add.f32 	%f630, %f627, %f623;
	sub.f32 	%f631, %f627, %f630;
	add.f32 	%f632, %f631, %f623;
	add.f32 	%f633, %f632, %f625;
	add.f32 	%f634, %f633, %f629;
	add.f32 	%f635, %f630, %f634;
	sub.f32 	%f636, %f630, %f635;
	add.f32 	%f637, %f636, %f634;
	setp.gt.f32	%p40, %f119, 0f77F684DF;
	selp.f32	%f638, 0f39800000, 0f40000000, %p40;
	mul.rn.f32 	%f639, %f638, %f635;
	neg.f32 	%f640, %f639;
	fma.rn.f32 	%f641, %f638, %f635, %f640;
	fma.rn.f32 	%f642, %f638, %f637, %f641;
	mov.f32 	%f643, 0f00000000;
	fma.rn.f32 	%f644, %f643, %f635, %f642;
	add.rn.f32 	%f645, %f639, %f644;
	neg.f32 	%f646, %f645;
	add.rn.f32 	%f647, %f639, %f646;
	add.rn.f32 	%f648, %f647, %f644;
	mov.b32 	 %r115, %f645;
	setp.eq.s32	%p41, %r115, 1118925336;
	add.s32 	%r116, %r115, -1;
	mov.b32 	 %f649, %r116;
	add.f32 	%f650, %f648, 0f37000000;
	selp.f32	%f122, %f650, %f648, %p41;
	selp.f32	%f651, %f649, %f645, %p41;
	mul.f32 	%f652, %f651, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f653, %f652;
	mov.f32 	%f654, 0fBF317200;
	fma.rn.f32 	%f655, %f653, %f654, %f651;
	mov.f32 	%f656, 0fB5BFBE8E;
	fma.rn.f32 	%f657, %f653, %f656, %f655;
	mul.f32 	%f592, %f657, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f591,%f592;
	// inline asm
	add.f32 	%f658, %f653, 0f00000000;
	ex2.approx.f32 	%f659, %f658;
	mul.f32 	%f660, %f591, %f659;
	setp.lt.f32	%p42, %f651, 0fC2D20000;
	selp.f32	%f661, 0f00000000, %f660, %p42;
	setp.gt.f32	%p43, %f651, 0f42D20000;
	selp.f32	%f1735, 0f7F800000, %f661, %p43;
	setp.eq.f32	%p44, %f1735, 0f7F800000;
	@%p44 bra 	BB17_46;

	fma.rn.f32 	%f1735, %f1735, %f122, %f1735;

BB17_46:
	mov.b32 	 %r117, %f1735;
	xor.b32  	%r118, %r117, -2147483648;
	mov.b32 	 %f662, %r118;
	selp.f32	%f1736, %f662, %f1735, %p35;
	bra.uni 	BB17_48;

BB17_47:
	setp.eq.f32	%p48, %f76, 0fBF800000;
	setp.gt.f32	%p49, %f117, 0f3F800000;
	selp.f32	%f664, 0f7F800000, 0f00000000, %p49;
	selp.f32	%f1736, 0f3F800000, %f664, %p48;

BB17_48:
	mul.f32 	%f668, %f1736, 0fBF000000;
	mul.f32 	%f669, %f668, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f670, %f669;
	mov.f32 	%f671, 0fBF317200;
	fma.rn.f32 	%f672, %f670, %f671, %f668;
	mov.f32 	%f673, 0fB5BFBE8E;
	fma.rn.f32 	%f674, %f670, %f673, %f672;
	mul.f32 	%f667, %f674, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f666,%f667;
	// inline asm
	add.f32 	%f675, %f670, 0f00000000;
	ex2.approx.f32 	%f676, %f675;
	mul.f32 	%f677, %f666, %f676;
	setp.lt.f32	%p50, %f668, 0fC2D20000;
	selp.f32	%f678, 0f00000000, %f677, %p50;
	setp.gt.f32	%p51, %f668, 0f42D20000;
	selp.f32	%f129, 0f7F800000, %f678, %p51;
	setp.neu.f32	%p52, %f78, 0f3F800000;
	@%p52 bra 	BB17_50;

	mov.f32 	%f1738, 0f3F800000;
	bra.uni 	BB17_61;

BB17_50:
	abs.f32 	%f130, %f78;
	setp.gtu.f32	%p53, %f130, 0f7F800000;
	add.f32 	%f1738, %f78, 0f40000000;
	@%p53 bra 	BB17_61;

	abs.f32 	%f132, %f453;
	setp.gtu.f32	%p54, %f132, 0f7F800000;
	add.f32 	%f1738, %f78, 0f40000000;
	@%p54 bra 	BB17_61;

	setp.eq.f32	%p55, %f132, 0f7F800000;
	@%p55 bra 	BB17_60;

	setp.eq.f32	%p56, %f78, 0f00000000;
	setp.eq.f32	%p57, %f130, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	setp.eq.f32	%p59, %f77, 0f3F800000;
	setp.lt.f32	%p60, %f78, 0f00000000;
	and.pred  	%p61, %p60, %p59;
	selp.f32	%f680, 0fFF800000, 0f7F800000, %p61;
	add.f32 	%f681, %f78, %f78;
	selp.f32	%f682, %f681, 0f00000000, %p59;
	selp.f32	%f1738, %f680, %f682, %p57;
	@%p58 bra 	BB17_61;

	setp.geu.f32	%p62, %f78, 0f00000000;
	@%p62 bra 	BB17_57;

	cvt.rzi.f32.f32	%f684, %f453;
	setp.eq.f32	%p63, %f684, 0f40000000;
	@%p63 bra 	BB17_57;

	mov.f32 	%f1738, 0f7FFFFFFF;
	bra.uni 	BB17_61;

BB17_57:
	setp.lt.f32	%p64, %f130, 0f00800000;
	selp.f32	%f689, 0fC3170000, 0fC2FE0000, %p64;
	mul.f32 	%f690, %f130, 0f4B800000;
	selp.f32	%f691, %f690, %f130, %p64;
	mov.b32 	 %r119, %f691;
	and.b32  	%r120, %r119, 8388607;
	or.b32  	%r121, %r120, 1065353216;
	mov.b32 	 %f692, %r121;
	shr.u32 	%r122, %r119, 23;
	cvt.rn.f32.u32	%f693, %r122;
	add.f32 	%f694, %f689, %f693;
	setp.gt.f32	%p65, %f692, 0f3FB504F3;
	mul.f32 	%f695, %f692, 0f3F000000;
	add.f32 	%f696, %f694, 0f3F800000;
	selp.f32	%f697, %f695, %f692, %p65;
	selp.f32	%f698, %f696, %f694, %p65;
	add.f32 	%f699, %f697, 0fBF800000;
	add.f32 	%f686, %f697, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f685,%f686;
	// inline asm
	add.f32 	%f700, %f699, %f699;
	mul.f32 	%f701, %f700, %f685;
	mul.f32 	%f702, %f701, %f701;
	mov.f32 	%f703, 0f3C4CAF63;
	mov.f32 	%f704, 0f3B18F0FE;
	fma.rn.f32 	%f705, %f704, %f702, %f703;
	mov.f32 	%f706, 0f3DAAAABD;
	fma.rn.f32 	%f707, %f705, %f702, %f706;
	mul.rn.f32 	%f708, %f707, %f702;
	mul.rn.f32 	%f709, %f708, %f701;
	sub.f32 	%f710, %f699, %f701;
	add.f32 	%f711, %f710, %f710;
	neg.f32 	%f712, %f701;
	fma.rn.f32 	%f713, %f712, %f699, %f711;
	mul.rn.f32 	%f714, %f685, %f713;
	add.f32 	%f715, %f701, %f709;
	sub.f32 	%f716, %f701, %f715;
	add.f32 	%f717, %f716, %f709;
	add.f32 	%f718, %f717, %f714;
	add.f32 	%f719, %f715, %f718;
	sub.f32 	%f720, %f715, %f719;
	add.f32 	%f721, %f720, %f718;
	mov.f32 	%f722, 0f3F317200;
	mul.rn.f32 	%f723, %f698, %f722;
	mov.f32 	%f724, 0f35BFBE8E;
	mul.rn.f32 	%f725, %f698, %f724;
	add.f32 	%f726, %f723, %f719;
	sub.f32 	%f727, %f723, %f726;
	add.f32 	%f728, %f727, %f719;
	add.f32 	%f729, %f728, %f721;
	add.f32 	%f730, %f729, %f725;
	add.f32 	%f731, %f726, %f730;
	sub.f32 	%f732, %f726, %f731;
	add.f32 	%f733, %f732, %f730;
	setp.gt.f32	%p66, %f132, 0f77F684DF;
	selp.f32	%f734, 0f39800000, 0f40000000, %p66;
	mul.rn.f32 	%f735, %f734, %f731;
	neg.f32 	%f736, %f735;
	fma.rn.f32 	%f737, %f734, %f731, %f736;
	fma.rn.f32 	%f738, %f734, %f733, %f737;
	mov.f32 	%f739, 0f00000000;
	fma.rn.f32 	%f740, %f739, %f731, %f738;
	add.rn.f32 	%f741, %f735, %f740;
	neg.f32 	%f742, %f741;
	add.rn.f32 	%f743, %f735, %f742;
	add.rn.f32 	%f744, %f743, %f740;
	mov.b32 	 %r123, %f741;
	setp.eq.s32	%p67, %r123, 1118925336;
	add.s32 	%r124, %r123, -1;
	mov.b32 	 %f745, %r124;
	add.f32 	%f746, %f744, 0f37000000;
	selp.f32	%f135, %f746, %f744, %p67;
	selp.f32	%f747, %f745, %f741, %p67;
	mul.f32 	%f748, %f747, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f749, %f748;
	fma.rn.f32 	%f751, %f749, %f671, %f747;
	fma.rn.f32 	%f753, %f749, %f673, %f751;
	mul.f32 	%f688, %f753, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f687,%f688;
	// inline asm
	add.f32 	%f754, %f749, 0f00000000;
	ex2.approx.f32 	%f755, %f754;
	mul.f32 	%f756, %f687, %f755;
	setp.lt.f32	%p68, %f747, 0fC2D20000;
	selp.f32	%f757, 0f00000000, %f756, %p68;
	setp.gt.f32	%p69, %f747, 0f42D20000;
	selp.f32	%f1737, 0f7F800000, %f757, %p69;
	setp.eq.f32	%p70, %f1737, 0f7F800000;
	@%p70 bra 	BB17_59;

	fma.rn.f32 	%f1737, %f1737, %f135, %f1737;

BB17_59:
	mov.b32 	 %r125, %f1737;
	xor.b32  	%r126, %r125, -2147483648;
	mov.b32 	 %f758, %r126;
	selp.f32	%f1738, %f758, %f1737, %p61;
	bra.uni 	BB17_61;

BB17_60:
	setp.eq.f32	%p74, %f78, 0fBF800000;
	setp.gt.f32	%p75, %f130, 0f3F800000;
	selp.f32	%f760, 0f7F800000, 0f00000000, %p75;
	selp.f32	%f1738, 0f3F800000, %f760, %p74;

BB17_61:
	cvt.rn.f32.s32	%f1722, %r256;
	mul.f32 	%f764, %f1738, 0fBF000000;
	mul.f32 	%f765, %f764, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f766, %f765;
	fma.rn.f32 	%f768, %f766, %f671, %f764;
	fma.rn.f32 	%f770, %f766, %f673, %f768;
	mul.f32 	%f763, %f770, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f762,%f763;
	// inline asm
	add.f32 	%f771, %f766, 0f00000000;
	ex2.approx.f32 	%f772, %f771;
	mul.f32 	%f773, %f762, %f772;
	setp.lt.f32	%p76, %f764, 0fC2D20000;
	selp.f32	%f774, 0f00000000, %f773, %p76;
	setp.gt.f32	%p77, %f764, 0f42D20000;
	selp.f32	%f142, 0f7F800000, %f774, %p77;
	sub.f32 	%f775, %f129, %f142;
	mul.f32 	%f776, %f46, %f775;
	mul.f32 	%f143, %f776, %f113;
	mul.f32 	%f777, %f64, %f142;
	mul.f32 	%f778, %f75, %f129;
	sub.f32 	%f779, %f778, %f777;
	mul.f32 	%f780, %f49, %f779;
	mul.f32 	%f144, %f780, %f113;
	add.f32 	%f781, %f1722, 0f3F800000;
	sub.f32 	%f145, %f781, %f1756;
	div.rn.f32 	%f146, %f145, %f1759;
	setp.neu.f32	%p78, %f146, 0f3F800000;
	@%p78 bra 	BB17_63;

	mov.f32 	%f1740, 0f3F800000;
	bra.uni 	BB17_78;

BB17_63:
	abs.f32 	%f147, %f146;
	setp.gtu.f32	%p79, %f147, 0f7F800000;
	@%p79 bra 	BB17_77;

	abs.f32 	%f148, %f453;
	setp.gtu.f32	%p80, %f148, 0f7F800000;
	@%p80 bra 	BB17_77;

	setp.eq.f32	%p81, %f148, 0f7F800000;
	@%p81 bra 	BB17_76;

	setp.eq.f32	%p82, %f147, 0f7F800000;
	@%p82 bra 	BB17_75;

	setp.eq.f32	%p83, %f146, 0f00000000;
	@%p83 bra 	BB17_74;

	setp.geu.f32	%p84, %f146, 0f00000000;
	@%p84 bra 	BB17_71;

	cvt.rzi.f32.f32	%f784, %f453;
	setp.eq.f32	%p85, %f784, 0f40000000;
	@%p85 bra 	BB17_71;

	mov.f32 	%f1740, 0f7FFFFFFF;
	bra.uni 	BB17_78;

BB17_71:
	setp.lt.f32	%p86, %f147, 0f00800000;
	selp.f32	%f789, 0fC3170000, 0fC2FE0000, %p86;
	mul.f32 	%f790, %f147, 0f4B800000;
	selp.f32	%f791, %f790, %f147, %p86;
	mov.b32 	 %r127, %f791;
	and.b32  	%r128, %r127, 8388607;
	or.b32  	%r129, %r128, 1065353216;
	mov.b32 	 %f792, %r129;
	shr.u32 	%r130, %r127, 23;
	cvt.rn.f32.u32	%f793, %r130;
	add.f32 	%f794, %f789, %f793;
	setp.gt.f32	%p87, %f792, 0f3FB504F3;
	mul.f32 	%f795, %f792, 0f3F000000;
	add.f32 	%f796, %f794, 0f3F800000;
	selp.f32	%f797, %f795, %f792, %p87;
	selp.f32	%f798, %f796, %f794, %p87;
	add.f32 	%f799, %f797, 0fBF800000;
	add.f32 	%f786, %f797, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f785,%f786;
	// inline asm
	add.f32 	%f800, %f799, %f799;
	mul.f32 	%f801, %f800, %f785;
	mul.f32 	%f802, %f801, %f801;
	mov.f32 	%f803, 0f3C4CAF63;
	mov.f32 	%f804, 0f3B18F0FE;
	fma.rn.f32 	%f805, %f804, %f802, %f803;
	mov.f32 	%f806, 0f3DAAAABD;
	fma.rn.f32 	%f807, %f805, %f802, %f806;
	mul.rn.f32 	%f808, %f807, %f802;
	mul.rn.f32 	%f809, %f808, %f801;
	sub.f32 	%f810, %f799, %f801;
	add.f32 	%f811, %f810, %f810;
	neg.f32 	%f812, %f801;
	fma.rn.f32 	%f813, %f812, %f799, %f811;
	mul.rn.f32 	%f814, %f785, %f813;
	add.f32 	%f815, %f801, %f809;
	sub.f32 	%f816, %f801, %f815;
	add.f32 	%f817, %f816, %f809;
	add.f32 	%f818, %f817, %f814;
	add.f32 	%f819, %f815, %f818;
	sub.f32 	%f820, %f815, %f819;
	add.f32 	%f821, %f820, %f818;
	mov.f32 	%f822, 0f3F317200;
	mul.rn.f32 	%f823, %f798, %f822;
	mov.f32 	%f824, 0f35BFBE8E;
	mul.rn.f32 	%f825, %f798, %f824;
	add.f32 	%f826, %f823, %f819;
	sub.f32 	%f827, %f823, %f826;
	add.f32 	%f828, %f827, %f819;
	add.f32 	%f829, %f828, %f821;
	add.f32 	%f830, %f829, %f825;
	add.f32 	%f831, %f826, %f830;
	sub.f32 	%f832, %f826, %f831;
	add.f32 	%f833, %f832, %f830;
	setp.gt.f32	%p88, %f148, 0f77F684DF;
	selp.f32	%f834, 0f39800000, 0f40000000, %p88;
	mul.rn.f32 	%f835, %f834, %f831;
	neg.f32 	%f836, %f835;
	fma.rn.f32 	%f837, %f834, %f831, %f836;
	fma.rn.f32 	%f838, %f834, %f833, %f837;
	mov.f32 	%f839, 0f00000000;
	fma.rn.f32 	%f840, %f839, %f831, %f838;
	add.rn.f32 	%f841, %f835, %f840;
	neg.f32 	%f842, %f841;
	add.rn.f32 	%f843, %f835, %f842;
	add.rn.f32 	%f844, %f843, %f840;
	mov.b32 	 %r131, %f841;
	setp.eq.s32	%p89, %r131, 1118925336;
	add.s32 	%r132, %r131, -1;
	mov.b32 	 %f845, %r132;
	add.f32 	%f846, %f844, 0f37000000;
	selp.f32	%f149, %f846, %f844, %p89;
	selp.f32	%f847, %f845, %f841, %p89;
	mul.f32 	%f848, %f847, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f849, %f848;
	fma.rn.f32 	%f851, %f849, %f671, %f847;
	fma.rn.f32 	%f853, %f849, %f673, %f851;
	mul.f32 	%f788, %f853, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f787,%f788;
	// inline asm
	add.f32 	%f854, %f849, 0f00000000;
	ex2.approx.f32 	%f855, %f854;
	mul.f32 	%f856, %f787, %f855;
	setp.lt.f32	%p90, %f847, 0fC2D20000;
	selp.f32	%f857, 0f00000000, %f856, %p90;
	setp.gt.f32	%p91, %f847, 0f42D20000;
	selp.f32	%f1739, 0f7F800000, %f857, %p91;
	setp.eq.f32	%p92, %f1739, 0f7F800000;
	@%p92 bra 	BB17_73;

	fma.rn.f32 	%f1739, %f1739, %f149, %f1739;

BB17_73:
	setp.eq.f32	%p93, %f77, 0f3F800000;
	setp.lt.f32	%p94, %f146, 0f00000000;
	and.pred  	%p95, %p94, %p93;
	mov.b32 	 %r133, %f1739;
	xor.b32  	%r134, %r133, -2147483648;
	mov.b32 	 %f858, %r134;
	selp.f32	%f1740, %f858, %f1739, %p95;
	bra.uni 	BB17_78;

BB17_74:
	setp.eq.f32	%p96, %f77, 0f3F800000;
	add.f32 	%f860, %f146, %f146;
	selp.f32	%f1740, %f860, 0f00000000, %p96;
	bra.uni 	BB17_78;

BB17_75:
	setp.eq.f32	%p97, %f77, 0f3F800000;
	setp.lt.f32	%p98, %f146, 0f00000000;
	and.pred  	%p99, %p98, %p97;
	selp.f32	%f1740, 0fFF800000, 0f7F800000, %p99;
	bra.uni 	BB17_78;

BB17_76:
	setp.gt.f32	%p100, %f147, 0f3F800000;
	selp.f32	%f861, 0f7F800000, 0f00000000, %p100;
	setp.eq.f32	%p101, %f146, 0fBF800000;
	selp.f32	%f1740, 0f3F800000, %f861, %p101;
	bra.uni 	BB17_78;

BB17_77:
	add.f32 	%f1740, %f146, 0f40000000;

BB17_78:
	mul.f32 	%f865, %f1740, 0fBF000000;
	mul.f32 	%f866, %f865, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f867, %f866;
	fma.rn.f32 	%f869, %f867, %f671, %f865;
	fma.rn.f32 	%f871, %f867, %f673, %f869;
	mul.f32 	%f864, %f871, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f863,%f864;
	// inline asm
	add.f32 	%f872, %f867, 0f00000000;
	ex2.approx.f32 	%f873, %f872;
	mul.f32 	%f874, %f863, %f873;
	setp.lt.f32	%p102, %f865, 0fC2D20000;
	selp.f32	%f875, 0f00000000, %f874, %p102;
	setp.gt.f32	%p103, %f865, 0f42D20000;
	selp.f32	%f159, 0f7F800000, %f875, %p103;
	div.rn.f32 	%f160, %f101, %f1759;
	setp.neu.f32	%p104, %f160, 0f3F800000;
	@%p104 bra 	BB17_80;

	mov.f32 	%f1742, %f449;
	bra.uni 	BB17_95;

BB17_80:
	abs.f32 	%f161, %f160;
	setp.gtu.f32	%p105, %f161, 0f7F800000;
	@%p105 bra 	BB17_94;

	abs.f32 	%f162, %f453;
	setp.gtu.f32	%p106, %f162, 0f7F800000;
	@%p106 bra 	BB17_94;

	setp.eq.f32	%p107, %f162, 0f7F800000;
	@%p107 bra 	BB17_93;

	setp.eq.f32	%p108, %f161, 0f7F800000;
	@%p108 bra 	BB17_92;

	setp.eq.f32	%p109, %f160, 0f00000000;
	@%p109 bra 	BB17_91;

	setp.geu.f32	%p110, %f160, 0f00000000;
	@%p110 bra 	BB17_88;

	cvt.rzi.f32.f32	%f878, %f453;
	setp.eq.f32	%p111, %f878, 0f40000000;
	@%p111 bra 	BB17_88;

	mov.f32 	%f953, 0f7FFFFFFF;
	mov.f32 	%f1742, %f953;
	bra.uni 	BB17_95;

BB17_88:
	setp.lt.f32	%p112, %f161, 0f00800000;
	selp.f32	%f883, 0fC3170000, 0fC2FE0000, %p112;
	mul.f32 	%f884, %f161, 0f4B800000;
	selp.f32	%f885, %f884, %f161, %p112;
	mov.b32 	 %r135, %f885;
	and.b32  	%r136, %r135, 8388607;
	or.b32  	%r137, %r136, 1065353216;
	mov.b32 	 %f886, %r137;
	shr.u32 	%r138, %r135, 23;
	cvt.rn.f32.u32	%f887, %r138;
	add.f32 	%f888, %f883, %f887;
	setp.gt.f32	%p113, %f886, 0f3FB504F3;
	mul.f32 	%f889, %f886, 0f3F000000;
	add.f32 	%f890, %f888, 0f3F800000;
	selp.f32	%f891, %f889, %f886, %p113;
	selp.f32	%f892, %f890, %f888, %p113;
	add.f32 	%f893, %f891, 0fBF800000;
	add.f32 	%f880, %f891, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f879,%f880;
	// inline asm
	add.f32 	%f894, %f893, %f893;
	mul.f32 	%f895, %f894, %f879;
	mul.f32 	%f896, %f895, %f895;
	mov.f32 	%f897, 0f3C4CAF63;
	mov.f32 	%f898, 0f3B18F0FE;
	fma.rn.f32 	%f899, %f898, %f896, %f897;
	mov.f32 	%f900, 0f3DAAAABD;
	fma.rn.f32 	%f901, %f899, %f896, %f900;
	mul.rn.f32 	%f902, %f901, %f896;
	mul.rn.f32 	%f903, %f902, %f895;
	sub.f32 	%f904, %f893, %f895;
	add.f32 	%f905, %f904, %f904;
	neg.f32 	%f906, %f895;
	fma.rn.f32 	%f907, %f906, %f893, %f905;
	mul.rn.f32 	%f908, %f879, %f907;
	add.f32 	%f909, %f895, %f903;
	sub.f32 	%f910, %f895, %f909;
	add.f32 	%f911, %f910, %f903;
	add.f32 	%f912, %f911, %f908;
	add.f32 	%f913, %f909, %f912;
	sub.f32 	%f914, %f909, %f913;
	add.f32 	%f915, %f914, %f912;
	mov.f32 	%f916, 0f3F317200;
	mul.rn.f32 	%f917, %f892, %f916;
	mov.f32 	%f918, 0f35BFBE8E;
	mul.rn.f32 	%f919, %f892, %f918;
	add.f32 	%f920, %f917, %f913;
	sub.f32 	%f921, %f917, %f920;
	add.f32 	%f922, %f921, %f913;
	add.f32 	%f923, %f922, %f915;
	add.f32 	%f924, %f923, %f919;
	add.f32 	%f925, %f920, %f924;
	sub.f32 	%f926, %f920, %f925;
	add.f32 	%f927, %f926, %f924;
	setp.gt.f32	%p114, %f162, 0f77F684DF;
	selp.f32	%f928, 0f39800000, 0f40000000, %p114;
	mul.rn.f32 	%f929, %f928, %f925;
	neg.f32 	%f930, %f929;
	fma.rn.f32 	%f931, %f928, %f925, %f930;
	fma.rn.f32 	%f932, %f928, %f927, %f931;
	mov.f32 	%f933, 0f00000000;
	fma.rn.f32 	%f934, %f933, %f925, %f932;
	add.rn.f32 	%f935, %f929, %f934;
	neg.f32 	%f936, %f935;
	add.rn.f32 	%f937, %f929, %f936;
	add.rn.f32 	%f938, %f937, %f934;
	mov.b32 	 %r139, %f935;
	setp.eq.s32	%p115, %r139, 1118925336;
	add.s32 	%r140, %r139, -1;
	mov.b32 	 %f939, %r140;
	add.f32 	%f940, %f938, 0f37000000;
	selp.f32	%f163, %f940, %f938, %p115;
	selp.f32	%f941, %f939, %f935, %p115;
	mul.f32 	%f942, %f941, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f943, %f942;
	fma.rn.f32 	%f945, %f943, %f671, %f941;
	fma.rn.f32 	%f947, %f943, %f673, %f945;
	mul.f32 	%f882, %f947, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f881,%f882;
	// inline asm
	add.f32 	%f948, %f943, 0f00000000;
	ex2.approx.f32 	%f949, %f948;
	mul.f32 	%f950, %f881, %f949;
	setp.lt.f32	%p116, %f941, 0fC2D20000;
	selp.f32	%f951, 0f00000000, %f950, %p116;
	setp.gt.f32	%p117, %f941, 0f42D20000;
	selp.f32	%f1741, 0f7F800000, %f951, %p117;
	setp.eq.f32	%p118, %f1741, 0f7F800000;
	@%p118 bra 	BB17_90;

	fma.rn.f32 	%f1741, %f1741, %f163, %f1741;

BB17_90:
	setp.eq.f32	%p119, %f77, 0f3F800000;
	setp.lt.f32	%p120, %f160, 0f00000000;
	and.pred  	%p121, %p120, %p119;
	mov.b32 	 %r141, %f1741;
	xor.b32  	%r142, %r141, -2147483648;
	mov.b32 	 %f952, %r142;
	selp.f32	%f167, %f952, %f1741, %p121;
	mov.f32 	%f1742, %f167;
	bra.uni 	BB17_95;

BB17_91:
	setp.eq.f32	%p122, %f77, 0f3F800000;
	add.f32 	%f954, %f160, %f160;
	selp.f32	%f168, %f954, 0f00000000, %p122;
	mov.f32 	%f1742, %f168;
	bra.uni 	BB17_95;

BB17_92:
	setp.eq.f32	%p123, %f77, 0f3F800000;
	setp.lt.f32	%p124, %f160, 0f00000000;
	and.pred  	%p125, %p124, %p123;
	selp.f32	%f169, 0fFF800000, 0f7F800000, %p125;
	mov.f32 	%f1742, %f169;
	bra.uni 	BB17_95;

BB17_93:
	setp.gt.f32	%p126, %f161, 0f3F800000;
	selp.f32	%f955, 0f7F800000, 0f00000000, %p126;
	setp.eq.f32	%p127, %f160, 0fBF800000;
	selp.f32	%f170, 0f3F800000, %f955, %p127;
	mov.f32 	%f1742, %f170;
	bra.uni 	BB17_95;

BB17_94:
	add.f32 	%f171, %f160, 0f40000000;
	mov.f32 	%f1742, %f171;

BB17_95:
	mov.f32 	%f172, %f1742;
	mul.f32 	%f959, %f172, 0fBF000000;
	mul.f32 	%f960, %f959, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f961, %f960;
	fma.rn.f32 	%f963, %f961, %f671, %f959;
	fma.rn.f32 	%f965, %f961, %f673, %f963;
	mul.f32 	%f958, %f965, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f957,%f958;
	// inline asm
	add.f32 	%f966, %f961, 0f00000000;
	ex2.approx.f32 	%f967, %f966;
	mul.f32 	%f968, %f957, %f967;
	setp.lt.f32	%p128, %f959, 0fC2D20000;
	selp.f32	%f969, 0f00000000, %f968, %p128;
	setp.gt.f32	%p129, %f959, 0f42D20000;
	selp.f32	%f173, 0f7F800000, %f969, %p129;
	sub.f32 	%f970, %f159, %f173;
	mul.f32 	%f971, %f46, %f970;
	mul.f32 	%f174, %f971, %f99;
	setp.eq.s64	%p130, %rd12, 0;
	@%p130 bra 	BB17_97;

	mul.f32 	%f972, %f145, %f159;
	mul.f32 	%f973, %f101, %f173;
	sub.f32 	%f974, %f972, %f973;
	mul.f32 	%f975, %f49, %f974;
	mul.f32 	%f1730, %f975, %f99;
	st.local.f32 	[%rd11+4], %f1730;

BB17_97:
	add.f32 	%f1715, %f101, 0f3F800000;
	setp.eq.s64	%p131, %rd12, -12;
	mul.f32 	%f976, %f142, %f64;
	mul.f32 	%f977, %f129, %f65;
	sub.f32 	%f978, %f977, %f976;
	mul.f32 	%f979, %f47, %f978;
	mul.f32 	%f980, %f979, %f113;
	mul.f32 	%f981, %f48, %f980;
	mul.f32 	%f982, %f1715, %f1715;
	mul.f32 	%f983, %f1715, 0f3F800000;
	mul.f32 	%f984, %f983, %f982;
	mul.f32 	%f985, %f101, %f101;
	mul.f32 	%f986, %f101, 0f3F800000;
	mul.f32 	%f987, %f986, %f985;
	mul.f32 	%f988, %f142, %f80;
	mul.f32 	%f989, %f129, %f79;
	sub.f32 	%f990, %f989, %f988;
	mul.f32 	%f991, %f50, %f990;
	mul.f32 	%f992, %f991, %f113;
	sub.f32 	%f177, %f981, %f992;
	mul.f32 	%f993, %f173, %f101;
	mul.f32 	%f994, %f159, %f1715;
	sub.f32 	%f995, %f994, %f993;
	mul.f32 	%f996, %f47, %f995;
	mul.f32 	%f997, %f996, %f99;
	mul.f32 	%f998, %f48, %f997;
	mul.f32 	%f999, %f159, %f984;
	mul.f32 	%f1000, %f173, %f987;
	sub.f32 	%f1001, %f999, %f1000;
	mul.f32 	%f1002, %f50, %f1001;
	mul.f32 	%f1003, %f1002, %f99;
	sub.f32 	%f178, %f998, %f1003;
	add.f32 	%f179, %f980, %f997;
	@%p131 bra 	BB17_99;

	add.f32 	%f1729, %f177, %f178;
	st.local.f32 	[%rd11+16], %f1729;

BB17_99:
	mul.f32 	%f182, %f99, %f113;
	setp.gt.f32	%p132, %f114, 0f3C23D70A;
	@%p132 bra 	BB17_101;

	mov.f32 	%f1743, 0f00000000;
	bra.uni 	BB17_102;

BB17_101:
	sub.f32 	%f1005, %f115, %f114;
	add.f32 	%f1006, %f114, %f1760;
	div.rn.f32 	%f1743, %f1005, %f1006;

BB17_102:
	@%p132 bra 	BB17_104;

	mov.f32 	%f1744, 0f00000000;
	bra.uni 	BB17_105;

BB17_104:
	add.f32 	%f1008, %f114, %f1760;
	mul.f32 	%f1009, %f1008, %f1008;
	mul.f32 	%f1010, %f1009, 0f3F800000;
	add.f32 	%f1011, %f115, %f1760;
	div.rn.f32 	%f1744, %f1011, %f1010;

BB17_105:
	mov.f32 	%f1012, 0f47C35000;
	min.f32 	%f1013, %f1743, %f1012;
	fma.rn.f32 	%f1754, %f143, %f1013, %f1754;
	mul.f32 	%f1014, %f143, %f143;
	mul.f32 	%f1015, %f1014, 0f3F800000;
	mul.f32 	%f1016, %f144, %f1013;
	min.f32 	%f1017, %f1744, %f1012;
	mul.f32 	%f1018, %f1015, %f1017;
	sub.f32 	%f1019, %f1016, %f1018;
	add.f32 	%f1749, %f1749, %f1019;
	fma.rn.f32 	%f1753, %f174, %f1013, %f1753;
	mul.f32 	%f1020, %f174, %f174;
	mul.f32 	%f1021, %f1020, 0f3F800000;
	mul.f32 	%f1022, %f1730, %f1013;
	mul.f32 	%f1023, %f1021, %f1017;
	sub.f32 	%f1024, %f1022, %f1023;
	add.f32 	%f1748, %f1748, %f1024;
	fma.rn.f32 	%f1752, %f182, %f1013, %f1752;
	mul.f32 	%f1025, %f182, %f182;
	mul.f32 	%f1026, %f1025, 0f3F800000;
	mul.f32 	%f1027, %f1013, 0f00000000;
	mul.f32 	%f1028, %f1026, %f1017;
	sub.f32 	%f1029, %f1027, %f1028;
	add.f32 	%f1747, %f1747, %f1029;
	fma.rn.f32 	%f1751, %f1013, 0f3F800000, %f1751;
	mul.f32 	%f1030, %f1017, 0f3F800000;
	sub.f32 	%f1031, %f1027, %f1030;
	add.f32 	%f1746, %f1746, %f1031;
	fma.rn.f32 	%f1750, %f179, %f1013, %f1750;
	mul.f32 	%f1032, %f179, %f179;
	mul.f32 	%f1033, %f1032, 0f3F800000;
	mul.f32 	%f1034, %f1729, %f1013;
	mul.f32 	%f1035, %f1033, %f1017;
	sub.f32 	%f1036, %f1034, %f1035;
	add.f32 	%f1745, %f1745, %f1036;
	add.s32 	%r256, %r256, 1;
	setp.lt.s32	%p134, %r256, %r61;
	@%p134 bra 	BB17_23;

	st.local.f32 	[%rd11], %f144;
	mov.u32 	%r143, 0;
	st.local.u32 	[%rd11+12], %r143;
	st.local.u32 	[%rd11+8], %r143;
	st.local.f32 	[%rd69], %f143;
	st.local.f32 	[%rd69+4], %f174;
	mov.u32 	%r144, 1065353216;
	st.local.u32 	[%rd69+12], %r144;
	st.local.f32 	[%rd69+8], %f182;
	st.local.f32 	[%rd69+16], %f179;
	add.s32 	%r255, %r255, 1;
	setp.lt.s32	%p135, %r255, %r61;
	@%p135 bra 	BB17_22;

BB17_107:
	div.rn.f32 	%f1037, %f1754, %f1749;
	mov.f32 	%f1038, 0fBF800000;
	max.f32 	%f1039, %f1037, %f1038;
	mov.f32 	%f1040, 0f3F800000;
	min.f32 	%f1041, %f1039, %f1040;
	sub.f32 	%f1755, %f1755, %f1041;
	div.rn.f32 	%f1042, %f1753, %f1748;
	max.f32 	%f1043, %f1042, %f1038;
	min.f32 	%f1044, %f1043, %f1040;
	sub.f32 	%f1756, %f1756, %f1044;
	neg.f32 	%f1045, %f1757;
	div.rn.f32 	%f1046, %f1752, %f1747;
	max.f32 	%f1047, %f1046, %f1045;
	min.f32 	%f1048, %f1047, %f1757;
	sub.f32 	%f1049, %f1757, %f1048;
	neg.f32 	%f1050, %f1758;
	div.rn.f32 	%f1051, %f1751, %f1746;
	max.f32 	%f1052, %f1051, %f1050;
	min.f32 	%f1053, %f1052, %f1758;
	sub.f32 	%f1054, %f1758, %f1053;
	neg.f32 	%f1055, %f1759;
	div.rn.f32 	%f1056, %f1750, %f1745;
	max.f32 	%f1057, %f1056, %f1055;
	min.f32 	%f1058, %f1057, %f1759;
	sub.f32 	%f1059, %f1759, %f1058;
	max.f32 	%f1757, %f1049, %f1040;
	mov.f32 	%f1060, 0f3C23D70A;
	max.f32 	%f1758, %f1054, %f1060;
	max.f32 	%f1062, %f1059, %f365;
	min.f32 	%f1759, %f1062, %f35;
	add.s32 	%r254, %r254, 1;
	setp.lt.s32	%p136, %r254, %r63;
	@%p136 bra 	BB17_19;

BB17_108:
	@%p4 bra 	BB17_110;

	mov.f32 	%f1779, 0f00000000;
	bra.uni 	BB17_202;

BB17_110:
	div.rn.f32 	%f1066, %f365, %f1759;
	div.rn.f32 	%f221, %f1066, %f1759;
	div.rn.f32 	%f1067, %f1757, 0fC0206C98;
	div.rn.f32 	%f222, %f1067, %f1759;
	div.rn.f32 	%f223, %f222, %f1759;
	add.s64 	%rd15, %rd69, 4;
	mov.u32 	%r145, 0;
	mov.f32 	%f1779, 0f00000000;
	sqrt.rn.f32 	%f227, %f221;
	mov.u32 	%r259, %r145;

BB17_111:
	cvt.rn.f32.s32	%f1068, %r259;
	sub.f32 	%f225, %f1068, %f1755;
	add.f32 	%f226, %f225, 0f3F800000;
	mov.f32 	%f1069, 0f3F800000;
	mul.f32 	%f228, %f226, %f227;
	abs.f32 	%f229, %f228;
	mul.f32 	%f230, %f228, %f228;
	mul.f32 	%f231, %f225, %f227;
	abs.f32 	%f232, %f231;
	mul.f32 	%f233, %f231, %f231;
	add.f32 	%f1070, %f1068, 0f3F800000;
	sub.f32 	%f1071, %f1070, %f1755;
	div.rn.f32 	%f234, %f1071, %f1759;
	cvt.rzi.f32.f32	%f1072, %f1069;
	add.f32 	%f1073, %f1072, %f1072;
	mov.f32 	%f1074, 0f40000000;
	sub.f32 	%f1075, %f1074, %f1073;
	abs.f32 	%f235, %f1075;
	setp.eq.f32	%p138, %f235, 0f3F800000;
	div.rn.f32 	%f236, %f225, %f1759;
	add.f32 	%f237, %f236, 0f40000000;
	setp.lt.f32	%p139, %f236, 0f00000000;
	and.pred  	%p1, %p139, %p138;
	selp.f32	%f238, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f1076, %f236, %f236;
	selp.f32	%f239, %f1076, 0f00000000, %p138;
	add.f32 	%f240, %f234, 0f40000000;
	setp.lt.f32	%p140, %f234, 0f00000000;
	and.pred  	%p2, %p140, %p138;
	selp.f32	%f241, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f1077, %f234, %f234;
	selp.f32	%f242, %f1077, 0f00000000, %p138;
	mov.b32 	 %r147, %f231;
	and.b32  	%r25, %r147, -2147483648;
	mov.b32 	 %r148, %f228;
	and.b32  	%r26, %r148, -2147483648;
	mov.u32 	%r258, %r145;

BB17_112:
	mov.u32 	%r27, %r258;
	setp.ltu.f32	%p141, %f229, 0f3F800000;
	@%p141 bra 	BB17_114;

	setp.ltu.f32	%p142, %f229, 0f407AD445;
	mov.f32 	%f1080, 0f3A03BB71;
	mov.f32 	%f1081, 0fB7B730FB;
	fma.rn.f32 	%f1082, %f1081, %f229, %f1080;
	mov.f32 	%f1083, 0fBBACA3B3;
	fma.rn.f32 	%f1084, %f1082, %f229, %f1083;
	mov.f32 	%f1085, 0f3D0A7445;
	fma.rn.f32 	%f1086, %f1084, %f229, %f1085;
	mov.f32 	%f1087, 0fBE1B3B75;
	fma.rn.f32 	%f1088, %f1086, %f229, %f1087;
	mov.f32 	%f1089, 0fBF6B385A;
	fma.rn.f32 	%f1090, %f1088, %f229, %f1089;
	mov.f32 	%f1091, 0fBFD0316E;
	fma.rn.f32 	%f1092, %f1090, %f229, %f1091;
	mov.f32 	%f1093, 0fBA031CCE;
	fma.rn.f32 	%f1079, %f1092, %f229, %f1093;
	// inline asm
	ex2.approx.ftz.f32 %f1078,%f1079;
	// inline asm
	sub.f32 	%f1095, %f1069, %f1078;
	mov.b32 	 %r149, %f1095;
	selp.b32	%r150, %r149, 1065353216, %p142;
	or.b32  	%r151, %r150, %r26;
	mov.b32 	 %f1761, %r151;
	bra.uni 	BB17_115;

BB17_114:
	mov.f32 	%f1096, 0f3BA0C9F8;
	mov.f32 	%f1097, 0fBA1268FB;
	fma.rn.f32 	%f1098, %f1097, %f230, %f1096;
	mov.f32 	%f1099, 0fBCDABFD4;
	fma.rn.f32 	%f1100, %f1098, %f230, %f1099;
	mov.f32 	%f1101, 0f3DE70331;
	fma.rn.f32 	%f1102, %f1100, %f230, %f1101;
	mov.f32 	%f1103, 0fBEC09330;
	fma.rn.f32 	%f1104, %f1102, %f230, %f1103;
	mov.f32 	%f1105, 0f3F906EBA;
	fma.rn.f32 	%f1106, %f1104, %f230, %f1105;
	mul.f32 	%f1761, %f1106, %f228;

BB17_115:
	setp.ltu.f32	%p143, %f232, 0f3F800000;
	@%p143 bra 	BB17_117;

	setp.ltu.f32	%p144, %f232, 0f407AD445;
	mov.f32 	%f1109, 0f3A03BB71;
	mov.f32 	%f1110, 0fB7B730FB;
	fma.rn.f32 	%f1111, %f1110, %f232, %f1109;
	mov.f32 	%f1112, 0fBBACA3B3;
	fma.rn.f32 	%f1113, %f1111, %f232, %f1112;
	mov.f32 	%f1114, 0f3D0A7445;
	fma.rn.f32 	%f1115, %f1113, %f232, %f1114;
	mov.f32 	%f1116, 0fBE1B3B75;
	fma.rn.f32 	%f1117, %f1115, %f232, %f1116;
	mov.f32 	%f1118, 0fBF6B385A;
	fma.rn.f32 	%f1119, %f1117, %f232, %f1118;
	mov.f32 	%f1120, 0fBFD0316E;
	fma.rn.f32 	%f1121, %f1119, %f232, %f1120;
	mov.f32 	%f1122, 0fBA031CCE;
	fma.rn.f32 	%f1108, %f1121, %f232, %f1122;
	// inline asm
	ex2.approx.ftz.f32 %f1107,%f1108;
	// inline asm
	sub.f32 	%f1124, %f1069, %f1107;
	mov.b32 	 %r152, %f1124;
	selp.b32	%r153, %r152, 1065353216, %p144;
	or.b32  	%r154, %r153, %r25;
	mov.b32 	 %f1762, %r154;
	bra.uni 	BB17_118;

BB17_117:
	mov.f32 	%f1125, 0f3BA0C9F8;
	mov.f32 	%f1126, 0fBA1268FB;
	fma.rn.f32 	%f1127, %f1126, %f233, %f1125;
	mov.f32 	%f1128, 0fBCDABFD4;
	fma.rn.f32 	%f1129, %f1127, %f233, %f1128;
	mov.f32 	%f1130, 0f3DE70331;
	fma.rn.f32 	%f1131, %f1129, %f233, %f1130;
	mov.f32 	%f1132, 0fBEC09330;
	fma.rn.f32 	%f1133, %f1131, %f233, %f1132;
	mov.f32 	%f1134, 0f3F906EBA;
	fma.rn.f32 	%f1135, %f1133, %f233, %f1134;
	mul.f32 	%f1762, %f1135, %f231;

BB17_118:
	sub.f32 	%f1136, %f1761, %f1762;
	mul.f32 	%f250, %f1136, 0f3F000000;
	cvt.rn.f32.s32	%f251, %r27;
	sub.f32 	%f252, %f251, %f1756;
	add.f32 	%f253, %f252, 0f3F800000;
	mul.f32 	%f254, %f253, %f227;
	abs.f32 	%f255, %f254;
	setp.ltu.f32	%p145, %f255, 0f3F800000;
	@%p145 bra 	BB17_120;

	mov.f32 	%f1139, 0f3A03BB71;
	mov.f32 	%f1140, 0fB7B730FB;
	fma.rn.f32 	%f1141, %f1140, %f255, %f1139;
	mov.f32 	%f1142, 0fBBACA3B3;
	fma.rn.f32 	%f1143, %f1141, %f255, %f1142;
	mov.f32 	%f1144, 0f3D0A7445;
	fma.rn.f32 	%f1145, %f1143, %f255, %f1144;
	mov.f32 	%f1146, 0fBE1B3B75;
	fma.rn.f32 	%f1147, %f1145, %f255, %f1146;
	mov.f32 	%f1148, 0fBF6B385A;
	fma.rn.f32 	%f1149, %f1147, %f255, %f1148;
	mov.f32 	%f1150, 0fBFD0316E;
	fma.rn.f32 	%f1151, %f1149, %f255, %f1150;
	mov.f32 	%f1152, 0fBA031CCE;
	fma.rn.f32 	%f1138, %f1151, %f255, %f1152;
	// inline asm
	ex2.approx.ftz.f32 %f1137,%f1138;
	// inline asm
	sub.f32 	%f1154, %f1069, %f1137;
	mov.b32 	 %r155, %f1154;
	setp.ltu.f32	%p146, %f255, 0f407AD445;
	selp.b32	%r156, %r155, 1065353216, %p146;
	mov.b32 	 %r157, %f254;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r156, %r158;
	mov.b32 	 %f1763, %r159;
	bra.uni 	BB17_121;

BB17_120:
	mul.f32 	%f1155, %f254, %f254;
	mov.f32 	%f1156, 0f3BA0C9F8;
	mov.f32 	%f1157, 0fBA1268FB;
	fma.rn.f32 	%f1158, %f1157, %f1155, %f1156;
	mov.f32 	%f1159, 0fBCDABFD4;
	fma.rn.f32 	%f1160, %f1158, %f1155, %f1159;
	mov.f32 	%f1161, 0f3DE70331;
	fma.rn.f32 	%f1162, %f1160, %f1155, %f1161;
	mov.f32 	%f1163, 0fBEC09330;
	fma.rn.f32 	%f1164, %f1162, %f1155, %f1163;
	mov.f32 	%f1165, 0f3F906EBA;
	fma.rn.f32 	%f1166, %f1164, %f1155, %f1165;
	mul.f32 	%f1763, %f1166, %f254;

BB17_121:
	mul.f32 	%f259, %f252, %f227;
	abs.f32 	%f260, %f259;
	setp.ltu.f32	%p147, %f260, 0f3F800000;
	@%p147 bra 	BB17_123;

	mov.f32 	%f1169, 0f3A03BB71;
	mov.f32 	%f1170, 0fB7B730FB;
	fma.rn.f32 	%f1171, %f1170, %f260, %f1169;
	mov.f32 	%f1172, 0fBBACA3B3;
	fma.rn.f32 	%f1173, %f1171, %f260, %f1172;
	mov.f32 	%f1174, 0f3D0A7445;
	fma.rn.f32 	%f1175, %f1173, %f260, %f1174;
	mov.f32 	%f1176, 0fBE1B3B75;
	fma.rn.f32 	%f1177, %f1175, %f260, %f1176;
	mov.f32 	%f1178, 0fBF6B385A;
	fma.rn.f32 	%f1179, %f1177, %f260, %f1178;
	mov.f32 	%f1180, 0fBFD0316E;
	fma.rn.f32 	%f1181, %f1179, %f260, %f1180;
	mov.f32 	%f1182, 0fBA031CCE;
	fma.rn.f32 	%f1168, %f1181, %f260, %f1182;
	// inline asm
	ex2.approx.ftz.f32 %f1167,%f1168;
	// inline asm
	sub.f32 	%f1184, %f1069, %f1167;
	mov.b32 	 %r160, %f1184;
	setp.ltu.f32	%p148, %f260, 0f407AD445;
	selp.b32	%r161, %r160, 1065353216, %p148;
	mov.b32 	 %r162, %f259;
	and.b32  	%r163, %r162, -2147483648;
	or.b32  	%r164, %r161, %r163;
	mov.b32 	 %f1764, %r164;
	bra.uni 	BB17_124;

BB17_123:
	mul.f32 	%f1185, %f259, %f259;
	mov.f32 	%f1186, 0f3BA0C9F8;
	mov.f32 	%f1187, 0fBA1268FB;
	fma.rn.f32 	%f1188, %f1187, %f1185, %f1186;
	mov.f32 	%f1189, 0fBCDABFD4;
	fma.rn.f32 	%f1190, %f1188, %f1185, %f1189;
	mov.f32 	%f1191, 0f3DE70331;
	fma.rn.f32 	%f1192, %f1190, %f1185, %f1191;
	mov.f32 	%f1193, 0fBEC09330;
	fma.rn.f32 	%f1194, %f1192, %f1185, %f1193;
	mov.f32 	%f1195, 0f3F906EBA;
	fma.rn.f32 	%f1196, %f1194, %f1185, %f1195;
	mul.f32 	%f1764, %f1196, %f259;

BB17_124:
	sub.f32 	%f1197, %f1763, %f1764;
	mul.f32 	%f264, %f1197, 0f3F000000;
	mul.f32 	%f1198, %f1757, %f250;
	fma.rn.f32 	%f265, %f1198, %f264, %f1758;
	mad.lo.s32 	%r165, %r27, %r61, %r259;
	cvt.s64.s32	%rd88, %r165;
	add.s64 	%rd89, %rd88, %rd6;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.f32 	%f266, [%rd91];
	setp.neu.f32	%p149, %f234, 0f3F800000;
	@%p149 bra 	BB17_126;

	mov.f32 	%f1278, 0f3F800000;
	mov.f32 	%f1767, %f1278;
	bra.uni 	BB17_137;

BB17_126:
	abs.f32 	%f267, %f234;
	setp.gtu.f32	%p150, %f267, 0f7F800000;
	mov.f32 	%f1767, %f240;
	@%p150 bra 	BB17_137;

	abs.f32 	%f268, %f1074;
	setp.gtu.f32	%p151, %f268, 0f7F800000;
	mov.f32 	%f1766, %f240;
	mov.f32 	%f1767, %f1766;
	@%p151 bra 	BB17_137;

	setp.eq.f32	%p152, %f268, 0f7F800000;
	@%p152 bra 	BB17_136;

	setp.eq.f32	%p153, %f234, 0f00000000;
	setp.eq.f32	%p154, %f267, 0f7F800000;
	or.pred  	%p155, %p154, %p153;
	selp.f32	%f269, %f241, %f242, %p154;
	mov.f32 	%f1767, %f269;
	@%p155 bra 	BB17_137;

	setp.geu.f32	%p156, %f234, 0f00000000;
	@%p156 bra 	BB17_133;

	cvt.rzi.f32.f32	%f1201, %f1074;
	setp.eq.f32	%p157, %f1201, 0f40000000;
	@%p157 bra 	BB17_133;

	mov.f32 	%f1276, 0f7FFFFFFF;
	mov.f32 	%f1767, %f1276;
	bra.uni 	BB17_137;

BB17_133:
	setp.lt.f32	%p158, %f267, 0f00800000;
	selp.f32	%f1206, 0fC3170000, 0fC2FE0000, %p158;
	mul.f32 	%f1207, %f267, 0f4B800000;
	selp.f32	%f1208, %f1207, %f267, %p158;
	mov.b32 	 %r166, %f1208;
	and.b32  	%r167, %r166, 8388607;
	or.b32  	%r168, %r167, 1065353216;
	mov.b32 	 %f1209, %r168;
	shr.u32 	%r169, %r166, 23;
	cvt.rn.f32.u32	%f1210, %r169;
	add.f32 	%f1211, %f1206, %f1210;
	setp.gt.f32	%p159, %f1209, 0f3FB504F3;
	mul.f32 	%f1212, %f1209, 0f3F000000;
	add.f32 	%f1213, %f1211, 0f3F800000;
	selp.f32	%f1214, %f1212, %f1209, %p159;
	selp.f32	%f1215, %f1213, %f1211, %p159;
	add.f32 	%f1216, %f1214, 0fBF800000;
	add.f32 	%f1203, %f1214, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1202,%f1203;
	// inline asm
	add.f32 	%f1217, %f1216, %f1216;
	mul.f32 	%f1218, %f1217, %f1202;
	mul.f32 	%f1219, %f1218, %f1218;
	mov.f32 	%f1220, 0f3C4CAF63;
	mov.f32 	%f1221, 0f3B18F0FE;
	fma.rn.f32 	%f1222, %f1221, %f1219, %f1220;
	mov.f32 	%f1223, 0f3DAAAABD;
	fma.rn.f32 	%f1224, %f1222, %f1219, %f1223;
	mul.rn.f32 	%f1225, %f1224, %f1219;
	mul.rn.f32 	%f1226, %f1225, %f1218;
	sub.f32 	%f1227, %f1216, %f1218;
	add.f32 	%f1228, %f1227, %f1227;
	neg.f32 	%f1229, %f1218;
	fma.rn.f32 	%f1230, %f1229, %f1216, %f1228;
	mul.rn.f32 	%f1231, %f1202, %f1230;
	add.f32 	%f1232, %f1218, %f1226;
	sub.f32 	%f1233, %f1218, %f1232;
	add.f32 	%f1234, %f1233, %f1226;
	add.f32 	%f1235, %f1234, %f1231;
	add.f32 	%f1236, %f1232, %f1235;
	sub.f32 	%f1237, %f1232, %f1236;
	add.f32 	%f1238, %f1237, %f1235;
	mov.f32 	%f1239, 0f3F317200;
	mul.rn.f32 	%f1240, %f1215, %f1239;
	mov.f32 	%f1241, 0f35BFBE8E;
	mul.rn.f32 	%f1242, %f1215, %f1241;
	add.f32 	%f1243, %f1240, %f1236;
	sub.f32 	%f1244, %f1240, %f1243;
	add.f32 	%f1245, %f1244, %f1236;
	add.f32 	%f1246, %f1245, %f1238;
	add.f32 	%f1247, %f1246, %f1242;
	add.f32 	%f1248, %f1243, %f1247;
	sub.f32 	%f1249, %f1243, %f1248;
	add.f32 	%f1250, %f1249, %f1247;
	setp.gt.f32	%p160, %f268, 0f77F684DF;
	selp.f32	%f1251, 0f39800000, 0f40000000, %p160;
	mul.rn.f32 	%f1252, %f1251, %f1248;
	neg.f32 	%f1253, %f1252;
	fma.rn.f32 	%f1254, %f1251, %f1248, %f1253;
	fma.rn.f32 	%f1255, %f1251, %f1250, %f1254;
	mov.f32 	%f1256, 0f00000000;
	fma.rn.f32 	%f1257, %f1256, %f1248, %f1255;
	add.rn.f32 	%f1258, %f1252, %f1257;
	neg.f32 	%f1259, %f1258;
	add.rn.f32 	%f1260, %f1252, %f1259;
	add.rn.f32 	%f1261, %f1260, %f1257;
	mov.b32 	 %r170, %f1258;
	setp.eq.s32	%p161, %r170, 1118925336;
	add.s32 	%r171, %r170, -1;
	mov.b32 	 %f1262, %r171;
	add.f32 	%f1263, %f1261, 0f37000000;
	selp.f32	%f270, %f1263, %f1261, %p161;
	selp.f32	%f1264, %f1262, %f1258, %p161;
	mul.f32 	%f1265, %f1264, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1266, %f1265;
	mov.f32 	%f1267, 0fBF317200;
	fma.rn.f32 	%f1268, %f1266, %f1267, %f1264;
	mov.f32 	%f1269, 0fB5BFBE8E;
	fma.rn.f32 	%f1270, %f1266, %f1269, %f1268;
	mul.f32 	%f1205, %f1270, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1204,%f1205;
	// inline asm
	add.f32 	%f1271, %f1266, 0f00000000;
	ex2.approx.f32 	%f1272, %f1271;
	mul.f32 	%f1273, %f1204, %f1272;
	setp.lt.f32	%p162, %f1264, 0fC2D20000;
	selp.f32	%f1274, 0f00000000, %f1273, %p162;
	setp.gt.f32	%p163, %f1264, 0f42D20000;
	selp.f32	%f1765, 0f7F800000, %f1274, %p163;
	setp.eq.f32	%p164, %f1765, 0f7F800000;
	@%p164 bra 	BB17_135;

	fma.rn.f32 	%f1765, %f1765, %f270, %f1765;

BB17_135:
	mov.b32 	 %r172, %f1765;
	xor.b32  	%r173, %r172, -2147483648;
	mov.b32 	 %f1275, %r173;
	selp.f32	%f274, %f1275, %f1765, %p2;
	mov.f32 	%f1767, %f274;
	bra.uni 	BB17_137;

BB17_136:
	setp.eq.f32	%p165, %f234, 0fBF800000;
	setp.gt.f32	%p166, %f267, 0f3F800000;
	selp.f32	%f1277, 0f7F800000, 0f00000000, %p166;
	selp.f32	%f275, 0f3F800000, %f1277, %p165;
	mov.f32 	%f1767, %f275;

BB17_137:
	mov.f32 	%f276, %f1767;
	mul.f32 	%f1281, %f276, 0fBF000000;
	mul.f32 	%f1282, %f1281, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1283, %f1282;
	mov.f32 	%f1284, 0fBF317200;
	fma.rn.f32 	%f1285, %f1283, %f1284, %f1281;
	mov.f32 	%f1286, 0fB5BFBE8E;
	fma.rn.f32 	%f1287, %f1283, %f1286, %f1285;
	mul.f32 	%f1280, %f1287, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1279,%f1280;
	// inline asm
	add.f32 	%f1288, %f1283, 0f00000000;
	ex2.approx.f32 	%f1289, %f1288;
	mul.f32 	%f1290, %f1279, %f1289;
	setp.lt.f32	%p167, %f1281, 0fC2D20000;
	selp.f32	%f1291, 0f00000000, %f1290, %p167;
	setp.gt.f32	%p168, %f1281, 0f42D20000;
	selp.f32	%f277, 0f7F800000, %f1291, %p168;
	setp.neu.f32	%p169, %f236, 0f3F800000;
	@%p169 bra 	BB17_139;

	mov.f32 	%f1371, 0f3F800000;
	mov.f32 	%f1770, %f1371;
	bra.uni 	BB17_150;

BB17_139:
	abs.f32 	%f278, %f236;
	setp.gtu.f32	%p170, %f278, 0f7F800000;
	mov.f32 	%f1770, %f237;
	@%p170 bra 	BB17_150;

	abs.f32 	%f279, %f1074;
	setp.gtu.f32	%p171, %f279, 0f7F800000;
	mov.f32 	%f1769, %f237;
	mov.f32 	%f1770, %f1769;
	@%p171 bra 	BB17_150;

	setp.eq.f32	%p172, %f279, 0f7F800000;
	@%p172 bra 	BB17_149;

	setp.eq.f32	%p173, %f236, 0f00000000;
	setp.eq.f32	%p174, %f278, 0f7F800000;
	or.pred  	%p175, %p174, %p173;
	selp.f32	%f280, %f238, %f239, %p174;
	mov.f32 	%f1770, %f280;
	@%p175 bra 	BB17_150;

	setp.geu.f32	%p176, %f236, 0f00000000;
	@%p176 bra 	BB17_146;

	cvt.rzi.f32.f32	%f1294, %f1074;
	setp.eq.f32	%p177, %f1294, 0f40000000;
	@%p177 bra 	BB17_146;

	mov.f32 	%f1369, 0f7FFFFFFF;
	mov.f32 	%f1770, %f1369;
	bra.uni 	BB17_150;

BB17_146:
	setp.lt.f32	%p178, %f278, 0f00800000;
	selp.f32	%f1299, 0fC3170000, 0fC2FE0000, %p178;
	mul.f32 	%f1300, %f278, 0f4B800000;
	selp.f32	%f1301, %f1300, %f278, %p178;
	mov.b32 	 %r174, %f1301;
	and.b32  	%r175, %r174, 8388607;
	or.b32  	%r176, %r175, 1065353216;
	mov.b32 	 %f1302, %r176;
	shr.u32 	%r177, %r174, 23;
	cvt.rn.f32.u32	%f1303, %r177;
	add.f32 	%f1304, %f1299, %f1303;
	setp.gt.f32	%p179, %f1302, 0f3FB504F3;
	mul.f32 	%f1305, %f1302, 0f3F000000;
	add.f32 	%f1306, %f1304, 0f3F800000;
	selp.f32	%f1307, %f1305, %f1302, %p179;
	selp.f32	%f1308, %f1306, %f1304, %p179;
	add.f32 	%f1309, %f1307, 0fBF800000;
	add.f32 	%f1296, %f1307, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1295,%f1296;
	// inline asm
	add.f32 	%f1310, %f1309, %f1309;
	mul.f32 	%f1311, %f1310, %f1295;
	mul.f32 	%f1312, %f1311, %f1311;
	mov.f32 	%f1313, 0f3C4CAF63;
	mov.f32 	%f1314, 0f3B18F0FE;
	fma.rn.f32 	%f1315, %f1314, %f1312, %f1313;
	mov.f32 	%f1316, 0f3DAAAABD;
	fma.rn.f32 	%f1317, %f1315, %f1312, %f1316;
	mul.rn.f32 	%f1318, %f1317, %f1312;
	mul.rn.f32 	%f1319, %f1318, %f1311;
	sub.f32 	%f1320, %f1309, %f1311;
	add.f32 	%f1321, %f1320, %f1320;
	neg.f32 	%f1322, %f1311;
	fma.rn.f32 	%f1323, %f1322, %f1309, %f1321;
	mul.rn.f32 	%f1324, %f1295, %f1323;
	add.f32 	%f1325, %f1311, %f1319;
	sub.f32 	%f1326, %f1311, %f1325;
	add.f32 	%f1327, %f1326, %f1319;
	add.f32 	%f1328, %f1327, %f1324;
	add.f32 	%f1329, %f1325, %f1328;
	sub.f32 	%f1330, %f1325, %f1329;
	add.f32 	%f1331, %f1330, %f1328;
	mov.f32 	%f1332, 0f3F317200;
	mul.rn.f32 	%f1333, %f1308, %f1332;
	mov.f32 	%f1334, 0f35BFBE8E;
	mul.rn.f32 	%f1335, %f1308, %f1334;
	add.f32 	%f1336, %f1333, %f1329;
	sub.f32 	%f1337, %f1333, %f1336;
	add.f32 	%f1338, %f1337, %f1329;
	add.f32 	%f1339, %f1338, %f1331;
	add.f32 	%f1340, %f1339, %f1335;
	add.f32 	%f1341, %f1336, %f1340;
	sub.f32 	%f1342, %f1336, %f1341;
	add.f32 	%f1343, %f1342, %f1340;
	setp.gt.f32	%p180, %f279, 0f77F684DF;
	selp.f32	%f1344, 0f39800000, 0f40000000, %p180;
	mul.rn.f32 	%f1345, %f1344, %f1341;
	neg.f32 	%f1346, %f1345;
	fma.rn.f32 	%f1347, %f1344, %f1341, %f1346;
	fma.rn.f32 	%f1348, %f1344, %f1343, %f1347;
	mov.f32 	%f1349, 0f00000000;
	fma.rn.f32 	%f1350, %f1349, %f1341, %f1348;
	add.rn.f32 	%f1351, %f1345, %f1350;
	neg.f32 	%f1352, %f1351;
	add.rn.f32 	%f1353, %f1345, %f1352;
	add.rn.f32 	%f1354, %f1353, %f1350;
	mov.b32 	 %r178, %f1351;
	setp.eq.s32	%p181, %r178, 1118925336;
	add.s32 	%r179, %r178, -1;
	mov.b32 	 %f1355, %r179;
	add.f32 	%f1356, %f1354, 0f37000000;
	selp.f32	%f281, %f1356, %f1354, %p181;
	selp.f32	%f1357, %f1355, %f1351, %p181;
	mul.f32 	%f1358, %f1357, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1359, %f1358;
	fma.rn.f32 	%f1361, %f1359, %f1284, %f1357;
	fma.rn.f32 	%f1363, %f1359, %f1286, %f1361;
	mul.f32 	%f1298, %f1363, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1297,%f1298;
	// inline asm
	add.f32 	%f1364, %f1359, 0f00000000;
	ex2.approx.f32 	%f1365, %f1364;
	mul.f32 	%f1366, %f1297, %f1365;
	setp.lt.f32	%p182, %f1357, 0fC2D20000;
	selp.f32	%f1367, 0f00000000, %f1366, %p182;
	setp.gt.f32	%p183, %f1357, 0f42D20000;
	selp.f32	%f1768, 0f7F800000, %f1367, %p183;
	setp.eq.f32	%p184, %f1768, 0f7F800000;
	@%p184 bra 	BB17_148;

	fma.rn.f32 	%f1768, %f1768, %f281, %f1768;

BB17_148:
	mov.b32 	 %r180, %f1768;
	xor.b32  	%r181, %r180, -2147483648;
	mov.b32 	 %f1368, %r181;
	selp.f32	%f285, %f1368, %f1768, %p1;
	mov.f32 	%f1770, %f285;
	bra.uni 	BB17_150;

BB17_149:
	setp.eq.f32	%p185, %f236, 0fBF800000;
	setp.gt.f32	%p186, %f278, 0f3F800000;
	selp.f32	%f1370, 0f7F800000, 0f00000000, %p186;
	selp.f32	%f286, 0f3F800000, %f1370, %p185;
	mov.f32 	%f1770, %f286;

BB17_150:
	mov.f32 	%f287, %f1770;
	mul.f32 	%f1374, %f287, 0fBF000000;
	mul.f32 	%f1375, %f1374, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1376, %f1375;
	fma.rn.f32 	%f1378, %f1376, %f1284, %f1374;
	fma.rn.f32 	%f1380, %f1376, %f1286, %f1378;
	mul.f32 	%f1373, %f1380, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1372,%f1373;
	// inline asm
	add.f32 	%f1381, %f1376, 0f00000000;
	ex2.approx.f32 	%f1382, %f1381;
	mul.f32 	%f1383, %f1372, %f1382;
	setp.lt.f32	%p187, %f1374, 0fC2D20000;
	selp.f32	%f1384, 0f00000000, %f1383, %p187;
	setp.gt.f32	%p188, %f1374, 0f42D20000;
	selp.f32	%f288, 0f7F800000, %f1384, %p188;
	sub.f32 	%f1385, %f277, %f288;
	mul.f32 	%f1386, %f222, %f1385;
	mul.f32 	%f1387, %f1386, %f264;
	st.local.f32 	[%rd69], %f1387;
	add.f32 	%f1388, %f251, 0f3F800000;
	sub.f32 	%f1389, %f1388, %f1756;
	div.rn.f32 	%f289, %f1389, %f1759;
	setp.neu.f32	%p189, %f289, 0f3F800000;
	@%p189 bra 	BB17_152;

	mov.f32 	%f1772, 0f3F800000;
	bra.uni 	BB17_167;

BB17_152:
	abs.f32 	%f290, %f289;
	setp.gtu.f32	%p190, %f290, 0f7F800000;
	@%p190 bra 	BB17_166;

	abs.f32 	%f291, %f1074;
	setp.gtu.f32	%p191, %f291, 0f7F800000;
	@%p191 bra 	BB17_166;

	setp.eq.f32	%p192, %f291, 0f7F800000;
	@%p192 bra 	BB17_165;

	setp.eq.f32	%p193, %f290, 0f7F800000;
	@%p193 bra 	BB17_164;

	setp.eq.f32	%p194, %f289, 0f00000000;
	@%p194 bra 	BB17_163;

	setp.geu.f32	%p195, %f289, 0f00000000;
	@%p195 bra 	BB17_160;

	cvt.rzi.f32.f32	%f1392, %f1074;
	setp.eq.f32	%p196, %f1392, 0f40000000;
	@%p196 bra 	BB17_160;

	mov.f32 	%f1772, 0f7FFFFFFF;
	bra.uni 	BB17_167;

BB17_160:
	setp.lt.f32	%p197, %f290, 0f00800000;
	selp.f32	%f1397, 0fC3170000, 0fC2FE0000, %p197;
	mul.f32 	%f1398, %f290, 0f4B800000;
	selp.f32	%f1399, %f1398, %f290, %p197;
	mov.b32 	 %r182, %f1399;
	and.b32  	%r183, %r182, 8388607;
	or.b32  	%r184, %r183, 1065353216;
	mov.b32 	 %f1400, %r184;
	shr.u32 	%r185, %r182, 23;
	cvt.rn.f32.u32	%f1401, %r185;
	add.f32 	%f1402, %f1397, %f1401;
	setp.gt.f32	%p198, %f1400, 0f3FB504F3;
	mul.f32 	%f1403, %f1400, 0f3F000000;
	add.f32 	%f1404, %f1402, 0f3F800000;
	selp.f32	%f1405, %f1403, %f1400, %p198;
	selp.f32	%f1406, %f1404, %f1402, %p198;
	add.f32 	%f1407, %f1405, 0fBF800000;
	add.f32 	%f1394, %f1405, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1393,%f1394;
	// inline asm
	add.f32 	%f1408, %f1407, %f1407;
	mul.f32 	%f1409, %f1408, %f1393;
	mul.f32 	%f1410, %f1409, %f1409;
	mov.f32 	%f1411, 0f3C4CAF63;
	mov.f32 	%f1412, 0f3B18F0FE;
	fma.rn.f32 	%f1413, %f1412, %f1410, %f1411;
	mov.f32 	%f1414, 0f3DAAAABD;
	fma.rn.f32 	%f1415, %f1413, %f1410, %f1414;
	mul.rn.f32 	%f1416, %f1415, %f1410;
	mul.rn.f32 	%f1417, %f1416, %f1409;
	sub.f32 	%f1418, %f1407, %f1409;
	add.f32 	%f1419, %f1418, %f1418;
	neg.f32 	%f1420, %f1409;
	fma.rn.f32 	%f1421, %f1420, %f1407, %f1419;
	mul.rn.f32 	%f1422, %f1393, %f1421;
	add.f32 	%f1423, %f1409, %f1417;
	sub.f32 	%f1424, %f1409, %f1423;
	add.f32 	%f1425, %f1424, %f1417;
	add.f32 	%f1426, %f1425, %f1422;
	add.f32 	%f1427, %f1423, %f1426;
	sub.f32 	%f1428, %f1423, %f1427;
	add.f32 	%f1429, %f1428, %f1426;
	mov.f32 	%f1430, 0f3F317200;
	mul.rn.f32 	%f1431, %f1406, %f1430;
	mov.f32 	%f1432, 0f35BFBE8E;
	mul.rn.f32 	%f1433, %f1406, %f1432;
	add.f32 	%f1434, %f1431, %f1427;
	sub.f32 	%f1435, %f1431, %f1434;
	add.f32 	%f1436, %f1435, %f1427;
	add.f32 	%f1437, %f1436, %f1429;
	add.f32 	%f1438, %f1437, %f1433;
	add.f32 	%f1439, %f1434, %f1438;
	sub.f32 	%f1440, %f1434, %f1439;
	add.f32 	%f1441, %f1440, %f1438;
	setp.gt.f32	%p199, %f291, 0f77F684DF;
	selp.f32	%f1442, 0f39800000, 0f40000000, %p199;
	mul.rn.f32 	%f1443, %f1442, %f1439;
	neg.f32 	%f1444, %f1443;
	fma.rn.f32 	%f1445, %f1442, %f1439, %f1444;
	fma.rn.f32 	%f1446, %f1442, %f1441, %f1445;
	mov.f32 	%f1447, 0f00000000;
	fma.rn.f32 	%f1448, %f1447, %f1439, %f1446;
	add.rn.f32 	%f1449, %f1443, %f1448;
	neg.f32 	%f1450, %f1449;
	add.rn.f32 	%f1451, %f1443, %f1450;
	add.rn.f32 	%f1452, %f1451, %f1448;
	mov.b32 	 %r186, %f1449;
	setp.eq.s32	%p200, %r186, 1118925336;
	add.s32 	%r187, %r186, -1;
	mov.b32 	 %f1453, %r187;
	add.f32 	%f1454, %f1452, 0f37000000;
	selp.f32	%f292, %f1454, %f1452, %p200;
	selp.f32	%f1455, %f1453, %f1449, %p200;
	mul.f32 	%f1456, %f1455, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1457, %f1456;
	fma.rn.f32 	%f1459, %f1457, %f1284, %f1455;
	fma.rn.f32 	%f1461, %f1457, %f1286, %f1459;
	mul.f32 	%f1396, %f1461, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1395,%f1396;
	// inline asm
	add.f32 	%f1462, %f1457, 0f00000000;
	ex2.approx.f32 	%f1463, %f1462;
	mul.f32 	%f1464, %f1395, %f1463;
	setp.lt.f32	%p201, %f1455, 0fC2D20000;
	selp.f32	%f1465, 0f00000000, %f1464, %p201;
	setp.gt.f32	%p202, %f1455, 0f42D20000;
	selp.f32	%f1771, 0f7F800000, %f1465, %p202;
	setp.eq.f32	%p203, %f1771, 0f7F800000;
	@%p203 bra 	BB17_162;

	fma.rn.f32 	%f1771, %f1771, %f292, %f1771;

BB17_162:
	setp.lt.f32	%p205, %f289, 0f00000000;
	and.pred  	%p206, %p205, %p138;
	mov.b32 	 %r188, %f1771;
	xor.b32  	%r189, %r188, -2147483648;
	mov.b32 	 %f1466, %r189;
	selp.f32	%f1772, %f1466, %f1771, %p206;
	bra.uni 	BB17_167;

BB17_163:
	add.f32 	%f1468, %f289, %f289;
	selp.f32	%f1772, %f1468, 0f00000000, %p138;
	bra.uni 	BB17_167;

BB17_164:
	setp.lt.f32	%p209, %f289, 0f00000000;
	and.pred  	%p210, %p209, %p138;
	selp.f32	%f1772, 0fFF800000, 0f7F800000, %p210;
	bra.uni 	BB17_167;

BB17_165:
	setp.gt.f32	%p211, %f290, 0f3F800000;
	selp.f32	%f1469, 0f7F800000, 0f00000000, %p211;
	setp.eq.f32	%p212, %f289, 0fBF800000;
	selp.f32	%f1772, 0f3F800000, %f1469, %p212;
	bra.uni 	BB17_167;

BB17_166:
	add.f32 	%f1772, %f289, 0f40000000;

BB17_167:
	mul.f32 	%f1473, %f1772, 0fBF000000;
	mul.f32 	%f1474, %f1473, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1475, %f1474;
	fma.rn.f32 	%f1477, %f1475, %f1284, %f1473;
	fma.rn.f32 	%f1479, %f1475, %f1286, %f1477;
	mul.f32 	%f1472, %f1479, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1471,%f1472;
	// inline asm
	add.f32 	%f1480, %f1475, 0f00000000;
	ex2.approx.f32 	%f1481, %f1480;
	mul.f32 	%f1482, %f1471, %f1481;
	setp.lt.f32	%p213, %f1473, 0fC2D20000;
	selp.f32	%f1483, 0f00000000, %f1482, %p213;
	setp.gt.f32	%p214, %f1473, 0f42D20000;
	selp.f32	%f302, 0f7F800000, %f1483, %p214;
	div.rn.f32 	%f303, %f252, %f1759;
	setp.neu.f32	%p215, %f303, 0f3F800000;
	@%p215 bra 	BB17_169;

	mov.f32 	%f1774, %f1069;
	bra.uni 	BB17_184;

BB17_169:
	abs.f32 	%f304, %f303;
	setp.gtu.f32	%p216, %f304, 0f7F800000;
	@%p216 bra 	BB17_183;

	abs.f32 	%f305, %f1074;
	setp.gtu.f32	%p217, %f305, 0f7F800000;
	@%p217 bra 	BB17_183;

	setp.eq.f32	%p218, %f305, 0f7F800000;
	@%p218 bra 	BB17_182;

	setp.eq.f32	%p219, %f304, 0f7F800000;
	@%p219 bra 	BB17_181;

	setp.eq.f32	%p220, %f303, 0f00000000;
	@%p220 bra 	BB17_180;

	setp.geu.f32	%p221, %f303, 0f00000000;
	@%p221 bra 	BB17_177;

	cvt.rzi.f32.f32	%f1486, %f1074;
	setp.eq.f32	%p222, %f1486, 0f40000000;
	@%p222 bra 	BB17_177;

	mov.f32 	%f1561, 0f7FFFFFFF;
	mov.f32 	%f1774, %f1561;
	bra.uni 	BB17_184;

BB17_177:
	setp.lt.f32	%p223, %f304, 0f00800000;
	selp.f32	%f1491, 0fC3170000, 0fC2FE0000, %p223;
	mul.f32 	%f1492, %f304, 0f4B800000;
	selp.f32	%f1493, %f1492, %f304, %p223;
	mov.b32 	 %r190, %f1493;
	and.b32  	%r191, %r190, 8388607;
	or.b32  	%r192, %r191, 1065353216;
	mov.b32 	 %f1494, %r192;
	shr.u32 	%r193, %r190, 23;
	cvt.rn.f32.u32	%f1495, %r193;
	add.f32 	%f1496, %f1491, %f1495;
	setp.gt.f32	%p224, %f1494, 0f3FB504F3;
	mul.f32 	%f1497, %f1494, 0f3F000000;
	add.f32 	%f1498, %f1496, 0f3F800000;
	selp.f32	%f1499, %f1497, %f1494, %p224;
	selp.f32	%f1500, %f1498, %f1496, %p224;
	add.f32 	%f1501, %f1499, 0fBF800000;
	add.f32 	%f1488, %f1499, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1487,%f1488;
	// inline asm
	add.f32 	%f1502, %f1501, %f1501;
	mul.f32 	%f1503, %f1502, %f1487;
	mul.f32 	%f1504, %f1503, %f1503;
	mov.f32 	%f1505, 0f3C4CAF63;
	mov.f32 	%f1506, 0f3B18F0FE;
	fma.rn.f32 	%f1507, %f1506, %f1504, %f1505;
	mov.f32 	%f1508, 0f3DAAAABD;
	fma.rn.f32 	%f1509, %f1507, %f1504, %f1508;
	mul.rn.f32 	%f1510, %f1509, %f1504;
	mul.rn.f32 	%f1511, %f1510, %f1503;
	sub.f32 	%f1512, %f1501, %f1503;
	add.f32 	%f1513, %f1512, %f1512;
	neg.f32 	%f1514, %f1503;
	fma.rn.f32 	%f1515, %f1514, %f1501, %f1513;
	mul.rn.f32 	%f1516, %f1487, %f1515;
	add.f32 	%f1517, %f1503, %f1511;
	sub.f32 	%f1518, %f1503, %f1517;
	add.f32 	%f1519, %f1518, %f1511;
	add.f32 	%f1520, %f1519, %f1516;
	add.f32 	%f1521, %f1517, %f1520;
	sub.f32 	%f1522, %f1517, %f1521;
	add.f32 	%f1523, %f1522, %f1520;
	mov.f32 	%f1524, 0f3F317200;
	mul.rn.f32 	%f1525, %f1500, %f1524;
	mov.f32 	%f1526, 0f35BFBE8E;
	mul.rn.f32 	%f1527, %f1500, %f1526;
	add.f32 	%f1528, %f1525, %f1521;
	sub.f32 	%f1529, %f1525, %f1528;
	add.f32 	%f1530, %f1529, %f1521;
	add.f32 	%f1531, %f1530, %f1523;
	add.f32 	%f1532, %f1531, %f1527;
	add.f32 	%f1533, %f1528, %f1532;
	sub.f32 	%f1534, %f1528, %f1533;
	add.f32 	%f1535, %f1534, %f1532;
	setp.gt.f32	%p225, %f305, 0f77F684DF;
	selp.f32	%f1536, 0f39800000, 0f40000000, %p225;
	mul.rn.f32 	%f1537, %f1536, %f1533;
	neg.f32 	%f1538, %f1537;
	fma.rn.f32 	%f1539, %f1536, %f1533, %f1538;
	fma.rn.f32 	%f1540, %f1536, %f1535, %f1539;
	mov.f32 	%f1541, 0f00000000;
	fma.rn.f32 	%f1542, %f1541, %f1533, %f1540;
	add.rn.f32 	%f1543, %f1537, %f1542;
	neg.f32 	%f1544, %f1543;
	add.rn.f32 	%f1545, %f1537, %f1544;
	add.rn.f32 	%f1546, %f1545, %f1542;
	mov.b32 	 %r194, %f1543;
	setp.eq.s32	%p226, %r194, 1118925336;
	add.s32 	%r195, %r194, -1;
	mov.b32 	 %f1547, %r195;
	add.f32 	%f1548, %f1546, 0f37000000;
	selp.f32	%f306, %f1548, %f1546, %p226;
	selp.f32	%f1549, %f1547, %f1543, %p226;
	mul.f32 	%f1550, %f1549, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1551, %f1550;
	fma.rn.f32 	%f1553, %f1551, %f1284, %f1549;
	fma.rn.f32 	%f1555, %f1551, %f1286, %f1553;
	mul.f32 	%f1490, %f1555, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1489,%f1490;
	// inline asm
	add.f32 	%f1556, %f1551, 0f00000000;
	ex2.approx.f32 	%f1557, %f1556;
	mul.f32 	%f1558, %f1489, %f1557;
	setp.lt.f32	%p227, %f1549, 0fC2D20000;
	selp.f32	%f1559, 0f00000000, %f1558, %p227;
	setp.gt.f32	%p228, %f1549, 0f42D20000;
	selp.f32	%f1773, 0f7F800000, %f1559, %p228;
	setp.eq.f32	%p229, %f1773, 0f7F800000;
	@%p229 bra 	BB17_179;

	fma.rn.f32 	%f1773, %f1773, %f306, %f1773;

BB17_179:
	setp.lt.f32	%p231, %f303, 0f00000000;
	and.pred  	%p232, %p231, %p138;
	mov.b32 	 %r196, %f1773;
	xor.b32  	%r197, %r196, -2147483648;
	mov.b32 	 %f1560, %r197;
	selp.f32	%f310, %f1560, %f1773, %p232;
	mov.f32 	%f1774, %f310;
	bra.uni 	BB17_184;

BB17_180:
	add.f32 	%f1562, %f303, %f303;
	selp.f32	%f311, %f1562, 0f00000000, %p138;
	mov.f32 	%f1774, %f311;
	bra.uni 	BB17_184;

BB17_181:
	setp.lt.f32	%p235, %f303, 0f00000000;
	and.pred  	%p236, %p235, %p138;
	selp.f32	%f312, 0fFF800000, 0f7F800000, %p236;
	mov.f32 	%f1774, %f312;
	bra.uni 	BB17_184;

BB17_182:
	setp.gt.f32	%p237, %f304, 0f3F800000;
	selp.f32	%f1563, 0f7F800000, 0f00000000, %p237;
	setp.eq.f32	%p238, %f303, 0fBF800000;
	selp.f32	%f313, 0f3F800000, %f1563, %p238;
	mov.f32 	%f1774, %f313;
	bra.uni 	BB17_184;

BB17_183:
	add.f32 	%f314, %f303, 0f40000000;
	mov.f32 	%f1774, %f314;

BB17_184:
	mov.f32 	%f315, %f1774;
	mul.f32 	%f1567, %f315, 0fBF000000;
	mul.f32 	%f1568, %f1567, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1569, %f1568;
	fma.rn.f32 	%f1571, %f1569, %f1284, %f1567;
	fma.rn.f32 	%f1573, %f1569, %f1286, %f1571;
	mul.f32 	%f1566, %f1573, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1565,%f1566;
	// inline asm
	add.f32 	%f1574, %f1569, 0f00000000;
	ex2.approx.f32 	%f1575, %f1574;
	mul.f32 	%f1576, %f1565, %f1575;
	setp.lt.f32	%p239, %f1567, 0fC2D20000;
	selp.f32	%f1577, 0f00000000, %f1576, %p239;
	setp.gt.f32	%p240, %f1567, 0f42D20000;
	selp.f32	%f1578, 0f7F800000, %f1577, %p240;
	sub.f32 	%f1579, %f302, %f1578;
	mul.f32 	%f1580, %f222, %f1579;
	mul.f32 	%f1581, %f1580, %f250;
	st.local.f32 	[%rd69+4], %f1581;
	mul.f32 	%f1582, %f288, %f225;
	mul.f32 	%f1583, %f277, %f226;
	sub.f32 	%f1584, %f1583, %f1582;
	mul.f32 	%f1585, %f223, %f1584;
	mul.f32 	%f1586, %f1578, %f252;
	mul.f32 	%f1587, %f302, %f253;
	sub.f32 	%f1588, %f1587, %f1586;
	mul.f32 	%f1589, %f223, %f1588;
	mul.f32 	%f1590, %f1589, %f250;
	fma.rn.f32 	%f1591, %f1585, %f264, %f1590;
	st.local.f32 	[%rd69+16], %f1591;
	mul.f32 	%f1592, %f250, %f264;
	st.local.f32 	[%rd69+8], %f1592;
	mov.u32 	%r199, 1065353216;
	st.local.u32 	[%rd69+12], %r199;
	add.f32 	%f316, %f265, %f1760;
	mov.u32 	%r260, 0;

BB17_185:
	setp.gt.s32	%p241, %r260, 4;
	@%p241 bra 	BB17_188;

	mul.wide.s32 	%rd92, %r260, 4;
	add.s64 	%rd149, %rd15, %rd92;
	mul.wide.s32 	%rd93, %r260, 6;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd151, %rd67, %rd94;
	add.s64 	%rd95, %rd69, %rd92;
	ld.local.f32 	%f317, [%rd95];
	add.s32 	%r261, %r260, 1;
	mov.u64 	%rd152, %rd151;
	mov.f32 	%f1775, %f317;

BB17_187:
	mov.f32 	%f318, %f1775;
	mul.f32 	%f1593, %f318, %f317;
	div.rn.f32 	%f1594, %f1593, %f316;
	ld.local.f32 	%f1595, [%rd151];
	add.f32 	%f1596, %f1595, %f1594;
	st.local.f32 	[%rd151], %f1596;
	st.local.f32 	[%rd152], %f1596;
	setp.lt.s32	%p242, %r261, 5;
	@%p242 bra 	BB17_246;

BB17_188:
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p243, %r260, 5;
	@%p243 bra 	BB17_185;

	setp.leu.f32	%p244, %f316, 0f00000000;
	@%p244 bra 	BB17_200;

	add.f32 	%f319, %f266, %f1760;
	setp.gt.f32	%p245, %f319, 0f00000000;
	@%p245 bra 	BB17_192;

	neg.f32 	%f1597, %f265;
	sub.f32 	%f1778, %f1597, %f1760;
	bra.uni 	BB17_199;

BB17_192:
	setp.lt.f32	%p246, %f316, 0f7F800000;
	@%p246 bra 	BB17_194;

	lg2.approx.f32 	%f1776, %f316;
	bra.uni 	BB17_195;

BB17_194:
	setp.lt.f32	%p247, %f316, 0f00800000;
	mul.f32 	%f1600, %f316, 0f4B800000;
	selp.f32	%f1601, %f1600, %f316, %p247;
	selp.f32	%f1602, 0fC3170000, 0fC2FE0000, %p247;
	mov.b32 	 %r200, %f1601;
	and.b32  	%r201, %r200, 8388607;
	or.b32  	%r202, %r201, 1065353216;
	mov.b32 	 %f1603, %r202;
	shr.u32 	%r203, %r200, 23;
	cvt.rn.f32.u32	%f1604, %r203;
	add.f32 	%f1605, %f1602, %f1604;
	setp.gt.f32	%p248, %f1603, 0f3FAE147B;
	mul.f32 	%f1606, %f1603, 0f3F000000;
	add.f32 	%f1607, %f1605, 0f3F800000;
	selp.f32	%f1608, %f1606, %f1603, %p248;
	selp.f32	%f1609, %f1607, %f1605, %p248;
	add.f32 	%f1599, %f1608, 0f3F800000;
	add.f32 	%f1610, %f1608, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1598,%f1599;
	// inline asm
	neg.f32 	%f1611, %f1610;
	mul.f32 	%f1612, %f1610, %f1611;
	mul.rn.f32 	%f1613, %f1598, %f1612;
	add.rn.f32 	%f1614, %f1610, %f1613;
	mul.f32 	%f1615, %f1614, %f1614;
	mov.f32 	%f1616, 0f3C4C6A36;
	mov.f32 	%f1617, 0f3B1E94E6;
	fma.rn.f32 	%f1618, %f1617, %f1615, %f1616;
	mov.f32 	%f1619, 0f3DAAAB1A;
	fma.rn.f32 	%f1620, %f1618, %f1615, %f1619;
	mul.f32 	%f1621, %f1620, %f1615;
	fma.rn.f32 	%f1622, %f1621, %f1614, %f1613;
	add.f32 	%f1623, %f1622, %f1610;
	mov.f32 	%f1624, 0f3F317218;
	fma.rn.f32 	%f1776, %f1609, %f1624, %f1623;

BB17_195:
	mul.f32 	%f1625, %f319, %f1776;
	sub.f32 	%f324, %f1625, %f265;
	setp.lt.f32	%p249, %f319, 0f7F800000;
	@%p249 bra 	BB17_197;

	lg2.approx.f32 	%f1777, %f319;
	bra.uni 	BB17_198;

BB17_197:
	setp.lt.f32	%p250, %f319, 0f00800000;
	mul.f32 	%f1628, %f319, 0f4B800000;
	selp.f32	%f1629, %f1628, %f319, %p250;
	selp.f32	%f1630, 0fC3170000, 0fC2FE0000, %p250;
	mov.b32 	 %r204, %f1629;
	and.b32  	%r205, %r204, 8388607;
	or.b32  	%r206, %r205, 1065353216;
	mov.b32 	 %f1631, %r206;
	shr.u32 	%r207, %r204, 23;
	cvt.rn.f32.u32	%f1632, %r207;
	add.f32 	%f1633, %f1630, %f1632;
	setp.gt.f32	%p251, %f1631, 0f3FAE147B;
	mul.f32 	%f1634, %f1631, 0f3F000000;
	add.f32 	%f1635, %f1633, 0f3F800000;
	selp.f32	%f1636, %f1634, %f1631, %p251;
	selp.f32	%f1637, %f1635, %f1633, %p251;
	add.f32 	%f1627, %f1636, 0f3F800000;
	add.f32 	%f1638, %f1636, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1626,%f1627;
	// inline asm
	neg.f32 	%f1639, %f1638;
	mul.f32 	%f1640, %f1638, %f1639;
	mul.rn.f32 	%f1641, %f1626, %f1640;
	add.rn.f32 	%f1642, %f1638, %f1641;
	mul.f32 	%f1643, %f1642, %f1642;
	mov.f32 	%f1644, 0f3C4C6A36;
	mov.f32 	%f1645, 0f3B1E94E6;
	fma.rn.f32 	%f1646, %f1645, %f1643, %f1644;
	mov.f32 	%f1647, 0f3DAAAB1A;
	fma.rn.f32 	%f1648, %f1646, %f1643, %f1647;
	mul.f32 	%f1649, %f1648, %f1643;
	fma.rn.f32 	%f1650, %f1649, %f1642, %f1641;
	add.f32 	%f1651, %f1650, %f1638;
	mov.f32 	%f1652, 0f3F317218;
	fma.rn.f32 	%f1777, %f1637, %f1652, %f1651;

BB17_198:
	mul.f32 	%f1653, %f319, %f1777;
	sub.f32 	%f1654, %f324, %f1653;
	add.f32 	%f1778, %f1654, %f266;

BB17_199:
	add.f32 	%f1779, %f1779, %f1778;

BB17_200:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p252, %r32, %r61;
	mov.u32 	%r258, %r32;
	@%p252 bra 	BB17_112;

	add.s32 	%r259, %r259, 1;
	setp.lt.s32	%p253, %r259, %r61;
	@%p253 bra 	BB17_111;

BB17_202:
	mov.u32 	%r266, 0;

BB17_203:
	mov.u32 	%r34, %r266;
	setp.lt.s32	%p254, %r34, 0;
	@%p254 bra 	BB17_215;

	mul.wide.s32 	%rd96, %r34, 5;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd23, %rd67, %rd97;
	mul.lo.s32 	%r35, %r34, 5;
	mov.u32 	%r262, 0;

BB17_205:
	setp.lt.s32	%p255, %r262, 1;
	@%p255 bra 	BB17_214;

	mul.wide.s32 	%rd98, %r262, 4;
	add.s64 	%rd153, %rd67, %rd98;
	add.s32 	%r37, %r262, -1;
	setp.gt.s32	%p256, %r37, -1;
	@%p256 bra 	BB17_208;

	mov.f32 	%f1781, 0f00000000;
	bra.uni 	BB17_213;

BB17_208:
	mov.u32 	%r263, 0;
	mov.f32 	%f1782, 0f00000000;
	mov.u64 	%rd154, %rd23;

BB17_209:
	.pragma "nounroll";
	mov.f32 	%f333, %f1782;
	mov.u64 	%rd26, %rd154;
	ld.local.f32 	%f1656, [%rd26];
	ld.local.f32 	%f1657, [%rd153];
	fma.rn.f32 	%f1781, %f1657, %f1656, %f333;
	add.s32 	%r211, %r263, 1;
	setp.gt.s32	%p257, %r211, %r37;
	@%p257 bra 	BB17_213;

	ld.local.f32 	%f1658, [%rd26+4];
	ld.local.f32 	%f1659, [%rd153+20];
	fma.rn.f32 	%f1781, %f1659, %f1658, %f1781;
	add.s32 	%r212, %r263, 2;
	setp.gt.s32	%p258, %r212, %r37;
	@%p258 bra 	BB17_213;

	ld.local.f32 	%f1660, [%rd26+8];
	ld.local.f32 	%f1661, [%rd153+40];
	fma.rn.f32 	%f1781, %f1661, %f1660, %f1781;
	add.s32 	%r213, %r263, 3;
	setp.gt.s32	%p259, %r213, %r37;
	@%p259 bra 	BB17_213;

	ld.local.f32 	%f1662, [%rd26+12];
	ld.local.f32 	%f1663, [%rd153+60];
	fma.rn.f32 	%f1782, %f1663, %f1662, %f1781;
	add.s64 	%rd27, %rd26, 16;
	add.s64 	%rd153, %rd153, 80;
	add.s32 	%r263, %r263, 4;
	setp.le.s32	%p260, %r263, %r37;
	mov.u64 	%rd154, %rd27;
	mov.f32 	%f1781, %f1782;
	@%p260 bra 	BB17_209;

BB17_213:
	add.s32 	%r214, %r262, %r35;
	mul.wide.s32 	%rd99, %r214, 4;
	add.s64 	%rd100, %rd67, %rd99;
	ld.local.f32 	%f1665, [%rd100];
	sub.f32 	%f1666, %f1665, %f1781;
	st.local.f32 	[%rd100], %f1666;

BB17_214:
	add.s32 	%r262, %r262, 1;
	setp.le.s32	%p261, %r262, %r34;
	@%p261 bra 	BB17_205;

BB17_215:
	add.s32 	%r266, %r34, 1;
	setp.gt.s32	%p262, %r266, 4;
	@%p262 bra 	BB17_228;

	cvt.s64.s32	%rd102, %r34;
	add.s64 	%rd29, %rd102, 11;
	mul.wide.s32 	%rd103, %r34, 5;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd30, %rd67, %rd104;
	add.s32 	%r42, %r34, -1;
	mul.lo.s32 	%r43, %r34, 5;
	mul.lo.s32 	%r215, %r34, 6;
	mul.wide.s32 	%rd105, %r215, 4;
	add.s64 	%rd31, %rd67, %rd105;
	mov.u64 	%rd155, 0;
	mov.u32 	%r265, %r266;

BB17_217:
	add.s32 	%r216, %r265, %r43;
	mul.wide.s32 	%rd106, %r216, 4;
	add.s64 	%rd33, %rd67, %rd106;
	setp.gt.s32	%p263, %r34, 0;
	@%p263 bra 	BB17_219;

	ld.local.f32 	%f1667, [%rd31];
	rcp.rn.f32 	%f1668, %f1667;
	ld.local.f32 	%f1669, [%rd33];
	mul.f32 	%f1670, %f1668, %f1669;
	st.local.f32 	[%rd33], %f1670;
	bra.uni 	BB17_227;

BB17_219:
	add.s64 	%rd107, %rd29, %rd155;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd156, %rd67, %rd108;
	setp.gt.s32	%p264, %r42, -1;
	@%p264 bra 	BB17_221;

	mov.f32 	%f1784, 0f00000000;
	bra.uni 	BB17_226;

BB17_221:
	mov.u32 	%r267, 0;
	mov.f32 	%f1785, 0f00000000;
	mov.u64 	%rd157, %rd30;

BB17_222:
	.pragma "nounroll";
	mov.f32 	%f339, %f1785;
	mov.u64 	%rd36, %rd157;
	ld.local.f32 	%f1672, [%rd36];
	ld.local.f32 	%f1673, [%rd156+-40];
	fma.rn.f32 	%f1784, %f1673, %f1672, %f339;
	add.s32 	%r218, %r267, 1;
	setp.gt.s32	%p265, %r218, %r42;
	@%p265 bra 	BB17_226;

	ld.local.f32 	%f1674, [%rd36+4];
	ld.local.f32 	%f1675, [%rd156+-20];
	fma.rn.f32 	%f1784, %f1675, %f1674, %f1784;
	add.s32 	%r219, %r267, 2;
	setp.gt.s32	%p266, %r219, %r42;
	@%p266 bra 	BB17_226;

	ld.local.f32 	%f1676, [%rd36+8];
	ld.local.f32 	%f1677, [%rd156];
	fma.rn.f32 	%f1784, %f1677, %f1676, %f1784;
	add.s32 	%r220, %r267, 3;
	setp.gt.s32	%p267, %r220, %r42;
	@%p267 bra 	BB17_226;

	ld.local.f32 	%f1678, [%rd36+12];
	ld.local.f32 	%f1679, [%rd156+20];
	fma.rn.f32 	%f1785, %f1679, %f1678, %f1784;
	add.s64 	%rd37, %rd36, 16;
	add.s64 	%rd156, %rd156, 80;
	add.s32 	%r267, %r267, 4;
	setp.le.s32	%p268, %r267, %r42;
	mov.u64 	%rd157, %rd37;
	mov.f32 	%f1784, %f1785;
	@%p268 bra 	BB17_222;

BB17_226:
	ld.local.f32 	%f1681, [%rd31];
	rcp.rn.f32 	%f1682, %f1681;
	ld.local.f32 	%f1683, [%rd33];
	sub.f32 	%f1684, %f1683, %f1784;
	mul.f32 	%f1685, %f1682, %f1684;
	st.local.f32 	[%rd33], %f1685;

BB17_227:
	add.s32 	%r265, %r265, 1;
	setp.lt.s32	%p269, %r265, 5;
	add.s64 	%rd155, %rd155, 1;
	@%p269 bra 	BB17_217;

BB17_228:
	setp.lt.s32	%p270, %r266, 5;
	@%p270 bra 	BB17_203;

	ld.local.f32 	%f345, [%rd67+96];
	mov.u32 	%r268, 0;

BB17_230:
	mul.wide.s32 	%rd110, %r268, 5;
	add.s64 	%rd40, %rd110, 4;
	setp.eq.s32	%p271, %r268, 0;
	selp.f32	%f1686, 0f3F800000, 0f00000000, %p271;
	st.local.f32 	[%rd66], %f1686;
	mov.u32 	%r269, 1;
	mov.u64 	%rd158, 0;

BB17_231:
	shl.b64 	%rd111, %rd158, 2;
	add.s64 	%rd112, %rd111, %rd67;
	add.s64 	%rd159, %rd112, 44;
	add.s32 	%r223, %r269, -1;
	setp.gt.s32	%p272, %r223, -1;
	@%p272 bra 	BB17_233;

	mov.f32 	%f1787, 0f00000000;
	bra.uni 	BB17_238;

BB17_233:
	mov.u32 	%r270, 0;
	mov.f32 	%f1788, 0f00000000;
	mov.u64 	%rd160, %rd66;

BB17_234:
	.pragma "nounroll";
	mov.f32 	%f346, %f1788;
	mov.u64 	%rd45, %rd160;
	ld.local.f32 	%f1688, [%rd45];
	ld.local.f32 	%f1689, [%rd159+-40];
	fma.rn.f32 	%f1787, %f1689, %f1688, %f346;
	add.s32 	%r226, %r270, 1;
	setp.gt.s32	%p273, %r226, %r223;
	@%p273 bra 	BB17_238;

	ld.local.f32 	%f1690, [%rd45+4];
	ld.local.f32 	%f1691, [%rd159+-20];
	fma.rn.f32 	%f1787, %f1691, %f1690, %f1787;
	add.s32 	%r228, %r270, 2;
	setp.gt.s32	%p274, %r228, %r223;
	@%p274 bra 	BB17_238;

	ld.local.f32 	%f1692, [%rd45+8];
	ld.local.f32 	%f1693, [%rd159];
	fma.rn.f32 	%f1787, %f1693, %f1692, %f1787;
	add.s32 	%r230, %r270, 3;
	setp.gt.s32	%p275, %r230, %r223;
	@%p275 bra 	BB17_238;

	ld.local.f32 	%f1694, [%rd45+12];
	ld.local.f32 	%f1695, [%rd159+20];
	fma.rn.f32 	%f1788, %f1695, %f1694, %f1787;
	add.s64 	%rd46, %rd45, 16;
	add.s64 	%rd159, %rd159, 80;
	add.s32 	%r270, %r270, 4;
	setp.le.s32	%p276, %r270, %r223;
	mov.u64 	%rd160, %rd46;
	mov.f32 	%f1787, %f1788;
	@%p276 bra 	BB17_234;

BB17_238:
	setp.eq.s32	%p277, %r269, %r268;
	selp.f32	%f1697, 0f3F800000, 0f00000000, %p277;
	mul.wide.s32 	%rd113, %r269, 4;
	add.s64 	%rd114, %rd66, %rd113;
	sub.f32 	%f1698, %f1697, %f1787;
	st.local.f32 	[%rd114], %f1698;
	add.s32 	%r269, %r269, 1;
	setp.lt.s32	%p278, %r269, 5;
	add.s64 	%rd158, %rd158, 1;
	@%p278 bra 	BB17_231;

	ld.local.f32 	%f1699, [%rd66+16];
	div.rn.f32 	%f1700, %f1699, %f345;
	mul.lo.s32 	%r53, %r268, 5;
	add.s32 	%r233, %r53, 4;
	mul.wide.s32 	%rd116, %r233, 4;
	add.s64 	%rd117, %rd68, %rd116;
	st.local.f32 	[%rd117], %f1700;
	mov.u32 	%r271, 3;
	mov.u64 	%rd161, 0;

BB17_240:
	mov.u32 	%r54, %r271;
	mul.lo.s64 	%rd118, %rd161, -6;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd120, %rd119, %rd67;
	add.s64 	%rd163, %rd120, 92;
	sub.s64 	%rd121, %rd40, %rd161;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd162, %rd68, %rd122;
	add.s32 	%r272, %r54, 1;
	mov.f32 	%f1789, 0f00000000;
	setp.lt.s32	%p279, %r272, 5;
	@%p279 bra 	BB17_241;
	bra.uni 	BB17_242;

BB17_241:
	ld.local.f32 	%f1703, [%rd162];
	ld.local.f32 	%f1704, [%rd163];
	fma.rn.f32 	%f1789, %f1704, %f1703, %f1789;
	add.s64 	%rd163, %rd163, 20;
	add.s64 	%rd162, %rd162, 4;
	add.s32 	%r272, %r272, 1;
	setp.lt.s32	%p280, %r272, 5;
	@%p280 bra 	BB17_241;

BB17_242:
	mul.lo.s32 	%r234, %r54, 6;
	mul.wide.s32 	%rd123, %r234, 4;
	add.s64 	%rd124, %rd67, %rd123;
	ld.local.f32 	%f1705, [%rd124];
	rcp.rn.f32 	%f1706, %f1705;
	mul.wide.s32 	%rd125, %r54, 4;
	add.s64 	%rd126, %rd66, %rd125;
	ld.local.f32 	%f1707, [%rd126];
	sub.f32 	%f1708, %f1707, %f1789;
	mul.f32 	%f1709, %f1706, %f1708;
	add.s32 	%r235, %r54, %r53;
	mul.wide.s32 	%rd127, %r235, 4;
	add.s64 	%rd128, %rd68, %rd127;
	st.local.f32 	[%rd128], %f1709;
	add.s32 	%r271, %r54, -1;
	add.s64 	%rd161, %rd161, 1;
	setp.gt.s32	%p281, %r54, 0;
	@%p281 bra 	BB17_240;

	add.s32 	%r268, %r268, 1;
	setp.lt.s32	%p282, %r268, 5;
	@%p282 bra 	BB17_230;

	ld.param.u64 	%rd147, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd146, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r240, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd145, [_Z25kernel_MLEFit_SCMOSXYNBS_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.f32 	%f1710, [%rd68];
	ld.local.f32 	%f1711, [%rd68+24];
	ld.local.f32 	%f1712, [%rd68+48];
	ld.local.f32 	%f1713, [%rd68+72];
	ld.local.f32 	%f1714, [%rd68+96];
	cvta.to.global.u64 	%rd129, %rd145;
	mul.wide.s32 	%rd130, %r65, 4;
	add.s64 	%rd131, %rd129, %rd130;
	st.global.f32 	[%rd131], %f1755;
	mul.wide.s32 	%rd132, %r240, 4;
	add.s64 	%rd133, %rd131, %rd132;
	st.global.f32 	[%rd133], %f1756;
	add.s64 	%rd134, %rd133, %rd132;
	st.global.f32 	[%rd134], %f1757;
	add.s64 	%rd135, %rd134, %rd132;
	st.global.f32 	[%rd135], %f1758;
	add.s64 	%rd136, %rd135, %rd132;
	st.global.f32 	[%rd136], %f1759;
	cvta.to.global.u64 	%rd137, %rd146;
	add.s64 	%rd138, %rd137, %rd130;
	st.global.f32 	[%rd138], %f1710;
	add.s64 	%rd139, %rd138, %rd132;
	st.global.f32 	[%rd139], %f1711;
	add.s64 	%rd140, %rd139, %rd132;
	st.global.f32 	[%rd140], %f1712;
	add.s64 	%rd141, %rd140, %rd132;
	st.global.f32 	[%rd141], %f1713;
	add.s64 	%rd142, %rd141, %rd132;
	st.global.f32 	[%rd142], %f1714;
	cvta.to.global.u64 	%rd143, %rd147;
	add.s64 	%rd144, %rd143, %rd130;
	st.global.f32 	[%rd144], %f1779;

BB17_245:
	ret;

BB17_246:
	ld.local.f32 	%f355, [%rd149];
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd152, %rd152, 20;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r261, %r261, 1;
	mov.f32 	%f1775, %f355;
	bra.uni 	BB17_187;
}

.visible .entry _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i(
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_0,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_1,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_2,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_3,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_4,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_5,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_6,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_7,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_8,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_9,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_10,
	.param .f32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_11,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_12,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_13,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_14,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_15,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_16,
	.param .u64 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_17,
	.param .u32 _Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18
)
{
	.local .align 4 .b8 	__local_depot18[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<322>;
	.reg .s16 	%rs<2>;
	.reg .s32 	%r<288>;
	.reg .f32 	%f<2161>;
	.reg .s64 	%rd<164>;


	mov.u64 	%SPL, __local_depot18;
	ld.param.u64 	%rd57, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd58, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd59, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_2];
	ld.param.u64 	%rd60, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_3];
	ld.param.f32 	%f423, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_4];
	ld.param.f32 	%f424, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_5];
	ld.param.f32 	%f425, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_6];
	ld.param.f32 	%f426, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_7];
	ld.param.f32 	%f427, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_8];
	ld.param.f32 	%f428, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_9];
	ld.param.f32 	%f429, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_10];
	ld.param.f32 	%f430, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_11];
	ld.param.u32 	%r62, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_12];
	ld.param.u32 	%r63, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_13];
	ld.param.u32 	%r64, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_14];
	ld.param.u32 	%r65, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18];
	cvta.to.global.u64 	%rd1, %rd57;
	add.u64 	%rd64, %SPL, 0;
	add.u64 	%rd65, %SPL, 100;
	add.u64 	%rd66, %SPL, 200;
	add.u64 	%rd67, %SPL, 300;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p5, %r4, %r65;
	@%p5 bra 	BB18_267;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd65+99], %rs1;
	st.local.u8 	[%rd65+98], %rs1;
	st.local.u8 	[%rd65+97], %rs1;
	st.local.u8 	[%rd65+96], %rs1;
	st.local.u8 	[%rd65+95], %rs1;
	st.local.u8 	[%rd65+94], %rs1;
	st.local.u8 	[%rd65+93], %rs1;
	st.local.u8 	[%rd65+92], %rs1;
	st.local.u8 	[%rd65+91], %rs1;
	st.local.u8 	[%rd65+90], %rs1;
	st.local.u8 	[%rd65+89], %rs1;
	st.local.u8 	[%rd65+88], %rs1;
	st.local.u8 	[%rd65+87], %rs1;
	st.local.u8 	[%rd65+86], %rs1;
	st.local.u8 	[%rd65+85], %rs1;
	st.local.u8 	[%rd65+84], %rs1;
	st.local.u8 	[%rd65+83], %rs1;
	st.local.u8 	[%rd65+82], %rs1;
	st.local.u8 	[%rd65+81], %rs1;
	st.local.u8 	[%rd65+80], %rs1;
	st.local.u8 	[%rd65+79], %rs1;
	st.local.u8 	[%rd65+78], %rs1;
	st.local.u8 	[%rd65+77], %rs1;
	st.local.u8 	[%rd65+76], %rs1;
	st.local.u8 	[%rd65+75], %rs1;
	st.local.u8 	[%rd65+74], %rs1;
	st.local.u8 	[%rd65+73], %rs1;
	st.local.u8 	[%rd65+72], %rs1;
	st.local.u8 	[%rd65+71], %rs1;
	st.local.u8 	[%rd65+70], %rs1;
	st.local.u8 	[%rd65+69], %rs1;
	st.local.u8 	[%rd65+68], %rs1;
	st.local.u8 	[%rd65+67], %rs1;
	st.local.u8 	[%rd65+66], %rs1;
	st.local.u8 	[%rd65+65], %rs1;
	st.local.u8 	[%rd65+64], %rs1;
	st.local.u8 	[%rd65+63], %rs1;
	st.local.u8 	[%rd65+62], %rs1;
	st.local.u8 	[%rd65+61], %rs1;
	st.local.u8 	[%rd65+60], %rs1;
	st.local.u8 	[%rd65+59], %rs1;
	st.local.u8 	[%rd65+58], %rs1;
	st.local.u8 	[%rd65+57], %rs1;
	st.local.u8 	[%rd65+56], %rs1;
	st.local.u8 	[%rd65+55], %rs1;
	st.local.u8 	[%rd65+54], %rs1;
	st.local.u8 	[%rd65+53], %rs1;
	st.local.u8 	[%rd65+52], %rs1;
	st.local.u8 	[%rd65+51], %rs1;
	st.local.u8 	[%rd65+50], %rs1;
	st.local.u8 	[%rd65+49], %rs1;
	st.local.u8 	[%rd65+48], %rs1;
	st.local.u8 	[%rd65+47], %rs1;
	st.local.u8 	[%rd65+46], %rs1;
	st.local.u8 	[%rd65+45], %rs1;
	st.local.u8 	[%rd65+44], %rs1;
	st.local.u8 	[%rd65+43], %rs1;
	st.local.u8 	[%rd65+42], %rs1;
	st.local.u8 	[%rd65+41], %rs1;
	st.local.u8 	[%rd65+40], %rs1;
	st.local.u8 	[%rd65+39], %rs1;
	st.local.u8 	[%rd65+38], %rs1;
	st.local.u8 	[%rd65+37], %rs1;
	st.local.u8 	[%rd65+36], %rs1;
	st.local.u8 	[%rd65+35], %rs1;
	st.local.u8 	[%rd65+34], %rs1;
	st.local.u8 	[%rd65+33], %rs1;
	st.local.u8 	[%rd65+32], %rs1;
	st.local.u8 	[%rd65+31], %rs1;
	st.local.u8 	[%rd65+30], %rs1;
	st.local.u8 	[%rd65+29], %rs1;
	st.local.u8 	[%rd65+28], %rs1;
	st.local.u8 	[%rd65+27], %rs1;
	st.local.u8 	[%rd65+26], %rs1;
	st.local.u8 	[%rd65+25], %rs1;
	st.local.u8 	[%rd65+24], %rs1;
	st.local.u8 	[%rd65+23], %rs1;
	st.local.u8 	[%rd65+22], %rs1;
	st.local.u8 	[%rd65+21], %rs1;
	st.local.u8 	[%rd65+20], %rs1;
	st.local.u8 	[%rd65+19], %rs1;
	st.local.u8 	[%rd65+18], %rs1;
	st.local.u8 	[%rd65+17], %rs1;
	st.local.u8 	[%rd65+16], %rs1;
	st.local.u8 	[%rd65+15], %rs1;
	st.local.u8 	[%rd65+14], %rs1;
	st.local.u8 	[%rd65+13], %rs1;
	st.local.u8 	[%rd65+12], %rs1;
	st.local.u8 	[%rd65+11], %rs1;
	st.local.u8 	[%rd65+10], %rs1;
	st.local.u8 	[%rd65+9], %rs1;
	st.local.u8 	[%rd65+8], %rs1;
	st.local.u8 	[%rd65+7], %rs1;
	st.local.u8 	[%rd65+6], %rs1;
	st.local.u8 	[%rd65+5], %rs1;
	st.local.u8 	[%rd65+4], %rs1;
	st.local.u8 	[%rd65+3], %rs1;
	st.local.u8 	[%rd65+2], %rs1;
	st.local.u8 	[%rd65+1], %rs1;
	st.local.u8 	[%rd65], %rs1;
	st.local.u8 	[%rd66+99], %rs1;
	st.local.u8 	[%rd66+98], %rs1;
	st.local.u8 	[%rd66+97], %rs1;
	st.local.u8 	[%rd66+96], %rs1;
	st.local.u8 	[%rd66+95], %rs1;
	st.local.u8 	[%rd66+94], %rs1;
	st.local.u8 	[%rd66+93], %rs1;
	st.local.u8 	[%rd66+92], %rs1;
	st.local.u8 	[%rd66+91], %rs1;
	st.local.u8 	[%rd66+90], %rs1;
	st.local.u8 	[%rd66+89], %rs1;
	st.local.u8 	[%rd66+88], %rs1;
	st.local.u8 	[%rd66+87], %rs1;
	st.local.u8 	[%rd66+86], %rs1;
	st.local.u8 	[%rd66+85], %rs1;
	st.local.u8 	[%rd66+84], %rs1;
	st.local.u8 	[%rd66+83], %rs1;
	st.local.u8 	[%rd66+82], %rs1;
	st.local.u8 	[%rd66+81], %rs1;
	st.local.u8 	[%rd66+80], %rs1;
	st.local.u8 	[%rd66+79], %rs1;
	st.local.u8 	[%rd66+78], %rs1;
	st.local.u8 	[%rd66+77], %rs1;
	st.local.u8 	[%rd66+76], %rs1;
	st.local.u8 	[%rd66+75], %rs1;
	st.local.u8 	[%rd66+74], %rs1;
	st.local.u8 	[%rd66+73], %rs1;
	st.local.u8 	[%rd66+72], %rs1;
	st.local.u8 	[%rd66+71], %rs1;
	st.local.u8 	[%rd66+70], %rs1;
	st.local.u8 	[%rd66+69], %rs1;
	st.local.u8 	[%rd66+68], %rs1;
	st.local.u8 	[%rd66+67], %rs1;
	st.local.u8 	[%rd66+66], %rs1;
	st.local.u8 	[%rd66+65], %rs1;
	st.local.u8 	[%rd66+64], %rs1;
	st.local.u8 	[%rd66+63], %rs1;
	st.local.u8 	[%rd66+62], %rs1;
	st.local.u8 	[%rd66+61], %rs1;
	st.local.u8 	[%rd66+60], %rs1;
	st.local.u8 	[%rd66+59], %rs1;
	st.local.u8 	[%rd66+58], %rs1;
	st.local.u8 	[%rd66+57], %rs1;
	st.local.u8 	[%rd66+56], %rs1;
	st.local.u8 	[%rd66+55], %rs1;
	st.local.u8 	[%rd66+54], %rs1;
	st.local.u8 	[%rd66+53], %rs1;
	st.local.u8 	[%rd66+52], %rs1;
	st.local.u8 	[%rd66+51], %rs1;
	st.local.u8 	[%rd66+50], %rs1;
	st.local.u8 	[%rd66+49], %rs1;
	st.local.u8 	[%rd66+48], %rs1;
	st.local.u8 	[%rd66+47], %rs1;
	st.local.u8 	[%rd66+46], %rs1;
	st.local.u8 	[%rd66+45], %rs1;
	st.local.u8 	[%rd66+44], %rs1;
	st.local.u8 	[%rd66+43], %rs1;
	st.local.u8 	[%rd66+42], %rs1;
	st.local.u8 	[%rd66+41], %rs1;
	st.local.u8 	[%rd66+40], %rs1;
	st.local.u8 	[%rd66+39], %rs1;
	st.local.u8 	[%rd66+38], %rs1;
	st.local.u8 	[%rd66+37], %rs1;
	st.local.u8 	[%rd66+36], %rs1;
	st.local.u8 	[%rd66+35], %rs1;
	st.local.u8 	[%rd66+34], %rs1;
	st.local.u8 	[%rd66+33], %rs1;
	st.local.u8 	[%rd66+32], %rs1;
	st.local.u8 	[%rd66+31], %rs1;
	st.local.u8 	[%rd66+30], %rs1;
	st.local.u8 	[%rd66+29], %rs1;
	st.local.u8 	[%rd66+28], %rs1;
	st.local.u8 	[%rd66+27], %rs1;
	st.local.u8 	[%rd66+26], %rs1;
	st.local.u8 	[%rd66+25], %rs1;
	st.local.u8 	[%rd66+24], %rs1;
	st.local.u8 	[%rd66+23], %rs1;
	st.local.u8 	[%rd66+22], %rs1;
	st.local.u8 	[%rd66+21], %rs1;
	st.local.u8 	[%rd66+20], %rs1;
	st.local.u8 	[%rd66+19], %rs1;
	st.local.u8 	[%rd66+18], %rs1;
	st.local.u8 	[%rd66+17], %rs1;
	st.local.u8 	[%rd66+16], %rs1;
	st.local.u8 	[%rd66+15], %rs1;
	st.local.u8 	[%rd66+14], %rs1;
	st.local.u8 	[%rd66+13], %rs1;
	st.local.u8 	[%rd66+12], %rs1;
	st.local.u8 	[%rd66+11], %rs1;
	st.local.u8 	[%rd66+10], %rs1;
	st.local.u8 	[%rd66+9], %rs1;
	st.local.u8 	[%rd66+8], %rs1;
	st.local.u8 	[%rd66+7], %rs1;
	st.local.u8 	[%rd66+6], %rs1;
	st.local.u8 	[%rd66+5], %rs1;
	st.local.u8 	[%rd66+4], %rs1;
	st.local.u8 	[%rd66+3], %rs1;
	st.local.u8 	[%rd66+2], %rs1;
	st.local.u8 	[%rd66+1], %rs1;
	st.local.u8 	[%rd66], %rs1;
	mad.lo.s32 	%r66, %r2, %r1, %r3;
	mul.lo.s32 	%r67, %r62, %r62;
	mul.lo.s32 	%r68, %r67, %r66;
	cvt.s64.s32	%rd6, %r68;
	mov.f32 	%f2094, 0f00000000;
	setp.gt.s32	%p6, %r62, 0;
	@%p6 bra 	BB18_3;

	mov.f32 	%f2093, %f2094;
	mov.f32 	%f2092, %f2094;
	bra.uni 	BB18_7;

BB18_3:
	mov.f32 	%f2093, %f2094;
	mov.f32 	%f2092, %f2094;
	mov.u32 	%r69, 0;
	mov.u32 	%r259, %r69;

BB18_4:
	cvt.rn.f32.s32	%f4, %r259;
	mov.u32 	%r258, %r69;

BB18_5:
	mov.u32 	%r6, %r258;
	mad.lo.s32 	%r71, %r6, %r62, %r259;
	cvt.s64.s32	%rd68, %r71;
	add.s64 	%rd69, %rd68, %rd6;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.f32 	%f437, [%rd71];
	fma.rn.f32 	%f2094, %f437, %f4, %f2094;
	cvt.rn.f32.s32	%f438, %r6;
	fma.rn.f32 	%f2093, %f437, %f438, %f2093;
	add.f32 	%f2092, %f2092, %f437;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p7, %r7, %r62;
	mov.u32 	%r258, %r7;
	@%p7 bra 	BB18_5;

	add.s32 	%r259, %r259, 1;
	setp.lt.s32	%p8, %r259, %r62;
	@%p8 bra 	BB18_4;

BB18_7:
	div.rn.f32 	%f2126, %f2094, %f2092;
	div.rn.f32 	%f2127, %f2093, %f2092;
	mov.f32 	%f439, 0f3F000000;
	div.rn.f32 	%f440, %f439, %f423;
	div.rn.f32 	%f16, %f440, %f423;
	@%p6 bra 	BB18_9;

	mov.f32 	%f2097, 0f00000000;
	mov.f32 	%f2129, 0f51BA43B7;
	bra.uni 	BB18_17;

BB18_9:
	mul.wide.s32 	%rd72, %r68, 4;
	add.s64 	%rd7, %rd1, %rd72;
	mov.f32 	%f2097, 0f00000000;
	mov.u32 	%r72, 0;
	mov.f32 	%f2129, 0f51BA43B7;
	mov.u32 	%r268, %r72;

BB18_10:
	mov.u32 	%r267, %r72;

BB18_11:
	mov.u32 	%r263, %r267;
	mov.u32 	%r10, %r263;
	mov.f32 	%f2096, 0f00000000;
	mov.f32 	%f2095, %f2096;
	mov.u32 	%r266, %r72;

BB18_12:
	mul.lo.s32 	%r79, %r62, %r266;
	mul.wide.s32 	%rd73, %r79, 4;
	add.s64 	%rd148, %rd7, %rd73;
	sub.s32 	%r80, %r266, %r268;
	cvt.rn.f32.s32	%f447, %r80;
	mul.f32 	%f448, %f447, %f447;
	neg.f32 	%f449, %f448;
	mul.f32 	%f23, %f16, %f449;
	mul.f32 	%f450, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f451, %f450;
	mov.f32 	%f452, 0fBF317200;
	fma.rn.f32 	%f453, %f451, %f452, %f23;
	mov.f32 	%f454, 0fB5BFBE8E;
	fma.rn.f32 	%f455, %f451, %f454, %f453;
	mul.f32 	%f24, %f455, 0f3FB8AA3B;
	add.f32 	%f456, %f451, 0f00000000;
	ex2.approx.f32 	%f25, %f456;
	mov.u32 	%r264, %r72;
	mov.u32 	%r265, %r10;

BB18_13:
	mov.u32 	%r12, %r265;
	mov.u32 	%r13, %r264;
	// inline asm
	ex2.approx.ftz.f32 %f457,%f24;
	// inline asm
	cvt.rn.f32.s32	%f461, %r12;
	mul.f32 	%f462, %f461, %f461;
	mul.f32 	%f463, %f457, %f25;
	setp.lt.f32	%p10, %f23, 0fC2D20000;
	selp.f32	%f464, 0f00000000, %f463, %p10;
	setp.gt.f32	%p11, %f23, 0f42D20000;
	selp.f32	%f465, 0f7F800000, %f464, %p11;
	neg.f32 	%f466, %f462;
	mul.f32 	%f467, %f16, %f466;
	mul.f32 	%f468, %f467, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f469, %f468;
	fma.rn.f32 	%f471, %f469, %f452, %f467;
	fma.rn.f32 	%f473, %f469, %f454, %f471;
	mul.f32 	%f460, %f473, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f459,%f460;
	// inline asm
	add.f32 	%f474, %f469, 0f00000000;
	ex2.approx.f32 	%f475, %f474;
	mul.f32 	%f476, %f459, %f475;
	setp.lt.f32	%p12, %f467, 0fC2D20000;
	selp.f32	%f477, 0f00000000, %f476, %p12;
	setp.gt.f32	%p13, %f467, 0f42D20000;
	selp.f32	%f478, 0f7F800000, %f477, %p13;
	mul.f32 	%f479, %f465, %f478;
	ld.global.f32 	%f480, [%rd148];
	fma.rn.f32 	%f2096, %f479, %f480, %f2096;
	add.f32 	%f2095, %f2095, %f479;
	add.s32 	%r14, %r12, -1;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r15, %r13, 1;
	setp.lt.s32	%p14, %r15, %r62;
	mov.u32 	%r264, %r15;
	mov.u32 	%r265, %r14;
	@%p14 bra 	BB18_13;

	add.s32 	%r266, %r266, 1;
	setp.lt.s32	%p15, %r266, %r62;
	@%p15 bra 	BB18_12;

	div.rn.f32 	%f481, %f2096, %f2095;
	max.f32 	%f2097, %f2097, %f481;
	min.f32 	%f2129, %f2129, %f481;
	add.s32 	%r267, %r10, 1;
	setp.lt.s32	%p16, %r267, %r62;
	@%p16 bra 	BB18_11;

	add.s32 	%r268, %r268, 1;
	setp.lt.s32	%p17, %r268, %r62;
	@%p17 bra 	BB18_10;

BB18_17:
	cvta.to.global.u64 	%rd74, %rd60;
	mul.wide.s32 	%rd75, %r4, 4;
	add.s64 	%rd76, %rd74, %rd75;
	sub.f32 	%f483, %f2097, %f2129;
	add.f32 	%f484, %f483, %f483;
	mul.f32 	%f485, %f484, 0f40490FD8;
	mul.f32 	%f486, %f485, %f423;
	mul.f32 	%f487, %f486, %f430;
	mul.f32 	%f488, %f487, 0f3FB504F3;
	mov.f32 	%f489, 0f00000000;
	max.f32 	%f2128, %f489, %f488;
	ld.global.f32 	%f2130, [%rd76];
	setp.lt.s32	%p18, %r64, 1;
	@%p18 bra 	BB18_130;

	mul.f32 	%f36, %f423, 0f3F000000;
	mul.f32 	%f37, %f430, 0f3F000000;
	mul.f32 	%f38, %f424, 0f40400000;
	mul.f32 	%f39, %f429, %f429;
	mul.f32 	%f40, %f39, %f429;
	mul.f32 	%f41, %f426, 0f40800000;
	mul.f32 	%f491, %f39, %f39;
	mul.f32 	%f42, %f491, 0f3F800000;
	mul.f32 	%f43, %f425, 0f40400000;
	mul.f32 	%f44, %f427, 0f40800000;
	mul.f32 	%f45, %f423, 0fBE800000;
	mul.f32 	%f46, %f430, 0fBE800000;
	mov.f32 	%f492, 0f40000000;
	div.rn.f32 	%f47, %f492, %f39;
	mul.f32 	%f48, %f424, 0f40C00000;
	mul.f32 	%f49, %f426, 0f41400000;
	mul.f32 	%f50, %f425, 0f40C00000;
	mul.f32 	%f51, %f427, 0f41400000;
	cvt.rn.f32.s32	%f52, %r63;
	mov.u32 	%r269, 0;
	cvta.to.global.u64 	%rd77, %rd58;
	cvta.to.global.u64 	%rd85, %rd59;

BB18_19:
	@%p6 bra 	BB18_21;

	mov.f32 	%f2125, 0f00000000;
	mov.f32 	%f2124, %f2125;
	mov.f32 	%f2123, %f2125;
	mov.f32 	%f2122, %f2125;
	mov.f32 	%f2121, %f2125;
	mov.f32 	%f2120, %f2125;
	mov.f32 	%f2119, %f2125;
	mov.f32 	%f2118, %f2125;
	mov.f32 	%f2117, %f2125;
	mov.f32 	%f2116, %f2125;
	bra.uni 	BB18_129;

BB18_21:
	sub.f32 	%f513, %f2130, %f428;
	div.rn.f32 	%f514, %f513, %f429;
	mul.f32 	%f515, %f514, 0f3F800000;
	mul.f32 	%f516, %f514, %f514;
	mul.f32 	%f517, %f515, %f516;
	fma.rn.f32 	%f518, %f516, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f519, %f517, %f424, %f518;
	mul.f32 	%f520, %f516, %f516;
	mul.f32 	%f521, %f520, 0f3F800000;
	fma.rn.f32 	%f59, %f521, %f426, %f519;
	add.f32 	%f522, %f2130, %f428;
	div.rn.f32 	%f523, %f522, %f429;
	mul.f32 	%f524, %f523, 0f3F800000;
	mul.f32 	%f525, %f523, %f523;
	mul.f32 	%f526, %f524, %f525;
	fma.rn.f32 	%f527, %f525, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f528, %f526, %f425, %f527;
	mul.f32 	%f529, %f525, %f525;
	mul.f32 	%f530, %f529, 0f3F800000;
	fma.rn.f32 	%f60, %f530, %f427, %f528;
	neg.f32 	%f531, %f2128;
	div.rn.f32 	%f61, %f531, 0f40206C98;
	div.rn.f32 	%f62, %f2128, 0f40206C98;
	add.f32 	%f532, %f513, %f513;
	div.rn.f32 	%f533, %f532, %f39;
	mul.f32 	%f534, %f513, 0f3F800000;
	mul.f32 	%f535, %f513, %f513;
	mul.f32 	%f536, %f535, 0f3F800000;
	mul.f32 	%f537, %f38, %f536;
	div.rn.f32 	%f538, %f537, %f40;
	add.f32 	%f539, %f533, %f538;
	mul.f32 	%f540, %f534, %f535;
	mul.f32 	%f541, %f41, %f540;
	div.rn.f32 	%f542, %f541, %f42;
	add.f32 	%f63, %f539, %f542;
	add.f32 	%f543, %f522, %f522;
	div.rn.f32 	%f544, %f543, %f39;
	mul.f32 	%f545, %f522, 0f3F800000;
	mul.f32 	%f546, %f522, %f522;
	mul.f32 	%f547, %f546, 0f3F800000;
	mul.f32 	%f548, %f43, %f547;
	div.rn.f32 	%f549, %f548, %f40;
	add.f32 	%f550, %f544, %f549;
	mul.f32 	%f551, %f545, %f546;
	mul.f32 	%f552, %f44, %f551;
	div.rn.f32 	%f553, %f552, %f42;
	add.f32 	%f64, %f550, %f553;
	mul.f32 	%f554, %f48, %f513;
	div.rn.f32 	%f555, %f554, %f40;
	add.f32 	%f556, %f47, %f555;
	mul.f32 	%f557, %f49, %f536;
	div.rn.f32 	%f558, %f557, %f42;
	add.f32 	%f65, %f556, %f558;
	mul.f32 	%f559, %f50, %f522;
	div.rn.f32 	%f560, %f559, %f40;
	add.f32 	%f561, %f47, %f560;
	mul.f32 	%f562, %f51, %f547;
	div.rn.f32 	%f563, %f562, %f42;
	add.f32 	%f66, %f561, %f563;
	mul.f32 	%f564, %f63, %f63;
	mul.f32 	%f67, %f564, 0f3F800000;
	mul.f32 	%f565, %f64, %f64;
	mul.f32 	%f68, %f565, 0f3F800000;
	mov.u32 	%r270, 0;
	mov.f32 	%f2125, 0f00000000;
	mov.f32 	%f2124, %f2125;
	mov.f32 	%f2123, %f2125;
	mov.f32 	%f2122, %f2125;
	mov.f32 	%f2121, %f2125;
	mov.f32 	%f2120, %f2125;
	mov.f32 	%f2119, %f2125;
	mov.f32 	%f2118, %f2125;
	mov.f32 	%f2117, %f2125;
	mov.f32 	%f2116, %f2125;

BB18_22:
	mov.u32 	%r271, 0;
	sqrt.rn.f32 	%f566, %f59;
	mul.f32 	%f567, %f566, %f423;
	sqrt.rn.f32 	%f568, %f60;
	mul.f32 	%f79, %f568, %f430;
	div.rn.f32 	%f570, %f439, %f567;
	div.rn.f32 	%f571, %f570, %f567;
	cvt.rn.f32.s32	%f80, %r270;
	sub.f32 	%f81, %f80, %f2126;
	add.f32 	%f82, %f81, 0f3F800000;
	mov.f32 	%f572, 0f3F800000;
	sqrt.rn.f32 	%f573, %f571;
	mul.f32 	%f83, %f82, %f573;
	abs.f32 	%f84, %f83;
	mul.f32 	%f86, %f81, %f573;
	abs.f32 	%f87, %f86;
	div.rn.f32 	%f574, %f439, %f79;
	div.rn.f32 	%f575, %f574, %f79;
	sqrt.rn.f32 	%f89, %f575;
	add.f32 	%f576, %f80, 0f3F800000;
	sub.f32 	%f90, %f576, %f2126;
	div.rn.f32 	%f91, %f90, %f567;
	cvt.rzi.f32.f32	%f577, %f572;
	add.f32 	%f578, %f577, %f577;
	sub.f32 	%f580, %f492, %f578;
	abs.f32 	%f92, %f580;
	div.rn.f32 	%f93, %f81, %f567;
	div.rn.f32 	%f94, %f61, %f567;
	mul.f32 	%f581, %f567, 0f3F800000;
	div.rn.f32 	%f95, %f61, %f79;
	mul.f32 	%f582, %f79, 0f3F800000;
	div.rn.f32 	%f96, %f94, %f567;
	mov.f32 	%f583, 0fC0000000;
	div.rn.f32 	%f97, %f583, %f567;
	mul.f32 	%f584, %f82, 0f3F800000;
	mul.f32 	%f585, %f81, 0f3F800000;
	div.rn.f32 	%f98, %f95, %f79;
	div.rn.f32 	%f99, %f583, %f79;
	div.rn.f32 	%f586, %f36, %f566;
	div.rn.f32 	%f587, %f37, %f568;
	mul.f32 	%f100, %f586, %f63;
	mul.f32 	%f101, %f587, %f64;
	mov.f32 	%f588, 0f3F400000;
	cvt.rzi.f32.f32	%f589, %f588;
	add.f32 	%f590, %f589, %f589;
	mov.f32 	%f591, 0f3FC00000;
	sub.f32 	%f592, %f591, %f590;
	abs.f32 	%f593, %f592;
	setp.eq.f32	%p20, %f593, 0f3F800000;
	mul.f32 	%f102, %f586, %f65;
	mul.f32 	%f103, %f587, %f66;
	shl.b32 	%r88, %r66, 1;
	mul.wide.s32 	%rd78, %r88, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.f32 	%f106, [%rd79+4];
	ld.global.f32 	%f107, [%rd79];
	setp.lt.f32	%p21, %f60, 0f00000000;
	and.pred  	%p1, %p21, %p20;
	selp.f32	%f108, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f594, %f60, %f60;
	selp.f32	%f109, %f594, 0f00000000, %p20;
	setp.lt.f32	%p22, %f59, 0f00000000;
	and.pred  	%p2, %p22, %p20;
	selp.f32	%f110, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f595, %f59, %f59;
	selp.f32	%f111, %f595, 0f00000000, %p20;
	mul.f32 	%f596, %f567, %f567;
	mul.f32 	%f597, %f581, %f596;
	div.rn.f32 	%f112, %f61, %f597;
	mul.f32 	%f598, %f79, %f79;
	mul.f32 	%f599, %f582, %f598;
	div.rn.f32 	%f113, %f61, %f599;
	mul.f32 	%f600, %f596, %f596;
	mul.f32 	%f601, %f581, %f600;
	mul.f32 	%f602, %f82, %f82;
	mul.f32 	%f114, %f584, %f602;
	mul.f32 	%f603, %f81, %f81;
	mul.f32 	%f115, %f585, %f603;
	div.rn.f32 	%f116, %f62, %f601;
	mul.f32 	%f604, %f598, %f598;
	mul.f32 	%f605, %f582, %f604;
	div.rn.f32 	%f117, %f62, %f605;

BB18_23:
	setp.ltu.f32	%p23, %f84, 0f3F800000;
	@%p23 bra 	BB18_25;

	setp.ltu.f32	%p24, %f84, 0f407AD445;
	mov.f32 	%f608, 0f3A03BB71;
	mov.f32 	%f609, 0fB7B730FB;
	fma.rn.f32 	%f610, %f609, %f84, %f608;
	mov.f32 	%f611, 0fBBACA3B3;
	fma.rn.f32 	%f612, %f610, %f84, %f611;
	mov.f32 	%f613, 0f3D0A7445;
	fma.rn.f32 	%f614, %f612, %f84, %f613;
	mov.f32 	%f615, 0fBE1B3B75;
	fma.rn.f32 	%f616, %f614, %f84, %f615;
	mov.f32 	%f617, 0fBF6B385A;
	fma.rn.f32 	%f618, %f616, %f84, %f617;
	mov.f32 	%f619, 0fBFD0316E;
	fma.rn.f32 	%f620, %f618, %f84, %f619;
	mov.f32 	%f621, 0fBA031CCE;
	fma.rn.f32 	%f607, %f620, %f84, %f621;
	// inline asm
	ex2.approx.ftz.f32 %f606,%f607;
	// inline asm
	sub.f32 	%f623, %f572, %f606;
	mov.b32 	 %r89, %f623;
	selp.b32	%r90, %r89, 1065353216, %p24;
	mov.b32 	 %r91, %f83;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r90, %r92;
	mov.b32 	 %f2098, %r93;
	bra.uni 	BB18_26;

BB18_25:
	mul.f32 	%f2091, %f83, %f83;
	mov.f32 	%f624, 0f3BA0C9F8;
	mov.f32 	%f625, 0fBA1268FB;
	fma.rn.f32 	%f626, %f625, %f2091, %f624;
	mov.f32 	%f627, 0fBCDABFD4;
	fma.rn.f32 	%f628, %f626, %f2091, %f627;
	mov.f32 	%f629, 0f3DE70331;
	fma.rn.f32 	%f630, %f628, %f2091, %f629;
	mov.f32 	%f631, 0fBEC09330;
	fma.rn.f32 	%f632, %f630, %f2091, %f631;
	mov.f32 	%f633, 0f3F906EBA;
	fma.rn.f32 	%f634, %f632, %f2091, %f633;
	mul.f32 	%f2098, %f634, %f83;

BB18_26:
	setp.ltu.f32	%p25, %f87, 0f3F800000;
	@%p25 bra 	BB18_28;

	setp.ltu.f32	%p26, %f87, 0f407AD445;
	mov.f32 	%f637, 0f3A03BB71;
	mov.f32 	%f638, 0fB7B730FB;
	fma.rn.f32 	%f639, %f638, %f87, %f637;
	mov.f32 	%f640, 0fBBACA3B3;
	fma.rn.f32 	%f641, %f639, %f87, %f640;
	mov.f32 	%f642, 0f3D0A7445;
	fma.rn.f32 	%f643, %f641, %f87, %f642;
	mov.f32 	%f644, 0fBE1B3B75;
	fma.rn.f32 	%f645, %f643, %f87, %f644;
	mov.f32 	%f646, 0fBF6B385A;
	fma.rn.f32 	%f647, %f645, %f87, %f646;
	mov.f32 	%f648, 0fBFD0316E;
	fma.rn.f32 	%f649, %f647, %f87, %f648;
	mov.f32 	%f650, 0fBA031CCE;
	fma.rn.f32 	%f636, %f649, %f87, %f650;
	// inline asm
	ex2.approx.ftz.f32 %f635,%f636;
	// inline asm
	sub.f32 	%f652, %f572, %f635;
	mov.b32 	 %r94, %f652;
	selp.b32	%r95, %r94, 1065353216, %p26;
	mov.b32 	 %r96, %f86;
	and.b32  	%r97, %r96, -2147483648;
	or.b32  	%r98, %r95, %r97;
	mov.b32 	 %f2099, %r98;
	bra.uni 	BB18_29;

BB18_28:
	mul.f32 	%f2090, %f86, %f86;
	mov.f32 	%f653, 0f3BA0C9F8;
	mov.f32 	%f654, 0fBA1268FB;
	fma.rn.f32 	%f655, %f654, %f2090, %f653;
	mov.f32 	%f656, 0fBCDABFD4;
	fma.rn.f32 	%f657, %f655, %f2090, %f656;
	mov.f32 	%f658, 0f3DE70331;
	fma.rn.f32 	%f659, %f657, %f2090, %f658;
	mov.f32 	%f660, 0fBEC09330;
	fma.rn.f32 	%f661, %f659, %f2090, %f660;
	mov.f32 	%f662, 0f3F906EBA;
	fma.rn.f32 	%f663, %f661, %f2090, %f662;
	mul.f32 	%f2099, %f663, %f86;

BB18_29:
	sub.f32 	%f664, %f2098, %f2099;
	mul.f32 	%f134, %f664, 0f3F000000;
	cvt.rn.f32.s32	%f135, %r271;
	sub.f32 	%f136, %f135, %f2127;
	add.f32 	%f137, %f136, 0f3F800000;
	mul.f32 	%f138, %f137, %f89;
	abs.f32 	%f139, %f138;
	setp.ltu.f32	%p27, %f139, 0f3F800000;
	@%p27 bra 	BB18_31;

	mov.f32 	%f667, 0f3A03BB71;
	mov.f32 	%f668, 0fB7B730FB;
	fma.rn.f32 	%f669, %f668, %f139, %f667;
	mov.f32 	%f670, 0fBBACA3B3;
	fma.rn.f32 	%f671, %f669, %f139, %f670;
	mov.f32 	%f672, 0f3D0A7445;
	fma.rn.f32 	%f673, %f671, %f139, %f672;
	mov.f32 	%f674, 0fBE1B3B75;
	fma.rn.f32 	%f675, %f673, %f139, %f674;
	mov.f32 	%f676, 0fBF6B385A;
	fma.rn.f32 	%f677, %f675, %f139, %f676;
	mov.f32 	%f678, 0fBFD0316E;
	fma.rn.f32 	%f679, %f677, %f139, %f678;
	mov.f32 	%f680, 0fBA031CCE;
	fma.rn.f32 	%f666, %f679, %f139, %f680;
	// inline asm
	ex2.approx.ftz.f32 %f665,%f666;
	// inline asm
	sub.f32 	%f682, %f572, %f665;
	mov.b32 	 %r99, %f682;
	setp.ltu.f32	%p28, %f139, 0f407AD445;
	selp.b32	%r100, %r99, 1065353216, %p28;
	mov.b32 	 %r101, %f138;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r100, %r102;
	mov.b32 	 %f2100, %r103;
	bra.uni 	BB18_32;

BB18_31:
	mul.f32 	%f683, %f138, %f138;
	mov.f32 	%f684, 0f3BA0C9F8;
	mov.f32 	%f685, 0fBA1268FB;
	fma.rn.f32 	%f686, %f685, %f683, %f684;
	mov.f32 	%f687, 0fBCDABFD4;
	fma.rn.f32 	%f688, %f686, %f683, %f687;
	mov.f32 	%f689, 0f3DE70331;
	fma.rn.f32 	%f690, %f688, %f683, %f689;
	mov.f32 	%f691, 0fBEC09330;
	fma.rn.f32 	%f692, %f690, %f683, %f691;
	mov.f32 	%f693, 0f3F906EBA;
	fma.rn.f32 	%f694, %f692, %f683, %f693;
	mul.f32 	%f2100, %f694, %f138;

BB18_32:
	mul.f32 	%f143, %f136, %f89;
	abs.f32 	%f144, %f143;
	setp.ltu.f32	%p29, %f144, 0f3F800000;
	@%p29 bra 	BB18_34;

	mov.f32 	%f697, 0f3A03BB71;
	mov.f32 	%f698, 0fB7B730FB;
	fma.rn.f32 	%f699, %f698, %f144, %f697;
	mov.f32 	%f700, 0fBBACA3B3;
	fma.rn.f32 	%f701, %f699, %f144, %f700;
	mov.f32 	%f702, 0f3D0A7445;
	fma.rn.f32 	%f703, %f701, %f144, %f702;
	mov.f32 	%f704, 0fBE1B3B75;
	fma.rn.f32 	%f705, %f703, %f144, %f704;
	mov.f32 	%f706, 0fBF6B385A;
	fma.rn.f32 	%f707, %f705, %f144, %f706;
	mov.f32 	%f708, 0fBFD0316E;
	fma.rn.f32 	%f709, %f707, %f144, %f708;
	mov.f32 	%f710, 0fBA031CCE;
	fma.rn.f32 	%f696, %f709, %f144, %f710;
	// inline asm
	ex2.approx.ftz.f32 %f695,%f696;
	// inline asm
	sub.f32 	%f712, %f572, %f695;
	mov.b32 	 %r104, %f712;
	setp.ltu.f32	%p30, %f144, 0f407AD445;
	selp.b32	%r105, %r104, 1065353216, %p30;
	mov.b32 	 %r106, %f143;
	and.b32  	%r107, %r106, -2147483648;
	or.b32  	%r108, %r105, %r107;
	mov.b32 	 %f2101, %r108;
	bra.uni 	BB18_35;

BB18_34:
	mul.f32 	%f713, %f143, %f143;
	mov.f32 	%f714, 0f3BA0C9F8;
	mov.f32 	%f715, 0fBA1268FB;
	fma.rn.f32 	%f716, %f715, %f713, %f714;
	mov.f32 	%f717, 0fBCDABFD4;
	fma.rn.f32 	%f718, %f716, %f713, %f717;
	mov.f32 	%f719, 0f3DE70331;
	fma.rn.f32 	%f720, %f718, %f713, %f719;
	mov.f32 	%f721, 0fBEC09330;
	fma.rn.f32 	%f722, %f720, %f713, %f721;
	mov.f32 	%f723, 0f3F906EBA;
	fma.rn.f32 	%f724, %f722, %f713, %f723;
	mul.f32 	%f2101, %f724, %f143;

BB18_35:
	sub.f32 	%f725, %f2100, %f2101;
	mul.f32 	%f148, %f725, 0f3F000000;
	setp.neu.f32	%p31, %f91, 0f3F800000;
	@%p31 bra 	BB18_37;

	mov.f32 	%f2103, 0f3F800000;
	bra.uni 	BB18_48;

BB18_37:
	abs.f32 	%f149, %f91;
	setp.gtu.f32	%p32, %f149, 0f7F800000;
	add.f32 	%f2103, %f91, 0f40000000;
	@%p32 bra 	BB18_48;

	abs.f32 	%f151, %f492;
	setp.gtu.f32	%p33, %f151, 0f7F800000;
	add.f32 	%f2103, %f91, 0f40000000;
	@%p33 bra 	BB18_48;

	setp.eq.f32	%p34, %f151, 0f7F800000;
	@%p34 bra 	BB18_47;

	setp.eq.f32	%p35, %f91, 0f00000000;
	setp.eq.f32	%p36, %f149, 0f7F800000;
	or.pred  	%p37, %p36, %p35;
	setp.eq.f32	%p38, %f92, 0f3F800000;
	setp.lt.f32	%p39, %f91, 0f00000000;
	and.pred  	%p40, %p39, %p38;
	selp.f32	%f727, 0fFF800000, 0f7F800000, %p40;
	add.f32 	%f728, %f91, %f91;
	selp.f32	%f729, %f728, 0f00000000, %p38;
	selp.f32	%f2103, %f727, %f729, %p36;
	@%p37 bra 	BB18_48;

	setp.geu.f32	%p41, %f91, 0f00000000;
	@%p41 bra 	BB18_44;

	cvt.rzi.f32.f32	%f731, %f492;
	setp.eq.f32	%p42, %f731, 0f40000000;
	@%p42 bra 	BB18_44;

	mov.f32 	%f2103, 0f7FFFFFFF;
	bra.uni 	BB18_48;

BB18_44:
	setp.lt.f32	%p43, %f149, 0f00800000;
	selp.f32	%f736, 0fC3170000, 0fC2FE0000, %p43;
	mul.f32 	%f737, %f149, 0f4B800000;
	selp.f32	%f738, %f737, %f149, %p43;
	mov.b32 	 %r109, %f738;
	and.b32  	%r110, %r109, 8388607;
	or.b32  	%r111, %r110, 1065353216;
	mov.b32 	 %f739, %r111;
	shr.u32 	%r112, %r109, 23;
	cvt.rn.f32.u32	%f740, %r112;
	add.f32 	%f741, %f736, %f740;
	setp.gt.f32	%p44, %f739, 0f3FB504F3;
	mul.f32 	%f742, %f739, 0f3F000000;
	add.f32 	%f743, %f741, 0f3F800000;
	selp.f32	%f744, %f742, %f739, %p44;
	selp.f32	%f745, %f743, %f741, %p44;
	add.f32 	%f746, %f744, 0fBF800000;
	add.f32 	%f733, %f744, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f732,%f733;
	// inline asm
	add.f32 	%f747, %f746, %f746;
	mul.f32 	%f748, %f747, %f732;
	mul.f32 	%f749, %f748, %f748;
	mov.f32 	%f750, 0f3C4CAF63;
	mov.f32 	%f751, 0f3B18F0FE;
	fma.rn.f32 	%f752, %f751, %f749, %f750;
	mov.f32 	%f753, 0f3DAAAABD;
	fma.rn.f32 	%f754, %f752, %f749, %f753;
	mul.rn.f32 	%f755, %f754, %f749;
	mul.rn.f32 	%f756, %f755, %f748;
	sub.f32 	%f757, %f746, %f748;
	add.f32 	%f758, %f757, %f757;
	neg.f32 	%f759, %f748;
	fma.rn.f32 	%f760, %f759, %f746, %f758;
	mul.rn.f32 	%f761, %f732, %f760;
	add.f32 	%f762, %f748, %f756;
	sub.f32 	%f763, %f748, %f762;
	add.f32 	%f764, %f763, %f756;
	add.f32 	%f765, %f764, %f761;
	add.f32 	%f766, %f762, %f765;
	sub.f32 	%f767, %f762, %f766;
	add.f32 	%f768, %f767, %f765;
	mov.f32 	%f769, 0f3F317200;
	mul.rn.f32 	%f770, %f745, %f769;
	mov.f32 	%f771, 0f35BFBE8E;
	mul.rn.f32 	%f772, %f745, %f771;
	add.f32 	%f773, %f770, %f766;
	sub.f32 	%f774, %f770, %f773;
	add.f32 	%f775, %f774, %f766;
	add.f32 	%f776, %f775, %f768;
	add.f32 	%f777, %f776, %f772;
	add.f32 	%f778, %f773, %f777;
	sub.f32 	%f779, %f773, %f778;
	add.f32 	%f780, %f779, %f777;
	setp.gt.f32	%p45, %f151, 0f77F684DF;
	selp.f32	%f781, 0f39800000, 0f40000000, %p45;
	mul.rn.f32 	%f782, %f781, %f778;
	neg.f32 	%f783, %f782;
	fma.rn.f32 	%f784, %f781, %f778, %f783;
	fma.rn.f32 	%f785, %f781, %f780, %f784;
	mov.f32 	%f786, 0f00000000;
	fma.rn.f32 	%f787, %f786, %f778, %f785;
	add.rn.f32 	%f788, %f782, %f787;
	neg.f32 	%f789, %f788;
	add.rn.f32 	%f790, %f782, %f789;
	add.rn.f32 	%f791, %f790, %f787;
	mov.b32 	 %r113, %f788;
	setp.eq.s32	%p46, %r113, 1118925336;
	add.s32 	%r114, %r113, -1;
	mov.b32 	 %f792, %r114;
	add.f32 	%f793, %f791, 0f37000000;
	selp.f32	%f154, %f793, %f791, %p46;
	selp.f32	%f794, %f792, %f788, %p46;
	mul.f32 	%f795, %f794, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f796, %f795;
	mov.f32 	%f797, 0fBF317200;
	fma.rn.f32 	%f798, %f796, %f797, %f794;
	mov.f32 	%f799, 0fB5BFBE8E;
	fma.rn.f32 	%f800, %f796, %f799, %f798;
	mul.f32 	%f735, %f800, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f734,%f735;
	// inline asm
	add.f32 	%f801, %f796, 0f00000000;
	ex2.approx.f32 	%f802, %f801;
	mul.f32 	%f803, %f734, %f802;
	setp.lt.f32	%p47, %f794, 0fC2D20000;
	selp.f32	%f804, 0f00000000, %f803, %p47;
	setp.gt.f32	%p48, %f794, 0f42D20000;
	selp.f32	%f2102, 0f7F800000, %f804, %p48;
	setp.eq.f32	%p49, %f2102, 0f7F800000;
	@%p49 bra 	BB18_46;

	fma.rn.f32 	%f2102, %f2102, %f154, %f2102;

BB18_46:
	mov.b32 	 %r115, %f2102;
	xor.b32  	%r116, %r115, -2147483648;
	mov.b32 	 %f805, %r116;
	selp.f32	%f2103, %f805, %f2102, %p40;
	bra.uni 	BB18_48;

BB18_47:
	setp.eq.f32	%p53, %f91, 0fBF800000;
	setp.gt.f32	%p54, %f149, 0f3F800000;
	selp.f32	%f807, 0f7F800000, 0f00000000, %p54;
	selp.f32	%f2103, 0f3F800000, %f807, %p53;

BB18_48:
	mul.f32 	%f811, %f2103, 0fBF000000;
	mul.f32 	%f812, %f811, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f813, %f812;
	mov.f32 	%f814, 0fBF317200;
	fma.rn.f32 	%f815, %f813, %f814, %f811;
	mov.f32 	%f816, 0fB5BFBE8E;
	fma.rn.f32 	%f817, %f813, %f816, %f815;
	mul.f32 	%f810, %f817, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f809,%f810;
	// inline asm
	add.f32 	%f818, %f813, 0f00000000;
	ex2.approx.f32 	%f819, %f818;
	mul.f32 	%f820, %f809, %f819;
	setp.lt.f32	%p55, %f811, 0fC2D20000;
	selp.f32	%f821, 0f00000000, %f820, %p55;
	setp.gt.f32	%p56, %f811, 0f42D20000;
	selp.f32	%f161, 0f7F800000, %f821, %p56;
	setp.neu.f32	%p57, %f93, 0f3F800000;
	@%p57 bra 	BB18_50;

	mov.f32 	%f2105, 0f3F800000;
	bra.uni 	BB18_61;

BB18_50:
	abs.f32 	%f162, %f93;
	setp.gtu.f32	%p58, %f162, 0f7F800000;
	add.f32 	%f2105, %f93, 0f40000000;
	@%p58 bra 	BB18_61;

	abs.f32 	%f164, %f492;
	setp.gtu.f32	%p59, %f164, 0f7F800000;
	add.f32 	%f2105, %f93, 0f40000000;
	@%p59 bra 	BB18_61;

	setp.eq.f32	%p60, %f164, 0f7F800000;
	@%p60 bra 	BB18_60;

	setp.eq.f32	%p61, %f93, 0f00000000;
	setp.eq.f32	%p62, %f162, 0f7F800000;
	or.pred  	%p63, %p62, %p61;
	setp.eq.f32	%p64, %f92, 0f3F800000;
	setp.lt.f32	%p65, %f93, 0f00000000;
	and.pred  	%p66, %p65, %p64;
	selp.f32	%f823, 0fFF800000, 0f7F800000, %p66;
	add.f32 	%f824, %f93, %f93;
	selp.f32	%f825, %f824, 0f00000000, %p64;
	selp.f32	%f2105, %f823, %f825, %p62;
	@%p63 bra 	BB18_61;

	setp.geu.f32	%p67, %f93, 0f00000000;
	@%p67 bra 	BB18_57;

	cvt.rzi.f32.f32	%f827, %f492;
	setp.eq.f32	%p68, %f827, 0f40000000;
	@%p68 bra 	BB18_57;

	mov.f32 	%f2105, 0f7FFFFFFF;
	bra.uni 	BB18_61;

BB18_57:
	setp.lt.f32	%p69, %f162, 0f00800000;
	selp.f32	%f832, 0fC3170000, 0fC2FE0000, %p69;
	mul.f32 	%f833, %f162, 0f4B800000;
	selp.f32	%f834, %f833, %f162, %p69;
	mov.b32 	 %r117, %f834;
	and.b32  	%r118, %r117, 8388607;
	or.b32  	%r119, %r118, 1065353216;
	mov.b32 	 %f835, %r119;
	shr.u32 	%r120, %r117, 23;
	cvt.rn.f32.u32	%f836, %r120;
	add.f32 	%f837, %f832, %f836;
	setp.gt.f32	%p70, %f835, 0f3FB504F3;
	mul.f32 	%f838, %f835, 0f3F000000;
	add.f32 	%f839, %f837, 0f3F800000;
	selp.f32	%f840, %f838, %f835, %p70;
	selp.f32	%f841, %f839, %f837, %p70;
	add.f32 	%f842, %f840, 0fBF800000;
	add.f32 	%f829, %f840, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f828,%f829;
	// inline asm
	add.f32 	%f843, %f842, %f842;
	mul.f32 	%f844, %f843, %f828;
	mul.f32 	%f845, %f844, %f844;
	mov.f32 	%f846, 0f3C4CAF63;
	mov.f32 	%f847, 0f3B18F0FE;
	fma.rn.f32 	%f848, %f847, %f845, %f846;
	mov.f32 	%f849, 0f3DAAAABD;
	fma.rn.f32 	%f850, %f848, %f845, %f849;
	mul.rn.f32 	%f851, %f850, %f845;
	mul.rn.f32 	%f852, %f851, %f844;
	sub.f32 	%f853, %f842, %f844;
	add.f32 	%f854, %f853, %f853;
	neg.f32 	%f855, %f844;
	fma.rn.f32 	%f856, %f855, %f842, %f854;
	mul.rn.f32 	%f857, %f828, %f856;
	add.f32 	%f858, %f844, %f852;
	sub.f32 	%f859, %f844, %f858;
	add.f32 	%f860, %f859, %f852;
	add.f32 	%f861, %f860, %f857;
	add.f32 	%f862, %f858, %f861;
	sub.f32 	%f863, %f858, %f862;
	add.f32 	%f864, %f863, %f861;
	mov.f32 	%f865, 0f3F317200;
	mul.rn.f32 	%f866, %f841, %f865;
	mov.f32 	%f867, 0f35BFBE8E;
	mul.rn.f32 	%f868, %f841, %f867;
	add.f32 	%f869, %f866, %f862;
	sub.f32 	%f870, %f866, %f869;
	add.f32 	%f871, %f870, %f862;
	add.f32 	%f872, %f871, %f864;
	add.f32 	%f873, %f872, %f868;
	add.f32 	%f874, %f869, %f873;
	sub.f32 	%f875, %f869, %f874;
	add.f32 	%f876, %f875, %f873;
	setp.gt.f32	%p71, %f164, 0f77F684DF;
	selp.f32	%f877, 0f39800000, 0f40000000, %p71;
	mul.rn.f32 	%f878, %f877, %f874;
	neg.f32 	%f879, %f878;
	fma.rn.f32 	%f880, %f877, %f874, %f879;
	fma.rn.f32 	%f881, %f877, %f876, %f880;
	mov.f32 	%f882, 0f00000000;
	fma.rn.f32 	%f883, %f882, %f874, %f881;
	add.rn.f32 	%f884, %f878, %f883;
	neg.f32 	%f885, %f884;
	add.rn.f32 	%f886, %f878, %f885;
	add.rn.f32 	%f887, %f886, %f883;
	mov.b32 	 %r121, %f884;
	setp.eq.s32	%p72, %r121, 1118925336;
	add.s32 	%r122, %r121, -1;
	mov.b32 	 %f888, %r122;
	add.f32 	%f889, %f887, 0f37000000;
	selp.f32	%f167, %f889, %f887, %p72;
	selp.f32	%f890, %f888, %f884, %p72;
	mul.f32 	%f891, %f890, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f892, %f891;
	fma.rn.f32 	%f894, %f892, %f814, %f890;
	fma.rn.f32 	%f896, %f892, %f816, %f894;
	mul.f32 	%f831, %f896, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f830,%f831;
	// inline asm
	add.f32 	%f897, %f892, 0f00000000;
	ex2.approx.f32 	%f898, %f897;
	mul.f32 	%f899, %f830, %f898;
	setp.lt.f32	%p73, %f890, 0fC2D20000;
	selp.f32	%f900, 0f00000000, %f899, %p73;
	setp.gt.f32	%p74, %f890, 0f42D20000;
	selp.f32	%f2104, 0f7F800000, %f900, %p74;
	setp.eq.f32	%p75, %f2104, 0f7F800000;
	@%p75 bra 	BB18_59;

	fma.rn.f32 	%f2104, %f2104, %f167, %f2104;

BB18_59:
	mov.b32 	 %r123, %f2104;
	xor.b32  	%r124, %r123, -2147483648;
	mov.b32 	 %f901, %r124;
	selp.f32	%f2105, %f901, %f2104, %p66;
	bra.uni 	BB18_61;

BB18_60:
	setp.eq.f32	%p79, %f93, 0fBF800000;
	setp.gt.f32	%p80, %f162, 0f3F800000;
	selp.f32	%f903, 0f7F800000, 0f00000000, %p80;
	selp.f32	%f2105, 0f3F800000, %f903, %p79;

BB18_61:
	cvt.rn.f32.s32	%f2089, %r271;
	mul.f32 	%f907, %f2105, 0fBF000000;
	mul.f32 	%f908, %f907, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f909, %f908;
	fma.rn.f32 	%f911, %f909, %f814, %f907;
	fma.rn.f32 	%f913, %f909, %f816, %f911;
	mul.f32 	%f906, %f913, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f905,%f906;
	// inline asm
	add.f32 	%f914, %f909, 0f00000000;
	ex2.approx.f32 	%f915, %f914;
	mul.f32 	%f916, %f905, %f915;
	setp.lt.f32	%p81, %f907, 0fC2D20000;
	selp.f32	%f917, 0f00000000, %f916, %p81;
	setp.gt.f32	%p82, %f907, 0f42D20000;
	selp.f32	%f174, 0f7F800000, %f917, %p82;
	sub.f32 	%f918, %f161, %f174;
	mul.f32 	%f919, %f94, %f918;
	mul.f32 	%f175, %f919, %f148;
	add.f32 	%f920, %f2089, 0f3F800000;
	sub.f32 	%f176, %f920, %f2127;
	div.rn.f32 	%f177, %f176, %f79;
	setp.neu.f32	%p83, %f177, 0f3F800000;
	@%p83 bra 	BB18_63;

	mov.f32 	%f2107, 0f3F800000;
	bra.uni 	BB18_78;

BB18_63:
	abs.f32 	%f178, %f177;
	setp.gtu.f32	%p84, %f178, 0f7F800000;
	@%p84 bra 	BB18_77;

	abs.f32 	%f179, %f492;
	setp.gtu.f32	%p85, %f179, 0f7F800000;
	@%p85 bra 	BB18_77;

	setp.eq.f32	%p86, %f179, 0f7F800000;
	@%p86 bra 	BB18_76;

	setp.eq.f32	%p87, %f178, 0f7F800000;
	@%p87 bra 	BB18_75;

	setp.eq.f32	%p88, %f177, 0f00000000;
	@%p88 bra 	BB18_74;

	setp.geu.f32	%p89, %f177, 0f00000000;
	@%p89 bra 	BB18_71;

	cvt.rzi.f32.f32	%f923, %f492;
	setp.eq.f32	%p90, %f923, 0f40000000;
	@%p90 bra 	BB18_71;

	mov.f32 	%f2107, 0f7FFFFFFF;
	bra.uni 	BB18_78;

BB18_71:
	setp.lt.f32	%p91, %f178, 0f00800000;
	selp.f32	%f928, 0fC3170000, 0fC2FE0000, %p91;
	mul.f32 	%f929, %f178, 0f4B800000;
	selp.f32	%f930, %f929, %f178, %p91;
	mov.b32 	 %r125, %f930;
	and.b32  	%r126, %r125, 8388607;
	or.b32  	%r127, %r126, 1065353216;
	mov.b32 	 %f931, %r127;
	shr.u32 	%r128, %r125, 23;
	cvt.rn.f32.u32	%f932, %r128;
	add.f32 	%f933, %f928, %f932;
	setp.gt.f32	%p92, %f931, 0f3FB504F3;
	mul.f32 	%f934, %f931, 0f3F000000;
	add.f32 	%f935, %f933, 0f3F800000;
	selp.f32	%f936, %f934, %f931, %p92;
	selp.f32	%f937, %f935, %f933, %p92;
	add.f32 	%f938, %f936, 0fBF800000;
	add.f32 	%f925, %f936, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f924,%f925;
	// inline asm
	add.f32 	%f939, %f938, %f938;
	mul.f32 	%f940, %f939, %f924;
	mul.f32 	%f941, %f940, %f940;
	mov.f32 	%f942, 0f3C4CAF63;
	mov.f32 	%f943, 0f3B18F0FE;
	fma.rn.f32 	%f944, %f943, %f941, %f942;
	mov.f32 	%f945, 0f3DAAAABD;
	fma.rn.f32 	%f946, %f944, %f941, %f945;
	mul.rn.f32 	%f947, %f946, %f941;
	mul.rn.f32 	%f948, %f947, %f940;
	sub.f32 	%f949, %f938, %f940;
	add.f32 	%f950, %f949, %f949;
	neg.f32 	%f951, %f940;
	fma.rn.f32 	%f952, %f951, %f938, %f950;
	mul.rn.f32 	%f953, %f924, %f952;
	add.f32 	%f954, %f940, %f948;
	sub.f32 	%f955, %f940, %f954;
	add.f32 	%f956, %f955, %f948;
	add.f32 	%f957, %f956, %f953;
	add.f32 	%f958, %f954, %f957;
	sub.f32 	%f959, %f954, %f958;
	add.f32 	%f960, %f959, %f957;
	mov.f32 	%f961, 0f3F317200;
	mul.rn.f32 	%f962, %f937, %f961;
	mov.f32 	%f963, 0f35BFBE8E;
	mul.rn.f32 	%f964, %f937, %f963;
	add.f32 	%f965, %f962, %f958;
	sub.f32 	%f966, %f962, %f965;
	add.f32 	%f967, %f966, %f958;
	add.f32 	%f968, %f967, %f960;
	add.f32 	%f969, %f968, %f964;
	add.f32 	%f970, %f965, %f969;
	sub.f32 	%f971, %f965, %f970;
	add.f32 	%f972, %f971, %f969;
	setp.gt.f32	%p93, %f179, 0f77F684DF;
	selp.f32	%f973, 0f39800000, 0f40000000, %p93;
	mul.rn.f32 	%f974, %f973, %f970;
	neg.f32 	%f975, %f974;
	fma.rn.f32 	%f976, %f973, %f970, %f975;
	fma.rn.f32 	%f977, %f973, %f972, %f976;
	mov.f32 	%f978, 0f00000000;
	fma.rn.f32 	%f979, %f978, %f970, %f977;
	add.rn.f32 	%f980, %f974, %f979;
	neg.f32 	%f981, %f980;
	add.rn.f32 	%f982, %f974, %f981;
	add.rn.f32 	%f983, %f982, %f979;
	mov.b32 	 %r129, %f980;
	setp.eq.s32	%p94, %r129, 1118925336;
	add.s32 	%r130, %r129, -1;
	mov.b32 	 %f984, %r130;
	add.f32 	%f985, %f983, 0f37000000;
	selp.f32	%f180, %f985, %f983, %p94;
	selp.f32	%f986, %f984, %f980, %p94;
	mul.f32 	%f987, %f986, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f988, %f987;
	fma.rn.f32 	%f990, %f988, %f814, %f986;
	fma.rn.f32 	%f992, %f988, %f816, %f990;
	mul.f32 	%f927, %f992, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f926,%f927;
	// inline asm
	add.f32 	%f993, %f988, 0f00000000;
	ex2.approx.f32 	%f994, %f993;
	mul.f32 	%f995, %f926, %f994;
	setp.lt.f32	%p95, %f986, 0fC2D20000;
	selp.f32	%f996, 0f00000000, %f995, %p95;
	setp.gt.f32	%p96, %f986, 0f42D20000;
	selp.f32	%f2106, 0f7F800000, %f996, %p96;
	setp.eq.f32	%p97, %f2106, 0f7F800000;
	@%p97 bra 	BB18_73;

	fma.rn.f32 	%f2106, %f2106, %f180, %f2106;

BB18_73:
	setp.eq.f32	%p98, %f92, 0f3F800000;
	setp.lt.f32	%p99, %f177, 0f00000000;
	and.pred  	%p100, %p99, %p98;
	mov.b32 	 %r131, %f2106;
	xor.b32  	%r132, %r131, -2147483648;
	mov.b32 	 %f997, %r132;
	selp.f32	%f2107, %f997, %f2106, %p100;
	bra.uni 	BB18_78;

BB18_74:
	setp.eq.f32	%p101, %f92, 0f3F800000;
	add.f32 	%f999, %f177, %f177;
	selp.f32	%f2107, %f999, 0f00000000, %p101;
	bra.uni 	BB18_78;

BB18_75:
	setp.eq.f32	%p102, %f92, 0f3F800000;
	setp.lt.f32	%p103, %f177, 0f00000000;
	and.pred  	%p104, %p103, %p102;
	selp.f32	%f2107, 0fFF800000, 0f7F800000, %p104;
	bra.uni 	BB18_78;

BB18_76:
	setp.gt.f32	%p105, %f178, 0f3F800000;
	selp.f32	%f1000, 0f7F800000, 0f00000000, %p105;
	setp.eq.f32	%p106, %f177, 0fBF800000;
	selp.f32	%f2107, 0f3F800000, %f1000, %p106;
	bra.uni 	BB18_78;

BB18_77:
	add.f32 	%f2107, %f177, 0f40000000;

BB18_78:
	mul.f32 	%f1004, %f81, %f174;
	mul.f32 	%f1005, %f90, %f161;
	sub.f32 	%f1006, %f1005, %f1004;
	mul.f32 	%f1007, %f112, %f1006;
	mul.f32 	%f190, %f1007, %f148;
	mul.f32 	%f1008, %f2107, 0fBF000000;
	mul.f32 	%f1009, %f1008, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1010, %f1009;
	fma.rn.f32 	%f1012, %f1010, %f814, %f1008;
	fma.rn.f32 	%f1014, %f1010, %f816, %f1012;
	mul.f32 	%f1003, %f1014, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1002,%f1003;
	// inline asm
	add.f32 	%f1015, %f1010, 0f00000000;
	ex2.approx.f32 	%f1016, %f1015;
	mul.f32 	%f1017, %f1002, %f1016;
	setp.lt.f32	%p107, %f1008, 0fC2D20000;
	selp.f32	%f1018, 0f00000000, %f1017, %p107;
	setp.gt.f32	%p108, %f1008, 0f42D20000;
	selp.f32	%f191, 0f7F800000, %f1018, %p108;
	div.rn.f32 	%f192, %f136, %f79;
	setp.neu.f32	%p109, %f192, 0f3F800000;
	@%p109 bra 	BB18_80;

	mov.f32 	%f2109, 0f3F800000;
	bra.uni 	BB18_95;

BB18_80:
	abs.f32 	%f193, %f192;
	setp.gtu.f32	%p110, %f193, 0f7F800000;
	@%p110 bra 	BB18_94;

	abs.f32 	%f194, %f492;
	setp.gtu.f32	%p111, %f194, 0f7F800000;
	@%p111 bra 	BB18_94;

	setp.eq.f32	%p112, %f194, 0f7F800000;
	@%p112 bra 	BB18_93;

	setp.eq.f32	%p113, %f193, 0f7F800000;
	@%p113 bra 	BB18_92;

	setp.eq.f32	%p114, %f192, 0f00000000;
	@%p114 bra 	BB18_91;

	setp.geu.f32	%p115, %f192, 0f00000000;
	@%p115 bra 	BB18_88;

	cvt.rzi.f32.f32	%f1021, %f492;
	setp.eq.f32	%p116, %f1021, 0f40000000;
	@%p116 bra 	BB18_88;

	mov.f32 	%f2109, 0f7FFFFFFF;
	bra.uni 	BB18_95;

BB18_88:
	setp.lt.f32	%p117, %f193, 0f00800000;
	selp.f32	%f1026, 0fC3170000, 0fC2FE0000, %p117;
	mul.f32 	%f1027, %f193, 0f4B800000;
	selp.f32	%f1028, %f1027, %f193, %p117;
	mov.b32 	 %r133, %f1028;
	and.b32  	%r134, %r133, 8388607;
	or.b32  	%r135, %r134, 1065353216;
	mov.b32 	 %f1029, %r135;
	shr.u32 	%r136, %r133, 23;
	cvt.rn.f32.u32	%f1030, %r136;
	add.f32 	%f1031, %f1026, %f1030;
	setp.gt.f32	%p118, %f1029, 0f3FB504F3;
	mul.f32 	%f1032, %f1029, 0f3F000000;
	add.f32 	%f1033, %f1031, 0f3F800000;
	selp.f32	%f1034, %f1032, %f1029, %p118;
	selp.f32	%f1035, %f1033, %f1031, %p118;
	add.f32 	%f1036, %f1034, 0fBF800000;
	add.f32 	%f1023, %f1034, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1022,%f1023;
	// inline asm
	add.f32 	%f1037, %f1036, %f1036;
	mul.f32 	%f1038, %f1037, %f1022;
	mul.f32 	%f1039, %f1038, %f1038;
	mov.f32 	%f1040, 0f3C4CAF63;
	mov.f32 	%f1041, 0f3B18F0FE;
	fma.rn.f32 	%f1042, %f1041, %f1039, %f1040;
	mov.f32 	%f1043, 0f3DAAAABD;
	fma.rn.f32 	%f1044, %f1042, %f1039, %f1043;
	mul.rn.f32 	%f1045, %f1044, %f1039;
	mul.rn.f32 	%f1046, %f1045, %f1038;
	sub.f32 	%f1047, %f1036, %f1038;
	add.f32 	%f1048, %f1047, %f1047;
	neg.f32 	%f1049, %f1038;
	fma.rn.f32 	%f1050, %f1049, %f1036, %f1048;
	mul.rn.f32 	%f1051, %f1022, %f1050;
	add.f32 	%f1052, %f1038, %f1046;
	sub.f32 	%f1053, %f1038, %f1052;
	add.f32 	%f1054, %f1053, %f1046;
	add.f32 	%f1055, %f1054, %f1051;
	add.f32 	%f1056, %f1052, %f1055;
	sub.f32 	%f1057, %f1052, %f1056;
	add.f32 	%f1058, %f1057, %f1055;
	mov.f32 	%f1059, 0f3F317200;
	mul.rn.f32 	%f1060, %f1035, %f1059;
	mov.f32 	%f1061, 0f35BFBE8E;
	mul.rn.f32 	%f1062, %f1035, %f1061;
	add.f32 	%f1063, %f1060, %f1056;
	sub.f32 	%f1064, %f1060, %f1063;
	add.f32 	%f1065, %f1064, %f1056;
	add.f32 	%f1066, %f1065, %f1058;
	add.f32 	%f1067, %f1066, %f1062;
	add.f32 	%f1068, %f1063, %f1067;
	sub.f32 	%f1069, %f1063, %f1068;
	add.f32 	%f1070, %f1069, %f1067;
	setp.gt.f32	%p119, %f194, 0f77F684DF;
	selp.f32	%f1071, 0f39800000, 0f40000000, %p119;
	mul.rn.f32 	%f1072, %f1071, %f1068;
	neg.f32 	%f1073, %f1072;
	fma.rn.f32 	%f1074, %f1071, %f1068, %f1073;
	fma.rn.f32 	%f1075, %f1071, %f1070, %f1074;
	mov.f32 	%f1076, 0f00000000;
	fma.rn.f32 	%f1077, %f1076, %f1068, %f1075;
	add.rn.f32 	%f1078, %f1072, %f1077;
	neg.f32 	%f1079, %f1078;
	add.rn.f32 	%f1080, %f1072, %f1079;
	add.rn.f32 	%f1081, %f1080, %f1077;
	mov.b32 	 %r137, %f1078;
	setp.eq.s32	%p120, %r137, 1118925336;
	add.s32 	%r138, %r137, -1;
	mov.b32 	 %f1082, %r138;
	add.f32 	%f1083, %f1081, 0f37000000;
	selp.f32	%f195, %f1083, %f1081, %p120;
	selp.f32	%f1084, %f1082, %f1078, %p120;
	mul.f32 	%f1085, %f1084, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1086, %f1085;
	fma.rn.f32 	%f1088, %f1086, %f814, %f1084;
	fma.rn.f32 	%f1090, %f1086, %f816, %f1088;
	mul.f32 	%f1025, %f1090, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1024,%f1025;
	// inline asm
	add.f32 	%f1091, %f1086, 0f00000000;
	ex2.approx.f32 	%f1092, %f1091;
	mul.f32 	%f1093, %f1024, %f1092;
	setp.lt.f32	%p121, %f1084, 0fC2D20000;
	selp.f32	%f1094, 0f00000000, %f1093, %p121;
	setp.gt.f32	%p122, %f1084, 0f42D20000;
	selp.f32	%f2108, 0f7F800000, %f1094, %p122;
	setp.eq.f32	%p123, %f2108, 0f7F800000;
	@%p123 bra 	BB18_90;

	fma.rn.f32 	%f2108, %f2108, %f195, %f2108;

BB18_90:
	setp.eq.f32	%p124, %f92, 0f3F800000;
	setp.lt.f32	%p125, %f192, 0f00000000;
	and.pred  	%p126, %p125, %p124;
	mov.b32 	 %r139, %f2108;
	xor.b32  	%r140, %r139, -2147483648;
	mov.b32 	 %f1095, %r140;
	selp.f32	%f2109, %f1095, %f2108, %p126;
	bra.uni 	BB18_95;

BB18_91:
	setp.eq.f32	%p127, %f92, 0f3F800000;
	add.f32 	%f1097, %f192, %f192;
	selp.f32	%f2109, %f1097, 0f00000000, %p127;
	bra.uni 	BB18_95;

BB18_92:
	setp.eq.f32	%p128, %f92, 0f3F800000;
	setp.lt.f32	%p129, %f192, 0f00000000;
	and.pred  	%p130, %p129, %p128;
	selp.f32	%f2109, 0fFF800000, 0f7F800000, %p130;
	bra.uni 	BB18_95;

BB18_93:
	setp.gt.f32	%p131, %f193, 0f3F800000;
	selp.f32	%f1098, 0f7F800000, 0f00000000, %p131;
	setp.eq.f32	%p132, %f192, 0fBF800000;
	selp.f32	%f2109, 0f3F800000, %f1098, %p132;
	bra.uni 	BB18_95;

BB18_94:
	add.f32 	%f2109, %f192, 0f40000000;

BB18_95:
	mul.f32 	%f1102, %f2109, 0fBF000000;
	mul.f32 	%f1103, %f1102, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1104, %f1103;
	fma.rn.f32 	%f1106, %f1104, %f814, %f1102;
	fma.rn.f32 	%f1108, %f1104, %f816, %f1106;
	mul.f32 	%f1101, %f1108, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1100,%f1101;
	// inline asm
	add.f32 	%f1109, %f1104, 0f00000000;
	ex2.approx.f32 	%f1110, %f1109;
	mul.f32 	%f1111, %f1100, %f1110;
	setp.lt.f32	%p133, %f1102, 0fC2D20000;
	selp.f32	%f1112, 0f00000000, %f1111, %p133;
	setp.gt.f32	%p134, %f1102, 0f42D20000;
	selp.f32	%f1113, 0f7F800000, %f1112, %p134;
	sub.f32 	%f1114, %f191, %f1113;
	mul.f32 	%f1115, %f95, %f1114;
	mul.f32 	%f205, %f1115, %f134;
	mul.f32 	%f1116, %f136, %f1113;
	mul.f32 	%f1117, %f176, %f191;
	sub.f32 	%f1118, %f1117, %f1116;
	mul.f32 	%f1119, %f113, %f1118;
	mul.f32 	%f206, %f1119, %f134;
	mul.f32 	%f1120, %f174, %f81;
	mul.f32 	%f1121, %f161, %f82;
	sub.f32 	%f1122, %f1121, %f1120;
	mul.f32 	%f1123, %f96, %f1122;
	mul.f32 	%f207, %f1123, %f148;
	mul.f32 	%f1124, %f97, %f207;
	mul.f32 	%f1125, %f174, %f115;
	mul.f32 	%f1126, %f161, %f114;
	sub.f32 	%f1127, %f1126, %f1125;
	mul.f32 	%f1128, %f116, %f1127;
	mul.f32 	%f1129, %f1128, %f148;
	sub.f32 	%f208, %f1124, %f1129;
	mul.f32 	%f1130, %f191, %f137;
	sub.f32 	%f1131, %f1130, %f1116;
	mul.f32 	%f1132, %f98, %f1131;
	mul.f32 	%f209, %f1132, %f134;
	mul.f32 	%f1133, %f99, %f209;
	mul.f32 	%f1134, %f137, %f137;
	mul.f32 	%f1135, %f137, 0f3F800000;
	mul.f32 	%f1136, %f1135, %f1134;
	mul.f32 	%f1137, %f136, %f136;
	mul.f32 	%f1138, %f136, 0f3F800000;
	mul.f32 	%f1139, %f1138, %f1137;
	mul.f32 	%f1140, %f191, %f1136;
	mul.f32 	%f1141, %f1113, %f1139;
	sub.f32 	%f1142, %f1140, %f1141;
	mul.f32 	%f1143, %f117, %f1142;
	mul.f32 	%f1144, %f1143, %f134;
	sub.f32 	%f210, %f1133, %f1144;
	mul.f32 	%f1145, %f209, %f101;
	fma.rn.f32 	%f211, %f207, %f100, %f1145;
	setp.neu.f32	%p135, %f59, 0f3F800000;
	@%p135 bra 	BB18_97;

	mov.f32 	%f2111, 0f3F800000;
	bra.uni 	BB18_108;

BB18_97:
	abs.f32 	%f212, %f59;
	setp.gtu.f32	%p136, %f212, 0f7F800000;
	add.f32 	%f2111, %f59, 0f3FC00000;
	@%p136 bra 	BB18_108;

	abs.f32 	%f214, %f591;
	setp.gtu.f32	%p137, %f214, 0f7F800000;
	add.f32 	%f2111, %f59, 0f3FC00000;
	@%p137 bra 	BB18_108;

	setp.eq.f32	%p138, %f214, 0f7F800000;
	@%p138 bra 	BB18_107;

	setp.eq.f32	%p139, %f59, 0f00000000;
	setp.eq.f32	%p140, %f212, 0f7F800000;
	or.pred  	%p141, %p140, %p139;
	selp.f32	%f2111, %f110, %f111, %p140;
	@%p141 bra 	BB18_108;

	setp.geu.f32	%p142, %f59, 0f00000000;
	@%p142 bra 	BB18_104;

	cvt.rzi.f32.f32	%f1148, %f591;
	setp.eq.f32	%p143, %f1148, 0f3FC00000;
	@%p143 bra 	BB18_104;

	mov.f32 	%f2111, 0f7FFFFFFF;
	bra.uni 	BB18_108;

BB18_104:
	setp.lt.f32	%p144, %f212, 0f00800000;
	selp.f32	%f1153, 0fC3170000, 0fC2FE0000, %p144;
	mul.f32 	%f1154, %f212, 0f4B800000;
	selp.f32	%f1155, %f1154, %f212, %p144;
	mov.b32 	 %r141, %f1155;
	and.b32  	%r142, %r141, 8388607;
	or.b32  	%r143, %r142, 1065353216;
	mov.b32 	 %f1156, %r143;
	shr.u32 	%r144, %r141, 23;
	cvt.rn.f32.u32	%f1157, %r144;
	add.f32 	%f1158, %f1153, %f1157;
	setp.gt.f32	%p145, %f1156, 0f3FB504F3;
	mul.f32 	%f1159, %f1156, 0f3F000000;
	add.f32 	%f1160, %f1158, 0f3F800000;
	selp.f32	%f1161, %f1159, %f1156, %p145;
	selp.f32	%f1162, %f1160, %f1158, %p145;
	add.f32 	%f1163, %f1161, 0fBF800000;
	add.f32 	%f1150, %f1161, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1149,%f1150;
	// inline asm
	add.f32 	%f1164, %f1163, %f1163;
	mul.f32 	%f1165, %f1164, %f1149;
	mul.f32 	%f1166, %f1165, %f1165;
	mov.f32 	%f1167, 0f3C4CAF63;
	mov.f32 	%f1168, 0f3B18F0FE;
	fma.rn.f32 	%f1169, %f1168, %f1166, %f1167;
	mov.f32 	%f1170, 0f3DAAAABD;
	fma.rn.f32 	%f1171, %f1169, %f1166, %f1170;
	mul.rn.f32 	%f1172, %f1171, %f1166;
	mul.rn.f32 	%f1173, %f1172, %f1165;
	sub.f32 	%f1174, %f1163, %f1165;
	add.f32 	%f1175, %f1174, %f1174;
	neg.f32 	%f1176, %f1165;
	fma.rn.f32 	%f1177, %f1176, %f1163, %f1175;
	mul.rn.f32 	%f1178, %f1149, %f1177;
	add.f32 	%f1179, %f1165, %f1173;
	sub.f32 	%f1180, %f1165, %f1179;
	add.f32 	%f1181, %f1180, %f1173;
	add.f32 	%f1182, %f1181, %f1178;
	add.f32 	%f1183, %f1179, %f1182;
	sub.f32 	%f1184, %f1179, %f1183;
	add.f32 	%f1185, %f1184, %f1182;
	mov.f32 	%f1186, 0f3F317200;
	mul.rn.f32 	%f1187, %f1162, %f1186;
	mov.f32 	%f1188, 0f35BFBE8E;
	mul.rn.f32 	%f1189, %f1162, %f1188;
	add.f32 	%f1190, %f1187, %f1183;
	sub.f32 	%f1191, %f1187, %f1190;
	add.f32 	%f1192, %f1191, %f1183;
	add.f32 	%f1193, %f1192, %f1185;
	add.f32 	%f1194, %f1193, %f1189;
	add.f32 	%f1195, %f1190, %f1194;
	sub.f32 	%f1196, %f1190, %f1195;
	add.f32 	%f1197, %f1196, %f1194;
	setp.gt.f32	%p146, %f214, 0f77F684DF;
	selp.f32	%f1198, 0f39400000, 0f3FC00000, %p146;
	mul.rn.f32 	%f1199, %f1198, %f1195;
	neg.f32 	%f1200, %f1199;
	fma.rn.f32 	%f1201, %f1198, %f1195, %f1200;
	fma.rn.f32 	%f1202, %f1198, %f1197, %f1201;
	mov.f32 	%f1203, 0f00000000;
	fma.rn.f32 	%f1204, %f1203, %f1195, %f1202;
	add.rn.f32 	%f1205, %f1199, %f1204;
	neg.f32 	%f1206, %f1205;
	add.rn.f32 	%f1207, %f1199, %f1206;
	add.rn.f32 	%f1208, %f1207, %f1204;
	mov.b32 	 %r145, %f1205;
	setp.eq.s32	%p147, %r145, 1118925336;
	add.s32 	%r146, %r145, -1;
	mov.b32 	 %f1209, %r146;
	add.f32 	%f1210, %f1208, 0f37000000;
	selp.f32	%f217, %f1210, %f1208, %p147;
	selp.f32	%f1211, %f1209, %f1205, %p147;
	mul.f32 	%f1212, %f1211, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1213, %f1212;
	fma.rn.f32 	%f1215, %f1213, %f814, %f1211;
	fma.rn.f32 	%f1217, %f1213, %f816, %f1215;
	mul.f32 	%f1152, %f1217, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1151,%f1152;
	// inline asm
	add.f32 	%f1218, %f1213, 0f00000000;
	ex2.approx.f32 	%f1219, %f1218;
	mul.f32 	%f1220, %f1151, %f1219;
	setp.lt.f32	%p148, %f1211, 0fC2D20000;
	selp.f32	%f1221, 0f00000000, %f1220, %p148;
	setp.gt.f32	%p149, %f1211, 0f42D20000;
	selp.f32	%f2110, 0f7F800000, %f1221, %p149;
	setp.eq.f32	%p150, %f2110, 0f7F800000;
	@%p150 bra 	BB18_106;

	fma.rn.f32 	%f2110, %f2110, %f217, %f2110;

BB18_106:
	mov.b32 	 %r147, %f2110;
	xor.b32  	%r148, %r147, -2147483648;
	mov.b32 	 %f1222, %r148;
	selp.f32	%f2111, %f1222, %f2110, %p2;
	bra.uni 	BB18_108;

BB18_107:
	setp.eq.f32	%p151, %f59, 0fBF800000;
	setp.gt.f32	%p152, %f212, 0f3F800000;
	selp.f32	%f1224, 0f7F800000, 0f00000000, %p152;
	selp.f32	%f2111, 0f3F800000, %f1224, %p151;

BB18_108:
	setp.neu.f32	%p153, %f60, 0f3F800000;
	@%p153 bra 	BB18_110;

	mov.f32 	%f2113, %f572;
	bra.uni 	BB18_121;

BB18_110:
	abs.f32 	%f224, %f60;
	setp.gtu.f32	%p154, %f224, 0f7F800000;
	add.f32 	%f225, %f60, 0f3FC00000;
	mov.f32 	%f2113, %f225;
	@%p154 bra 	BB18_121;

	abs.f32 	%f226, %f591;
	setp.gtu.f32	%p155, %f226, 0f7F800000;
	add.f32 	%f227, %f60, 0f3FC00000;
	mov.f32 	%f2113, %f227;
	@%p155 bra 	BB18_121;

	setp.eq.f32	%p156, %f226, 0f7F800000;
	@%p156 bra 	BB18_120;

	setp.eq.f32	%p157, %f60, 0f00000000;
	setp.eq.f32	%p158, %f224, 0f7F800000;
	or.pred  	%p159, %p158, %p157;
	selp.f32	%f228, %f108, %f109, %p158;
	mov.f32 	%f2113, %f228;
	@%p159 bra 	BB18_121;

	setp.geu.f32	%p160, %f60, 0f00000000;
	@%p160 bra 	BB18_117;

	cvt.rzi.f32.f32	%f1228, %f591;
	setp.eq.f32	%p161, %f1228, 0f3FC00000;
	@%p161 bra 	BB18_117;

	mov.f32 	%f1303, 0f7FFFFFFF;
	mov.f32 	%f2113, %f1303;
	bra.uni 	BB18_121;

BB18_117:
	setp.lt.f32	%p162, %f224, 0f00800000;
	selp.f32	%f1233, 0fC3170000, 0fC2FE0000, %p162;
	mul.f32 	%f1234, %f224, 0f4B800000;
	selp.f32	%f1235, %f1234, %f224, %p162;
	mov.b32 	 %r149, %f1235;
	and.b32  	%r150, %r149, 8388607;
	or.b32  	%r151, %r150, 1065353216;
	mov.b32 	 %f1236, %r151;
	shr.u32 	%r152, %r149, 23;
	cvt.rn.f32.u32	%f1237, %r152;
	add.f32 	%f1238, %f1233, %f1237;
	setp.gt.f32	%p163, %f1236, 0f3FB504F3;
	mul.f32 	%f1239, %f1236, 0f3F000000;
	add.f32 	%f1240, %f1238, 0f3F800000;
	selp.f32	%f1241, %f1239, %f1236, %p163;
	selp.f32	%f1242, %f1240, %f1238, %p163;
	add.f32 	%f1243, %f1241, 0fBF800000;
	add.f32 	%f1230, %f1241, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1229,%f1230;
	// inline asm
	add.f32 	%f1244, %f1243, %f1243;
	mul.f32 	%f1245, %f1244, %f1229;
	mul.f32 	%f1246, %f1245, %f1245;
	mov.f32 	%f1247, 0f3C4CAF63;
	mov.f32 	%f1248, 0f3B18F0FE;
	fma.rn.f32 	%f1249, %f1248, %f1246, %f1247;
	mov.f32 	%f1250, 0f3DAAAABD;
	fma.rn.f32 	%f1251, %f1249, %f1246, %f1250;
	mul.rn.f32 	%f1252, %f1251, %f1246;
	mul.rn.f32 	%f1253, %f1252, %f1245;
	sub.f32 	%f1254, %f1243, %f1245;
	add.f32 	%f1255, %f1254, %f1254;
	neg.f32 	%f1256, %f1245;
	fma.rn.f32 	%f1257, %f1256, %f1243, %f1255;
	mul.rn.f32 	%f1258, %f1229, %f1257;
	add.f32 	%f1259, %f1245, %f1253;
	sub.f32 	%f1260, %f1245, %f1259;
	add.f32 	%f1261, %f1260, %f1253;
	add.f32 	%f1262, %f1261, %f1258;
	add.f32 	%f1263, %f1259, %f1262;
	sub.f32 	%f1264, %f1259, %f1263;
	add.f32 	%f1265, %f1264, %f1262;
	mov.f32 	%f1266, 0f3F317200;
	mul.rn.f32 	%f1267, %f1242, %f1266;
	mov.f32 	%f1268, 0f35BFBE8E;
	mul.rn.f32 	%f1269, %f1242, %f1268;
	add.f32 	%f1270, %f1267, %f1263;
	sub.f32 	%f1271, %f1267, %f1270;
	add.f32 	%f1272, %f1271, %f1263;
	add.f32 	%f1273, %f1272, %f1265;
	add.f32 	%f1274, %f1273, %f1269;
	add.f32 	%f1275, %f1270, %f1274;
	sub.f32 	%f1276, %f1270, %f1275;
	add.f32 	%f1277, %f1276, %f1274;
	setp.gt.f32	%p164, %f226, 0f77F684DF;
	selp.f32	%f1278, 0f39400000, 0f3FC00000, %p164;
	mul.rn.f32 	%f1279, %f1278, %f1275;
	neg.f32 	%f1280, %f1279;
	fma.rn.f32 	%f1281, %f1278, %f1275, %f1280;
	fma.rn.f32 	%f1282, %f1278, %f1277, %f1281;
	mov.f32 	%f1283, 0f00000000;
	fma.rn.f32 	%f1284, %f1283, %f1275, %f1282;
	add.rn.f32 	%f1285, %f1279, %f1284;
	neg.f32 	%f1286, %f1285;
	add.rn.f32 	%f1287, %f1279, %f1286;
	add.rn.f32 	%f1288, %f1287, %f1284;
	mov.b32 	 %r153, %f1285;
	setp.eq.s32	%p165, %r153, 1118925336;
	add.s32 	%r154, %r153, -1;
	mov.b32 	 %f1289, %r154;
	add.f32 	%f1290, %f1288, 0f37000000;
	selp.f32	%f229, %f1290, %f1288, %p165;
	selp.f32	%f1291, %f1289, %f1285, %p165;
	mul.f32 	%f1292, %f1291, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1293, %f1292;
	fma.rn.f32 	%f1295, %f1293, %f814, %f1291;
	fma.rn.f32 	%f1297, %f1293, %f816, %f1295;
	mul.f32 	%f1232, %f1297, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1231,%f1232;
	// inline asm
	add.f32 	%f1298, %f1293, 0f00000000;
	ex2.approx.f32 	%f1299, %f1298;
	mul.f32 	%f1300, %f1231, %f1299;
	setp.lt.f32	%p166, %f1291, 0fC2D20000;
	selp.f32	%f1301, 0f00000000, %f1300, %p166;
	setp.gt.f32	%p167, %f1291, 0f42D20000;
	selp.f32	%f2112, 0f7F800000, %f1301, %p167;
	setp.eq.f32	%p168, %f2112, 0f7F800000;
	@%p168 bra 	BB18_119;

	fma.rn.f32 	%f2112, %f2112, %f229, %f2112;

BB18_119:
	mov.b32 	 %r155, %f2112;
	xor.b32  	%r156, %r155, -2147483648;
	mov.b32 	 %f1302, %r156;
	selp.f32	%f233, %f1302, %f2112, %p1;
	mov.f32 	%f2113, %f233;
	bra.uni 	BB18_121;

BB18_120:
	setp.eq.f32	%p169, %f60, 0fBF800000;
	setp.gt.f32	%p170, %f224, 0f3F800000;
	selp.f32	%f1304, 0f7F800000, 0f00000000, %p170;
	selp.f32	%f234, 0f3F800000, %f1304, %p169;
	mov.f32 	%f2113, %f234;

BB18_121:
	mov.f32 	%f235, %f2113;
	cvt.rn.f32.s32	%f2087, %r270;
	mul.f32 	%f2086, %f101, %f101;
	mul.f32 	%f2085, %f100, %f100;
	cvt.rn.f32.s32	%f2084, %r271;
	div.rn.f32 	%f1306, %f45, %f2111;
	fma.rn.f32 	%f1307, %f1306, %f67, %f102;
	div.rn.f32 	%f1308, %f46, %f235;
	fma.rn.f32 	%f1309, %f1308, %f68, %f103;
	mul.f32 	%f1310, %f207, %f1307;
	fma.rn.f32 	%f1311, %f208, %f2085, %f1310;
	fma.rn.f32 	%f1312, %f210, %f2086, %f1311;
	fma.rn.f32 	%f236, %f209, %f1309, %f1312;
	mul.f32 	%f1313, %f2128, %f134;
	fma.rn.f32 	%f237, %f1313, %f148, %f2129;
	mad.lo.s32 	%r157, %r271, %r62, %r270;
	cvt.s64.s32	%rd80, %r157;
	add.s64 	%rd81, %rd80, %rd6;
	shl.b64 	%rd83, %rd81, 2;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.f32 	%f238, [%rd84];
	add.f32 	%f1314, %f106, %f2084;
	fma.rn.f32 	%f1315, %f1314, %f52, %f107;
	add.f32 	%f1316, %f1315, %f2087;
	cvt.rzi.s32.f32	%r158, %f1316;
	mul.wide.s32 	%rd86, %r158, 4;
	add.s64 	%rd87, %rd85, %rd86;
	ld.global.f32 	%f2131, [%rd87];
	mul.f32 	%f240, %f134, %f148;
	setp.gt.f32	%p171, %f237, 0f3C23D70A;
	@%p171 bra 	BB18_123;

	mov.f32 	%f2114, 0f00000000;
	bra.uni 	BB18_124;

BB18_123:
	sub.f32 	%f1318, %f238, %f237;
	add.f32 	%f1319, %f237, %f2131;
	div.rn.f32 	%f2114, %f1318, %f1319;

BB18_124:
	@%p171 bra 	BB18_126;

	mov.f32 	%f2115, 0f00000000;
	bra.uni 	BB18_127;

BB18_126:
	add.f32 	%f1321, %f237, %f2131;
	mul.f32 	%f1322, %f1321, %f1321;
	mul.f32 	%f1323, %f1322, 0f3F800000;
	add.f32 	%f1324, %f238, %f2131;
	div.rn.f32 	%f2115, %f1324, %f1323;

BB18_127:
	mov.f32 	%f1325, 0f47C35000;
	min.f32 	%f1326, %f2114, %f1325;
	fma.rn.f32 	%f2120, %f175, %f1326, %f2120;
	mul.f32 	%f1327, %f175, %f175;
	mul.f32 	%f1328, %f1327, 0f3F800000;
	mul.f32 	%f1329, %f190, %f1326;
	min.f32 	%f1330, %f2115, %f1325;
	mul.f32 	%f1331, %f1328, %f1330;
	sub.f32 	%f1332, %f1329, %f1331;
	add.f32 	%f2121, %f2121, %f1332;
	fma.rn.f32 	%f2119, %f205, %f1326, %f2119;
	mul.f32 	%f1333, %f205, %f205;
	mul.f32 	%f1334, %f1333, 0f3F800000;
	mul.f32 	%f1335, %f206, %f1326;
	mul.f32 	%f1336, %f1334, %f1330;
	sub.f32 	%f1337, %f1335, %f1336;
	add.f32 	%f2122, %f2122, %f1337;
	fma.rn.f32 	%f2118, %f240, %f1326, %f2118;
	mul.f32 	%f1338, %f240, %f240;
	mul.f32 	%f1339, %f1338, 0f3F800000;
	mul.f32 	%f1340, %f1326, 0f00000000;
	mul.f32 	%f1341, %f1339, %f1330;
	sub.f32 	%f1342, %f1340, %f1341;
	add.f32 	%f2123, %f2123, %f1342;
	fma.rn.f32 	%f2117, %f1326, 0f3F800000, %f2117;
	mul.f32 	%f1343, %f1330, 0f3F800000;
	sub.f32 	%f1344, %f1340, %f1343;
	add.f32 	%f2124, %f2124, %f1344;
	fma.rn.f32 	%f2116, %f211, %f1326, %f2116;
	mul.f32 	%f1345, %f211, %f211;
	mul.f32 	%f1346, %f1345, 0f3F800000;
	mul.f32 	%f1347, %f236, %f1326;
	mul.f32 	%f1348, %f1346, %f1330;
	sub.f32 	%f1349, %f1347, %f1348;
	add.f32 	%f2125, %f2125, %f1349;
	add.s32 	%r271, %r271, 1;
	setp.lt.s32	%p173, %r271, %r62;
	@%p173 bra 	BB18_23;

	st.local.f32 	[%rd67], %f175;
	st.local.f32 	[%rd67+4], %f205;
	mov.u32 	%r159, 1065353216;
	st.local.u32 	[%rd67+12], %r159;
	st.local.f32 	[%rd67+8], %f240;
	st.local.f32 	[%rd67+16], %f211;
	add.s32 	%r270, %r270, 1;
	setp.lt.s32	%p174, %r270, %r62;
	@%p174 bra 	BB18_22;

BB18_129:
	div.rn.f32 	%f1350, %f2120, %f2121;
	mov.f32 	%f1351, 0fBF800000;
	max.f32 	%f1352, %f1350, %f1351;
	mov.f32 	%f1353, 0f3F800000;
	min.f32 	%f1354, %f1352, %f1353;
	sub.f32 	%f2126, %f2126, %f1354;
	div.rn.f32 	%f1355, %f2119, %f2122;
	max.f32 	%f1356, %f1355, %f1351;
	min.f32 	%f1357, %f1356, %f1353;
	sub.f32 	%f2127, %f2127, %f1357;
	neg.f32 	%f1358, %f2128;
	div.rn.f32 	%f1359, %f2118, %f2123;
	max.f32 	%f1360, %f1359, %f1358;
	min.f32 	%f1361, %f1360, %f2128;
	sub.f32 	%f1362, %f2128, %f1361;
	neg.f32 	%f1363, %f2129;
	div.rn.f32 	%f1364, %f2117, %f2124;
	max.f32 	%f1365, %f1364, %f1363;
	min.f32 	%f1366, %f1365, %f2129;
	sub.f32 	%f1367, %f2129, %f1366;
	div.rn.f32 	%f1368, %f2116, %f2125;
	mov.f32 	%f1369, 0fBDCCCCCD;
	max.f32 	%f1370, %f1368, %f1369;
	mov.f32 	%f1371, 0f3DCCCCCD;
	min.f32 	%f1372, %f1370, %f1371;
	sub.f32 	%f2130, %f2130, %f1372;
	max.f32 	%f2128, %f1362, %f1353;
	mov.f32 	%f1373, 0f3C23D70A;
	max.f32 	%f2129, %f1367, %f1373;
	add.s32 	%r269, %r269, 1;
	setp.lt.s32	%p175, %r269, %r64;
	@%p175 bra 	BB18_19;

BB18_130:
	@%p6 bra 	BB18_132;

	mov.f32 	%f2150, 0f00000000;
	bra.uni 	BB18_224;

BB18_132:
	sub.f32 	%f1376, %f2130, %f428;
	div.rn.f32 	%f1377, %f1376, %f429;
	mul.f32 	%f1378, %f1377, 0f3F800000;
	mul.f32 	%f1379, %f1377, %f1377;
	mul.f32 	%f1380, %f1378, %f1379;
	fma.rn.f32 	%f1381, %f1379, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f1382, %f1380, %f424, %f1381;
	mul.f32 	%f1383, %f1379, %f1379;
	mul.f32 	%f1384, %f1383, 0f3F800000;
	fma.rn.f32 	%f277, %f1384, %f426, %f1382;
	add.f32 	%f1385, %f2130, %f428;
	div.rn.f32 	%f1386, %f1385, %f429;
	mul.f32 	%f1387, %f1386, 0f3F800000;
	mul.f32 	%f1388, %f1386, %f1386;
	mul.f32 	%f1389, %f1387, %f1388;
	fma.rn.f32 	%f1390, %f1388, 0f3F800000, 0f3F800000;
	fma.rn.f32 	%f1391, %f1389, %f425, %f1390;
	mul.f32 	%f1392, %f1388, %f1388;
	mul.f32 	%f1393, %f1392, 0f3F800000;
	fma.rn.f32 	%f278, %f1393, %f427, %f1391;
	div.rn.f32 	%f279, %f2128, 0fC0206C98;
	mul.f32 	%f280, %f423, 0f3F000000;
	mul.f32 	%f281, %f430, 0f3F000000;
	add.f32 	%f1394, %f1376, %f1376;
	mul.f32 	%f1395, %f429, %f429;
	div.rn.f32 	%f1396, %f1394, %f1395;
	mul.f32 	%f1397, %f1376, 0f3F800000;
	mul.f32 	%f1398, %f1376, %f1376;
	mul.f32 	%f1399, %f1398, 0f3F800000;
	mul.f32 	%f1400, %f424, 0f40400000;
	mul.f32 	%f1401, %f1400, %f1399;
	mul.f32 	%f1402, %f1395, %f429;
	div.rn.f32 	%f1403, %f1401, %f1402;
	add.f32 	%f1404, %f1396, %f1403;
	mul.f32 	%f1405, %f1397, %f1398;
	mul.f32 	%f1406, %f426, 0f40800000;
	mul.f32 	%f1407, %f1406, %f1405;
	mul.f32 	%f1408, %f1395, %f1395;
	mul.f32 	%f1409, %f1408, 0f3F800000;
	div.rn.f32 	%f1410, %f1407, %f1409;
	add.f32 	%f282, %f1404, %f1410;
	add.f32 	%f1411, %f1385, %f1385;
	div.rn.f32 	%f1412, %f1411, %f1395;
	mul.f32 	%f1413, %f1385, 0f3F800000;
	mul.f32 	%f1414, %f1385, %f1385;
	mul.f32 	%f1415, %f1414, 0f3F800000;
	mul.f32 	%f1416, %f425, 0f40400000;
	mul.f32 	%f1417, %f1416, %f1415;
	div.rn.f32 	%f1418, %f1417, %f1402;
	add.f32 	%f1419, %f1412, %f1418;
	mul.f32 	%f1420, %f1413, %f1414;
	mul.f32 	%f1421, %f427, 0f40800000;
	mul.f32 	%f1422, %f1421, %f1420;
	div.rn.f32 	%f1423, %f1422, %f1409;
	add.f32 	%f283, %f1419, %f1423;
	add.s64 	%rd12, %rd67, 4;
	mov.u32 	%r160, 0;
	mov.f32 	%f2150, 0f00000000;
	sqrt.rn.f32 	%f1424, %f277;
	sqrt.rn.f32 	%f1426, %f278;
	div.rn.f32 	%f1441, %f280, %f1424;
	div.rn.f32 	%f1442, %f281, %f1426;
	mul.f32 	%f302, %f1441, %f282;
	mul.f32 	%f303, %f1442, %f283;
	mov.u32 	%r274, %r160;

BB18_133:
	mul.f32 	%f1425, %f1424, %f423;
	mul.f32 	%f285, %f1426, %f430;
	div.rn.f32 	%f1428, %f439, %f1425;
	div.rn.f32 	%f1429, %f1428, %f1425;
	cvt.rn.f32.s32	%f1430, %r274;
	sub.f32 	%f286, %f1430, %f2126;
	add.f32 	%f287, %f286, 0f3F800000;
	mov.f32 	%f1431, 0f3F800000;
	sqrt.rn.f32 	%f1432, %f1429;
	mul.f32 	%f288, %f287, %f1432;
	abs.f32 	%f289, %f288;
	mul.f32 	%f290, %f288, %f288;
	mul.f32 	%f291, %f286, %f1432;
	abs.f32 	%f292, %f291;
	mul.f32 	%f293, %f291, %f291;
	div.rn.f32 	%f1433, %f439, %f285;
	div.rn.f32 	%f1434, %f1433, %f285;
	sqrt.rn.f32 	%f294, %f1434;
	add.f32 	%f1435, %f1430, 0f3F800000;
	sub.f32 	%f1436, %f1435, %f2126;
	div.rn.f32 	%f295, %f1436, %f1425;
	cvt.rzi.f32.f32	%f1437, %f1431;
	add.f32 	%f1438, %f1437, %f1437;
	mov.f32 	%f1439, 0f40000000;
	sub.f32 	%f1440, %f1439, %f1438;
	abs.f32 	%f296, %f1440;
	setp.eq.f32	%p177, %f296, 0f3F800000;
	div.rn.f32 	%f297, %f286, %f1425;
	div.rn.f32 	%f298, %f279, %f1425;
	div.rn.f32 	%f299, %f279, %f285;
	div.rn.f32 	%f300, %f298, %f1425;
	div.rn.f32 	%f301, %f299, %f285;
	add.f32 	%f304, %f297, 0f40000000;
	setp.lt.f32	%p178, %f297, 0f00000000;
	and.pred  	%p3, %p178, %p177;
	selp.f32	%f305, 0fFF800000, 0f7F800000, %p3;
	add.f32 	%f1443, %f297, %f297;
	selp.f32	%f306, %f1443, 0f00000000, %p177;
	add.f32 	%f307, %f295, 0f40000000;
	setp.lt.f32	%p179, %f295, 0f00000000;
	and.pred  	%p4, %p179, %p177;
	selp.f32	%f308, 0fFF800000, 0f7F800000, %p4;
	add.f32 	%f1444, %f295, %f295;
	selp.f32	%f309, %f1444, 0f00000000, %p177;
	mov.b32 	 %r162, %f291;
	and.b32  	%r26, %r162, -2147483648;
	mov.b32 	 %r163, %f288;
	and.b32  	%r27, %r163, -2147483648;
	mov.u32 	%r273, %r160;

BB18_134:
	mov.u32 	%r28, %r273;
	setp.ltu.f32	%p180, %f289, 0f3F800000;
	@%p180 bra 	BB18_136;

	setp.ltu.f32	%p181, %f289, 0f407AD445;
	mov.f32 	%f1447, 0f3A03BB71;
	mov.f32 	%f1448, 0fB7B730FB;
	fma.rn.f32 	%f1449, %f1448, %f289, %f1447;
	mov.f32 	%f1450, 0fBBACA3B3;
	fma.rn.f32 	%f1451, %f1449, %f289, %f1450;
	mov.f32 	%f1452, 0f3D0A7445;
	fma.rn.f32 	%f1453, %f1451, %f289, %f1452;
	mov.f32 	%f1454, 0fBE1B3B75;
	fma.rn.f32 	%f1455, %f1453, %f289, %f1454;
	mov.f32 	%f1456, 0fBF6B385A;
	fma.rn.f32 	%f1457, %f1455, %f289, %f1456;
	mov.f32 	%f1458, 0fBFD0316E;
	fma.rn.f32 	%f1459, %f1457, %f289, %f1458;
	mov.f32 	%f1460, 0fBA031CCE;
	fma.rn.f32 	%f1446, %f1459, %f289, %f1460;
	// inline asm
	ex2.approx.ftz.f32 %f1445,%f1446;
	// inline asm
	sub.f32 	%f1462, %f1431, %f1445;
	mov.b32 	 %r164, %f1462;
	selp.b32	%r165, %r164, 1065353216, %p181;
	or.b32  	%r166, %r165, %r27;
	mov.b32 	 %f2132, %r166;
	bra.uni 	BB18_137;

BB18_136:
	mov.f32 	%f1463, 0f3BA0C9F8;
	mov.f32 	%f1464, 0fBA1268FB;
	fma.rn.f32 	%f1465, %f1464, %f290, %f1463;
	mov.f32 	%f1466, 0fBCDABFD4;
	fma.rn.f32 	%f1467, %f1465, %f290, %f1466;
	mov.f32 	%f1468, 0f3DE70331;
	fma.rn.f32 	%f1469, %f1467, %f290, %f1468;
	mov.f32 	%f1470, 0fBEC09330;
	fma.rn.f32 	%f1471, %f1469, %f290, %f1470;
	mov.f32 	%f1472, 0f3F906EBA;
	fma.rn.f32 	%f1473, %f1471, %f290, %f1472;
	mul.f32 	%f2132, %f1473, %f288;

BB18_137:
	setp.ltu.f32	%p182, %f292, 0f3F800000;
	@%p182 bra 	BB18_139;

	setp.ltu.f32	%p183, %f292, 0f407AD445;
	mov.f32 	%f1476, 0f3A03BB71;
	mov.f32 	%f1477, 0fB7B730FB;
	fma.rn.f32 	%f1478, %f1477, %f292, %f1476;
	mov.f32 	%f1479, 0fBBACA3B3;
	fma.rn.f32 	%f1480, %f1478, %f292, %f1479;
	mov.f32 	%f1481, 0f3D0A7445;
	fma.rn.f32 	%f1482, %f1480, %f292, %f1481;
	mov.f32 	%f1483, 0fBE1B3B75;
	fma.rn.f32 	%f1484, %f1482, %f292, %f1483;
	mov.f32 	%f1485, 0fBF6B385A;
	fma.rn.f32 	%f1486, %f1484, %f292, %f1485;
	mov.f32 	%f1487, 0fBFD0316E;
	fma.rn.f32 	%f1488, %f1486, %f292, %f1487;
	mov.f32 	%f1489, 0fBA031CCE;
	fma.rn.f32 	%f1475, %f1488, %f292, %f1489;
	// inline asm
	ex2.approx.ftz.f32 %f1474,%f1475;
	// inline asm
	sub.f32 	%f1491, %f1431, %f1474;
	mov.b32 	 %r167, %f1491;
	selp.b32	%r168, %r167, 1065353216, %p183;
	or.b32  	%r169, %r168, %r26;
	mov.b32 	 %f2133, %r169;
	bra.uni 	BB18_140;

BB18_139:
	mov.f32 	%f1492, 0f3BA0C9F8;
	mov.f32 	%f1493, 0fBA1268FB;
	fma.rn.f32 	%f1494, %f1493, %f293, %f1492;
	mov.f32 	%f1495, 0fBCDABFD4;
	fma.rn.f32 	%f1496, %f1494, %f293, %f1495;
	mov.f32 	%f1497, 0f3DE70331;
	fma.rn.f32 	%f1498, %f1496, %f293, %f1497;
	mov.f32 	%f1499, 0fBEC09330;
	fma.rn.f32 	%f1500, %f1498, %f293, %f1499;
	mov.f32 	%f1501, 0f3F906EBA;
	fma.rn.f32 	%f1502, %f1500, %f293, %f1501;
	mul.f32 	%f2133, %f1502, %f291;

BB18_140:
	sub.f32 	%f1503, %f2132, %f2133;
	mul.f32 	%f317, %f1503, 0f3F000000;
	cvt.rn.f32.s32	%f318, %r28;
	sub.f32 	%f319, %f318, %f2127;
	add.f32 	%f320, %f319, 0f3F800000;
	mul.f32 	%f321, %f320, %f294;
	abs.f32 	%f322, %f321;
	setp.ltu.f32	%p184, %f322, 0f3F800000;
	@%p184 bra 	BB18_142;

	mov.f32 	%f1506, 0f3A03BB71;
	mov.f32 	%f1507, 0fB7B730FB;
	fma.rn.f32 	%f1508, %f1507, %f322, %f1506;
	mov.f32 	%f1509, 0fBBACA3B3;
	fma.rn.f32 	%f1510, %f1508, %f322, %f1509;
	mov.f32 	%f1511, 0f3D0A7445;
	fma.rn.f32 	%f1512, %f1510, %f322, %f1511;
	mov.f32 	%f1513, 0fBE1B3B75;
	fma.rn.f32 	%f1514, %f1512, %f322, %f1513;
	mov.f32 	%f1515, 0fBF6B385A;
	fma.rn.f32 	%f1516, %f1514, %f322, %f1515;
	mov.f32 	%f1517, 0fBFD0316E;
	fma.rn.f32 	%f1518, %f1516, %f322, %f1517;
	mov.f32 	%f1519, 0fBA031CCE;
	fma.rn.f32 	%f1505, %f1518, %f322, %f1519;
	// inline asm
	ex2.approx.ftz.f32 %f1504,%f1505;
	// inline asm
	sub.f32 	%f1521, %f1431, %f1504;
	mov.b32 	 %r170, %f1521;
	setp.ltu.f32	%p185, %f322, 0f407AD445;
	selp.b32	%r171, %r170, 1065353216, %p185;
	mov.b32 	 %r172, %f321;
	and.b32  	%r173, %r172, -2147483648;
	or.b32  	%r174, %r171, %r173;
	mov.b32 	 %f2134, %r174;
	bra.uni 	BB18_143;

BB18_142:
	mul.f32 	%f1522, %f321, %f321;
	mov.f32 	%f1523, 0f3BA0C9F8;
	mov.f32 	%f1524, 0fBA1268FB;
	fma.rn.f32 	%f1525, %f1524, %f1522, %f1523;
	mov.f32 	%f1526, 0fBCDABFD4;
	fma.rn.f32 	%f1527, %f1525, %f1522, %f1526;
	mov.f32 	%f1528, 0f3DE70331;
	fma.rn.f32 	%f1529, %f1527, %f1522, %f1528;
	mov.f32 	%f1530, 0fBEC09330;
	fma.rn.f32 	%f1531, %f1529, %f1522, %f1530;
	mov.f32 	%f1532, 0f3F906EBA;
	fma.rn.f32 	%f1533, %f1531, %f1522, %f1532;
	mul.f32 	%f2134, %f1533, %f321;

BB18_143:
	mul.f32 	%f326, %f319, %f294;
	abs.f32 	%f327, %f326;
	setp.ltu.f32	%p186, %f327, 0f3F800000;
	@%p186 bra 	BB18_145;

	mov.f32 	%f1536, 0f3A03BB71;
	mov.f32 	%f1537, 0fB7B730FB;
	fma.rn.f32 	%f1538, %f1537, %f327, %f1536;
	mov.f32 	%f1539, 0fBBACA3B3;
	fma.rn.f32 	%f1540, %f1538, %f327, %f1539;
	mov.f32 	%f1541, 0f3D0A7445;
	fma.rn.f32 	%f1542, %f1540, %f327, %f1541;
	mov.f32 	%f1543, 0fBE1B3B75;
	fma.rn.f32 	%f1544, %f1542, %f327, %f1543;
	mov.f32 	%f1545, 0fBF6B385A;
	fma.rn.f32 	%f1546, %f1544, %f327, %f1545;
	mov.f32 	%f1547, 0fBFD0316E;
	fma.rn.f32 	%f1548, %f1546, %f327, %f1547;
	mov.f32 	%f1549, 0fBA031CCE;
	fma.rn.f32 	%f1535, %f1548, %f327, %f1549;
	// inline asm
	ex2.approx.ftz.f32 %f1534,%f1535;
	// inline asm
	sub.f32 	%f1551, %f1431, %f1534;
	mov.b32 	 %r175, %f1551;
	setp.ltu.f32	%p187, %f327, 0f407AD445;
	selp.b32	%r176, %r175, 1065353216, %p187;
	mov.b32 	 %r177, %f326;
	and.b32  	%r178, %r177, -2147483648;
	or.b32  	%r179, %r176, %r178;
	mov.b32 	 %f2135, %r179;
	bra.uni 	BB18_146;

BB18_145:
	mul.f32 	%f1552, %f326, %f326;
	mov.f32 	%f1553, 0f3BA0C9F8;
	mov.f32 	%f1554, 0fBA1268FB;
	fma.rn.f32 	%f1555, %f1554, %f1552, %f1553;
	mov.f32 	%f1556, 0fBCDABFD4;
	fma.rn.f32 	%f1557, %f1555, %f1552, %f1556;
	mov.f32 	%f1558, 0f3DE70331;
	fma.rn.f32 	%f1559, %f1557, %f1552, %f1558;
	mov.f32 	%f1560, 0fBEC09330;
	fma.rn.f32 	%f1561, %f1559, %f1552, %f1560;
	mov.f32 	%f1562, 0f3F906EBA;
	fma.rn.f32 	%f1563, %f1561, %f1552, %f1562;
	mul.f32 	%f2135, %f1563, %f326;

BB18_146:
	sub.f32 	%f1564, %f2134, %f2135;
	mul.f32 	%f331, %f1564, 0f3F000000;
	setp.neu.f32	%p188, %f295, 0f3F800000;
	@%p188 bra 	BB18_148;

	mov.f32 	%f1644, 0f3F800000;
	mov.f32 	%f2138, %f1644;
	bra.uni 	BB18_159;

BB18_148:
	abs.f32 	%f332, %f295;
	setp.gtu.f32	%p189, %f332, 0f7F800000;
	mov.f32 	%f2138, %f307;
	@%p189 bra 	BB18_159;

	abs.f32 	%f333, %f1439;
	setp.gtu.f32	%p190, %f333, 0f7F800000;
	mov.f32 	%f2137, %f307;
	mov.f32 	%f2138, %f2137;
	@%p190 bra 	BB18_159;

	setp.eq.f32	%p191, %f333, 0f7F800000;
	@%p191 bra 	BB18_158;

	setp.eq.f32	%p192, %f295, 0f00000000;
	setp.eq.f32	%p193, %f332, 0f7F800000;
	or.pred  	%p194, %p193, %p192;
	selp.f32	%f334, %f308, %f309, %p193;
	mov.f32 	%f2138, %f334;
	@%p194 bra 	BB18_159;

	setp.geu.f32	%p195, %f295, 0f00000000;
	@%p195 bra 	BB18_155;

	cvt.rzi.f32.f32	%f1567, %f1439;
	setp.eq.f32	%p196, %f1567, 0f40000000;
	@%p196 bra 	BB18_155;

	mov.f32 	%f1642, 0f7FFFFFFF;
	mov.f32 	%f2138, %f1642;
	bra.uni 	BB18_159;

BB18_155:
	setp.lt.f32	%p197, %f332, 0f00800000;
	selp.f32	%f1572, 0fC3170000, 0fC2FE0000, %p197;
	mul.f32 	%f1573, %f332, 0f4B800000;
	selp.f32	%f1574, %f1573, %f332, %p197;
	mov.b32 	 %r180, %f1574;
	and.b32  	%r181, %r180, 8388607;
	or.b32  	%r182, %r181, 1065353216;
	mov.b32 	 %f1575, %r182;
	shr.u32 	%r183, %r180, 23;
	cvt.rn.f32.u32	%f1576, %r183;
	add.f32 	%f1577, %f1572, %f1576;
	setp.gt.f32	%p198, %f1575, 0f3FB504F3;
	mul.f32 	%f1578, %f1575, 0f3F000000;
	add.f32 	%f1579, %f1577, 0f3F800000;
	selp.f32	%f1580, %f1578, %f1575, %p198;
	selp.f32	%f1581, %f1579, %f1577, %p198;
	add.f32 	%f1582, %f1580, 0fBF800000;
	add.f32 	%f1569, %f1580, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1568,%f1569;
	// inline asm
	add.f32 	%f1583, %f1582, %f1582;
	mul.f32 	%f1584, %f1583, %f1568;
	mul.f32 	%f1585, %f1584, %f1584;
	mov.f32 	%f1586, 0f3C4CAF63;
	mov.f32 	%f1587, 0f3B18F0FE;
	fma.rn.f32 	%f1588, %f1587, %f1585, %f1586;
	mov.f32 	%f1589, 0f3DAAAABD;
	fma.rn.f32 	%f1590, %f1588, %f1585, %f1589;
	mul.rn.f32 	%f1591, %f1590, %f1585;
	mul.rn.f32 	%f1592, %f1591, %f1584;
	sub.f32 	%f1593, %f1582, %f1584;
	add.f32 	%f1594, %f1593, %f1593;
	neg.f32 	%f1595, %f1584;
	fma.rn.f32 	%f1596, %f1595, %f1582, %f1594;
	mul.rn.f32 	%f1597, %f1568, %f1596;
	add.f32 	%f1598, %f1584, %f1592;
	sub.f32 	%f1599, %f1584, %f1598;
	add.f32 	%f1600, %f1599, %f1592;
	add.f32 	%f1601, %f1600, %f1597;
	add.f32 	%f1602, %f1598, %f1601;
	sub.f32 	%f1603, %f1598, %f1602;
	add.f32 	%f1604, %f1603, %f1601;
	mov.f32 	%f1605, 0f3F317200;
	mul.rn.f32 	%f1606, %f1581, %f1605;
	mov.f32 	%f1607, 0f35BFBE8E;
	mul.rn.f32 	%f1608, %f1581, %f1607;
	add.f32 	%f1609, %f1606, %f1602;
	sub.f32 	%f1610, %f1606, %f1609;
	add.f32 	%f1611, %f1610, %f1602;
	add.f32 	%f1612, %f1611, %f1604;
	add.f32 	%f1613, %f1612, %f1608;
	add.f32 	%f1614, %f1609, %f1613;
	sub.f32 	%f1615, %f1609, %f1614;
	add.f32 	%f1616, %f1615, %f1613;
	setp.gt.f32	%p199, %f333, 0f77F684DF;
	selp.f32	%f1617, 0f39800000, 0f40000000, %p199;
	mul.rn.f32 	%f1618, %f1617, %f1614;
	neg.f32 	%f1619, %f1618;
	fma.rn.f32 	%f1620, %f1617, %f1614, %f1619;
	fma.rn.f32 	%f1621, %f1617, %f1616, %f1620;
	mov.f32 	%f1622, 0f00000000;
	fma.rn.f32 	%f1623, %f1622, %f1614, %f1621;
	add.rn.f32 	%f1624, %f1618, %f1623;
	neg.f32 	%f1625, %f1624;
	add.rn.f32 	%f1626, %f1618, %f1625;
	add.rn.f32 	%f1627, %f1626, %f1623;
	mov.b32 	 %r184, %f1624;
	setp.eq.s32	%p200, %r184, 1118925336;
	add.s32 	%r185, %r184, -1;
	mov.b32 	 %f1628, %r185;
	add.f32 	%f1629, %f1627, 0f37000000;
	selp.f32	%f335, %f1629, %f1627, %p200;
	selp.f32	%f1630, %f1628, %f1624, %p200;
	mul.f32 	%f1631, %f1630, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1632, %f1631;
	mov.f32 	%f1633, 0fBF317200;
	fma.rn.f32 	%f1634, %f1632, %f1633, %f1630;
	mov.f32 	%f1635, 0fB5BFBE8E;
	fma.rn.f32 	%f1636, %f1632, %f1635, %f1634;
	mul.f32 	%f1571, %f1636, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1570,%f1571;
	// inline asm
	add.f32 	%f1637, %f1632, 0f00000000;
	ex2.approx.f32 	%f1638, %f1637;
	mul.f32 	%f1639, %f1570, %f1638;
	setp.lt.f32	%p201, %f1630, 0fC2D20000;
	selp.f32	%f1640, 0f00000000, %f1639, %p201;
	setp.gt.f32	%p202, %f1630, 0f42D20000;
	selp.f32	%f2136, 0f7F800000, %f1640, %p202;
	setp.eq.f32	%p203, %f2136, 0f7F800000;
	@%p203 bra 	BB18_157;

	fma.rn.f32 	%f2136, %f2136, %f335, %f2136;

BB18_157:
	mov.b32 	 %r186, %f2136;
	xor.b32  	%r187, %r186, -2147483648;
	mov.b32 	 %f1641, %r187;
	selp.f32	%f339, %f1641, %f2136, %p4;
	mov.f32 	%f2138, %f339;
	bra.uni 	BB18_159;

BB18_158:
	setp.eq.f32	%p204, %f295, 0fBF800000;
	setp.gt.f32	%p205, %f332, 0f3F800000;
	selp.f32	%f1643, 0f7F800000, 0f00000000, %p205;
	selp.f32	%f340, 0f3F800000, %f1643, %p204;
	mov.f32 	%f2138, %f340;

BB18_159:
	mov.f32 	%f341, %f2138;
	mul.f32 	%f1647, %f341, 0fBF000000;
	mul.f32 	%f1648, %f1647, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1649, %f1648;
	mov.f32 	%f1650, 0fBF317200;
	fma.rn.f32 	%f1651, %f1649, %f1650, %f1647;
	mov.f32 	%f1652, 0fB5BFBE8E;
	fma.rn.f32 	%f1653, %f1649, %f1652, %f1651;
	mul.f32 	%f1646, %f1653, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1645,%f1646;
	// inline asm
	add.f32 	%f1654, %f1649, 0f00000000;
	ex2.approx.f32 	%f1655, %f1654;
	mul.f32 	%f1656, %f1645, %f1655;
	setp.lt.f32	%p206, %f1647, 0fC2D20000;
	selp.f32	%f1657, 0f00000000, %f1656, %p206;
	setp.gt.f32	%p207, %f1647, 0f42D20000;
	selp.f32	%f342, 0f7F800000, %f1657, %p207;
	setp.neu.f32	%p208, %f297, 0f3F800000;
	@%p208 bra 	BB18_161;

	mov.f32 	%f1737, 0f3F800000;
	mov.f32 	%f2141, %f1737;
	bra.uni 	BB18_172;

BB18_161:
	abs.f32 	%f343, %f297;
	setp.gtu.f32	%p209, %f343, 0f7F800000;
	mov.f32 	%f2141, %f304;
	@%p209 bra 	BB18_172;

	abs.f32 	%f344, %f1439;
	setp.gtu.f32	%p210, %f344, 0f7F800000;
	mov.f32 	%f2140, %f304;
	mov.f32 	%f2141, %f2140;
	@%p210 bra 	BB18_172;

	setp.eq.f32	%p211, %f344, 0f7F800000;
	@%p211 bra 	BB18_171;

	setp.eq.f32	%p212, %f297, 0f00000000;
	setp.eq.f32	%p213, %f343, 0f7F800000;
	or.pred  	%p214, %p213, %p212;
	selp.f32	%f345, %f305, %f306, %p213;
	mov.f32 	%f2141, %f345;
	@%p214 bra 	BB18_172;

	setp.geu.f32	%p215, %f297, 0f00000000;
	@%p215 bra 	BB18_168;

	cvt.rzi.f32.f32	%f1660, %f1439;
	setp.eq.f32	%p216, %f1660, 0f40000000;
	@%p216 bra 	BB18_168;

	mov.f32 	%f1735, 0f7FFFFFFF;
	mov.f32 	%f2141, %f1735;
	bra.uni 	BB18_172;

BB18_168:
	setp.lt.f32	%p217, %f343, 0f00800000;
	selp.f32	%f1665, 0fC3170000, 0fC2FE0000, %p217;
	mul.f32 	%f1666, %f343, 0f4B800000;
	selp.f32	%f1667, %f1666, %f343, %p217;
	mov.b32 	 %r188, %f1667;
	and.b32  	%r189, %r188, 8388607;
	or.b32  	%r190, %r189, 1065353216;
	mov.b32 	 %f1668, %r190;
	shr.u32 	%r191, %r188, 23;
	cvt.rn.f32.u32	%f1669, %r191;
	add.f32 	%f1670, %f1665, %f1669;
	setp.gt.f32	%p218, %f1668, 0f3FB504F3;
	mul.f32 	%f1671, %f1668, 0f3F000000;
	add.f32 	%f1672, %f1670, 0f3F800000;
	selp.f32	%f1673, %f1671, %f1668, %p218;
	selp.f32	%f1674, %f1672, %f1670, %p218;
	add.f32 	%f1675, %f1673, 0fBF800000;
	add.f32 	%f1662, %f1673, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1661,%f1662;
	// inline asm
	add.f32 	%f1676, %f1675, %f1675;
	mul.f32 	%f1677, %f1676, %f1661;
	mul.f32 	%f1678, %f1677, %f1677;
	mov.f32 	%f1679, 0f3C4CAF63;
	mov.f32 	%f1680, 0f3B18F0FE;
	fma.rn.f32 	%f1681, %f1680, %f1678, %f1679;
	mov.f32 	%f1682, 0f3DAAAABD;
	fma.rn.f32 	%f1683, %f1681, %f1678, %f1682;
	mul.rn.f32 	%f1684, %f1683, %f1678;
	mul.rn.f32 	%f1685, %f1684, %f1677;
	sub.f32 	%f1686, %f1675, %f1677;
	add.f32 	%f1687, %f1686, %f1686;
	neg.f32 	%f1688, %f1677;
	fma.rn.f32 	%f1689, %f1688, %f1675, %f1687;
	mul.rn.f32 	%f1690, %f1661, %f1689;
	add.f32 	%f1691, %f1677, %f1685;
	sub.f32 	%f1692, %f1677, %f1691;
	add.f32 	%f1693, %f1692, %f1685;
	add.f32 	%f1694, %f1693, %f1690;
	add.f32 	%f1695, %f1691, %f1694;
	sub.f32 	%f1696, %f1691, %f1695;
	add.f32 	%f1697, %f1696, %f1694;
	mov.f32 	%f1698, 0f3F317200;
	mul.rn.f32 	%f1699, %f1674, %f1698;
	mov.f32 	%f1700, 0f35BFBE8E;
	mul.rn.f32 	%f1701, %f1674, %f1700;
	add.f32 	%f1702, %f1699, %f1695;
	sub.f32 	%f1703, %f1699, %f1702;
	add.f32 	%f1704, %f1703, %f1695;
	add.f32 	%f1705, %f1704, %f1697;
	add.f32 	%f1706, %f1705, %f1701;
	add.f32 	%f1707, %f1702, %f1706;
	sub.f32 	%f1708, %f1702, %f1707;
	add.f32 	%f1709, %f1708, %f1706;
	setp.gt.f32	%p219, %f344, 0f77F684DF;
	selp.f32	%f1710, 0f39800000, 0f40000000, %p219;
	mul.rn.f32 	%f1711, %f1710, %f1707;
	neg.f32 	%f1712, %f1711;
	fma.rn.f32 	%f1713, %f1710, %f1707, %f1712;
	fma.rn.f32 	%f1714, %f1710, %f1709, %f1713;
	mov.f32 	%f1715, 0f00000000;
	fma.rn.f32 	%f1716, %f1715, %f1707, %f1714;
	add.rn.f32 	%f1717, %f1711, %f1716;
	neg.f32 	%f1718, %f1717;
	add.rn.f32 	%f1719, %f1711, %f1718;
	add.rn.f32 	%f1720, %f1719, %f1716;
	mov.b32 	 %r192, %f1717;
	setp.eq.s32	%p220, %r192, 1118925336;
	add.s32 	%r193, %r192, -1;
	mov.b32 	 %f1721, %r193;
	add.f32 	%f1722, %f1720, 0f37000000;
	selp.f32	%f346, %f1722, %f1720, %p220;
	selp.f32	%f1723, %f1721, %f1717, %p220;
	mul.f32 	%f1724, %f1723, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1725, %f1724;
	fma.rn.f32 	%f1727, %f1725, %f1650, %f1723;
	fma.rn.f32 	%f1729, %f1725, %f1652, %f1727;
	mul.f32 	%f1664, %f1729, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1663,%f1664;
	// inline asm
	add.f32 	%f1730, %f1725, 0f00000000;
	ex2.approx.f32 	%f1731, %f1730;
	mul.f32 	%f1732, %f1663, %f1731;
	setp.lt.f32	%p221, %f1723, 0fC2D20000;
	selp.f32	%f1733, 0f00000000, %f1732, %p221;
	setp.gt.f32	%p222, %f1723, 0f42D20000;
	selp.f32	%f2139, 0f7F800000, %f1733, %p222;
	setp.eq.f32	%p223, %f2139, 0f7F800000;
	@%p223 bra 	BB18_170;

	fma.rn.f32 	%f2139, %f2139, %f346, %f2139;

BB18_170:
	mov.b32 	 %r194, %f2139;
	xor.b32  	%r195, %r194, -2147483648;
	mov.b32 	 %f1734, %r195;
	selp.f32	%f350, %f1734, %f2139, %p3;
	mov.f32 	%f2141, %f350;
	bra.uni 	BB18_172;

BB18_171:
	setp.eq.f32	%p224, %f297, 0fBF800000;
	setp.gt.f32	%p225, %f343, 0f3F800000;
	selp.f32	%f1736, 0f7F800000, 0f00000000, %p225;
	selp.f32	%f351, 0f3F800000, %f1736, %p224;
	mov.f32 	%f2141, %f351;

BB18_172:
	mov.f32 	%f352, %f2141;
	mul.f32 	%f1740, %f352, 0fBF000000;
	mul.f32 	%f1741, %f1740, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1742, %f1741;
	fma.rn.f32 	%f1744, %f1742, %f1650, %f1740;
	fma.rn.f32 	%f1746, %f1742, %f1652, %f1744;
	mul.f32 	%f1739, %f1746, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1738,%f1739;
	// inline asm
	add.f32 	%f1747, %f1742, 0f00000000;
	ex2.approx.f32 	%f1748, %f1747;
	mul.f32 	%f1749, %f1738, %f1748;
	setp.lt.f32	%p226, %f1740, 0fC2D20000;
	selp.f32	%f1750, 0f00000000, %f1749, %p226;
	setp.gt.f32	%p227, %f1740, 0f42D20000;
	selp.f32	%f353, 0f7F800000, %f1750, %p227;
	sub.f32 	%f1751, %f342, %f353;
	mul.f32 	%f1752, %f298, %f1751;
	mul.f32 	%f1753, %f1752, %f331;
	st.local.f32 	[%rd67], %f1753;
	add.f32 	%f1754, %f318, 0f3F800000;
	sub.f32 	%f1755, %f1754, %f2127;
	div.rn.f32 	%f354, %f1755, %f285;
	setp.neu.f32	%p228, %f354, 0f3F800000;
	@%p228 bra 	BB18_174;

	mov.f32 	%f2143, 0f3F800000;
	bra.uni 	BB18_189;

BB18_174:
	abs.f32 	%f355, %f354;
	setp.gtu.f32	%p229, %f355, 0f7F800000;
	@%p229 bra 	BB18_188;

	abs.f32 	%f356, %f1439;
	setp.gtu.f32	%p230, %f356, 0f7F800000;
	@%p230 bra 	BB18_188;

	setp.eq.f32	%p231, %f356, 0f7F800000;
	@%p231 bra 	BB18_187;

	setp.eq.f32	%p232, %f355, 0f7F800000;
	@%p232 bra 	BB18_186;

	setp.eq.f32	%p233, %f354, 0f00000000;
	@%p233 bra 	BB18_185;

	setp.geu.f32	%p234, %f354, 0f00000000;
	@%p234 bra 	BB18_182;

	cvt.rzi.f32.f32	%f1758, %f1439;
	setp.eq.f32	%p235, %f1758, 0f40000000;
	@%p235 bra 	BB18_182;

	mov.f32 	%f2143, 0f7FFFFFFF;
	bra.uni 	BB18_189;

BB18_182:
	setp.lt.f32	%p236, %f355, 0f00800000;
	selp.f32	%f1763, 0fC3170000, 0fC2FE0000, %p236;
	mul.f32 	%f1764, %f355, 0f4B800000;
	selp.f32	%f1765, %f1764, %f355, %p236;
	mov.b32 	 %r196, %f1765;
	and.b32  	%r197, %r196, 8388607;
	or.b32  	%r198, %r197, 1065353216;
	mov.b32 	 %f1766, %r198;
	shr.u32 	%r199, %r196, 23;
	cvt.rn.f32.u32	%f1767, %r199;
	add.f32 	%f1768, %f1763, %f1767;
	setp.gt.f32	%p237, %f1766, 0f3FB504F3;
	mul.f32 	%f1769, %f1766, 0f3F000000;
	add.f32 	%f1770, %f1768, 0f3F800000;
	selp.f32	%f1771, %f1769, %f1766, %p237;
	selp.f32	%f1772, %f1770, %f1768, %p237;
	add.f32 	%f1773, %f1771, 0fBF800000;
	add.f32 	%f1760, %f1771, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1759,%f1760;
	// inline asm
	add.f32 	%f1774, %f1773, %f1773;
	mul.f32 	%f1775, %f1774, %f1759;
	mul.f32 	%f1776, %f1775, %f1775;
	mov.f32 	%f1777, 0f3C4CAF63;
	mov.f32 	%f1778, 0f3B18F0FE;
	fma.rn.f32 	%f1779, %f1778, %f1776, %f1777;
	mov.f32 	%f1780, 0f3DAAAABD;
	fma.rn.f32 	%f1781, %f1779, %f1776, %f1780;
	mul.rn.f32 	%f1782, %f1781, %f1776;
	mul.rn.f32 	%f1783, %f1782, %f1775;
	sub.f32 	%f1784, %f1773, %f1775;
	add.f32 	%f1785, %f1784, %f1784;
	neg.f32 	%f1786, %f1775;
	fma.rn.f32 	%f1787, %f1786, %f1773, %f1785;
	mul.rn.f32 	%f1788, %f1759, %f1787;
	add.f32 	%f1789, %f1775, %f1783;
	sub.f32 	%f1790, %f1775, %f1789;
	add.f32 	%f1791, %f1790, %f1783;
	add.f32 	%f1792, %f1791, %f1788;
	add.f32 	%f1793, %f1789, %f1792;
	sub.f32 	%f1794, %f1789, %f1793;
	add.f32 	%f1795, %f1794, %f1792;
	mov.f32 	%f1796, 0f3F317200;
	mul.rn.f32 	%f1797, %f1772, %f1796;
	mov.f32 	%f1798, 0f35BFBE8E;
	mul.rn.f32 	%f1799, %f1772, %f1798;
	add.f32 	%f1800, %f1797, %f1793;
	sub.f32 	%f1801, %f1797, %f1800;
	add.f32 	%f1802, %f1801, %f1793;
	add.f32 	%f1803, %f1802, %f1795;
	add.f32 	%f1804, %f1803, %f1799;
	add.f32 	%f1805, %f1800, %f1804;
	sub.f32 	%f1806, %f1800, %f1805;
	add.f32 	%f1807, %f1806, %f1804;
	setp.gt.f32	%p238, %f356, 0f77F684DF;
	selp.f32	%f1808, 0f39800000, 0f40000000, %p238;
	mul.rn.f32 	%f1809, %f1808, %f1805;
	neg.f32 	%f1810, %f1809;
	fma.rn.f32 	%f1811, %f1808, %f1805, %f1810;
	fma.rn.f32 	%f1812, %f1808, %f1807, %f1811;
	mov.f32 	%f1813, 0f00000000;
	fma.rn.f32 	%f1814, %f1813, %f1805, %f1812;
	add.rn.f32 	%f1815, %f1809, %f1814;
	neg.f32 	%f1816, %f1815;
	add.rn.f32 	%f1817, %f1809, %f1816;
	add.rn.f32 	%f1818, %f1817, %f1814;
	mov.b32 	 %r200, %f1815;
	setp.eq.s32	%p239, %r200, 1118925336;
	add.s32 	%r201, %r200, -1;
	mov.b32 	 %f1819, %r201;
	add.f32 	%f1820, %f1818, 0f37000000;
	selp.f32	%f357, %f1820, %f1818, %p239;
	selp.f32	%f1821, %f1819, %f1815, %p239;
	mul.f32 	%f1822, %f1821, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1823, %f1822;
	fma.rn.f32 	%f1825, %f1823, %f1650, %f1821;
	fma.rn.f32 	%f1827, %f1823, %f1652, %f1825;
	mul.f32 	%f1762, %f1827, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1761,%f1762;
	// inline asm
	add.f32 	%f1828, %f1823, 0f00000000;
	ex2.approx.f32 	%f1829, %f1828;
	mul.f32 	%f1830, %f1761, %f1829;
	setp.lt.f32	%p240, %f1821, 0fC2D20000;
	selp.f32	%f1831, 0f00000000, %f1830, %p240;
	setp.gt.f32	%p241, %f1821, 0f42D20000;
	selp.f32	%f2142, 0f7F800000, %f1831, %p241;
	setp.eq.f32	%p242, %f2142, 0f7F800000;
	@%p242 bra 	BB18_184;

	fma.rn.f32 	%f2142, %f2142, %f357, %f2142;

BB18_184:
	setp.lt.f32	%p244, %f354, 0f00000000;
	and.pred  	%p245, %p244, %p177;
	mov.b32 	 %r202, %f2142;
	xor.b32  	%r203, %r202, -2147483648;
	mov.b32 	 %f1832, %r203;
	selp.f32	%f2143, %f1832, %f2142, %p245;
	bra.uni 	BB18_189;

BB18_185:
	add.f32 	%f1834, %f354, %f354;
	selp.f32	%f2143, %f1834, 0f00000000, %p177;
	bra.uni 	BB18_189;

BB18_186:
	setp.lt.f32	%p248, %f354, 0f00000000;
	and.pred  	%p249, %p248, %p177;
	selp.f32	%f2143, 0fFF800000, 0f7F800000, %p249;
	bra.uni 	BB18_189;

BB18_187:
	setp.gt.f32	%p250, %f355, 0f3F800000;
	selp.f32	%f1835, 0f7F800000, 0f00000000, %p250;
	setp.eq.f32	%p251, %f354, 0fBF800000;
	selp.f32	%f2143, 0f3F800000, %f1835, %p251;
	bra.uni 	BB18_189;

BB18_188:
	add.f32 	%f2143, %f354, 0f40000000;

BB18_189:
	mul.f32 	%f1839, %f2143, 0fBF000000;
	mul.f32 	%f1840, %f1839, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1841, %f1840;
	fma.rn.f32 	%f1843, %f1841, %f1650, %f1839;
	fma.rn.f32 	%f1845, %f1841, %f1652, %f1843;
	mul.f32 	%f1838, %f1845, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1837,%f1838;
	// inline asm
	add.f32 	%f1846, %f1841, 0f00000000;
	ex2.approx.f32 	%f1847, %f1846;
	mul.f32 	%f1848, %f1837, %f1847;
	setp.lt.f32	%p252, %f1839, 0fC2D20000;
	selp.f32	%f1849, 0f00000000, %f1848, %p252;
	setp.gt.f32	%p253, %f1839, 0f42D20000;
	selp.f32	%f367, 0f7F800000, %f1849, %p253;
	div.rn.f32 	%f368, %f319, %f285;
	setp.neu.f32	%p254, %f368, 0f3F800000;
	@%p254 bra 	BB18_191;

	mov.f32 	%f2145, %f1431;
	bra.uni 	BB18_206;

BB18_191:
	abs.f32 	%f369, %f368;
	setp.gtu.f32	%p255, %f369, 0f7F800000;
	@%p255 bra 	BB18_205;

	abs.f32 	%f370, %f1439;
	setp.gtu.f32	%p256, %f370, 0f7F800000;
	@%p256 bra 	BB18_205;

	setp.eq.f32	%p257, %f370, 0f7F800000;
	@%p257 bra 	BB18_204;

	setp.eq.f32	%p258, %f369, 0f7F800000;
	@%p258 bra 	BB18_203;

	setp.eq.f32	%p259, %f368, 0f00000000;
	@%p259 bra 	BB18_202;

	setp.geu.f32	%p260, %f368, 0f00000000;
	@%p260 bra 	BB18_199;

	cvt.rzi.f32.f32	%f1852, %f1439;
	setp.eq.f32	%p261, %f1852, 0f40000000;
	@%p261 bra 	BB18_199;

	mov.f32 	%f1927, 0f7FFFFFFF;
	mov.f32 	%f2145, %f1927;
	bra.uni 	BB18_206;

BB18_199:
	setp.lt.f32	%p262, %f369, 0f00800000;
	selp.f32	%f1857, 0fC3170000, 0fC2FE0000, %p262;
	mul.f32 	%f1858, %f369, 0f4B800000;
	selp.f32	%f1859, %f1858, %f369, %p262;
	mov.b32 	 %r204, %f1859;
	and.b32  	%r205, %r204, 8388607;
	or.b32  	%r206, %r205, 1065353216;
	mov.b32 	 %f1860, %r206;
	shr.u32 	%r207, %r204, 23;
	cvt.rn.f32.u32	%f1861, %r207;
	add.f32 	%f1862, %f1857, %f1861;
	setp.gt.f32	%p263, %f1860, 0f3FB504F3;
	mul.f32 	%f1863, %f1860, 0f3F000000;
	add.f32 	%f1864, %f1862, 0f3F800000;
	selp.f32	%f1865, %f1863, %f1860, %p263;
	selp.f32	%f1866, %f1864, %f1862, %p263;
	add.f32 	%f1867, %f1865, 0fBF800000;
	add.f32 	%f1854, %f1865, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1853,%f1854;
	// inline asm
	add.f32 	%f1868, %f1867, %f1867;
	mul.f32 	%f1869, %f1868, %f1853;
	mul.f32 	%f1870, %f1869, %f1869;
	mov.f32 	%f1871, 0f3C4CAF63;
	mov.f32 	%f1872, 0f3B18F0FE;
	fma.rn.f32 	%f1873, %f1872, %f1870, %f1871;
	mov.f32 	%f1874, 0f3DAAAABD;
	fma.rn.f32 	%f1875, %f1873, %f1870, %f1874;
	mul.rn.f32 	%f1876, %f1875, %f1870;
	mul.rn.f32 	%f1877, %f1876, %f1869;
	sub.f32 	%f1878, %f1867, %f1869;
	add.f32 	%f1879, %f1878, %f1878;
	neg.f32 	%f1880, %f1869;
	fma.rn.f32 	%f1881, %f1880, %f1867, %f1879;
	mul.rn.f32 	%f1882, %f1853, %f1881;
	add.f32 	%f1883, %f1869, %f1877;
	sub.f32 	%f1884, %f1869, %f1883;
	add.f32 	%f1885, %f1884, %f1877;
	add.f32 	%f1886, %f1885, %f1882;
	add.f32 	%f1887, %f1883, %f1886;
	sub.f32 	%f1888, %f1883, %f1887;
	add.f32 	%f1889, %f1888, %f1886;
	mov.f32 	%f1890, 0f3F317200;
	mul.rn.f32 	%f1891, %f1866, %f1890;
	mov.f32 	%f1892, 0f35BFBE8E;
	mul.rn.f32 	%f1893, %f1866, %f1892;
	add.f32 	%f1894, %f1891, %f1887;
	sub.f32 	%f1895, %f1891, %f1894;
	add.f32 	%f1896, %f1895, %f1887;
	add.f32 	%f1897, %f1896, %f1889;
	add.f32 	%f1898, %f1897, %f1893;
	add.f32 	%f1899, %f1894, %f1898;
	sub.f32 	%f1900, %f1894, %f1899;
	add.f32 	%f1901, %f1900, %f1898;
	setp.gt.f32	%p264, %f370, 0f77F684DF;
	selp.f32	%f1902, 0f39800000, 0f40000000, %p264;
	mul.rn.f32 	%f1903, %f1902, %f1899;
	neg.f32 	%f1904, %f1903;
	fma.rn.f32 	%f1905, %f1902, %f1899, %f1904;
	fma.rn.f32 	%f1906, %f1902, %f1901, %f1905;
	mov.f32 	%f1907, 0f00000000;
	fma.rn.f32 	%f1908, %f1907, %f1899, %f1906;
	add.rn.f32 	%f1909, %f1903, %f1908;
	neg.f32 	%f1910, %f1909;
	add.rn.f32 	%f1911, %f1903, %f1910;
	add.rn.f32 	%f1912, %f1911, %f1908;
	mov.b32 	 %r208, %f1909;
	setp.eq.s32	%p265, %r208, 1118925336;
	add.s32 	%r209, %r208, -1;
	mov.b32 	 %f1913, %r209;
	add.f32 	%f1914, %f1912, 0f37000000;
	selp.f32	%f371, %f1914, %f1912, %p265;
	selp.f32	%f1915, %f1913, %f1909, %p265;
	mul.f32 	%f1916, %f1915, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1917, %f1916;
	fma.rn.f32 	%f1919, %f1917, %f1650, %f1915;
	fma.rn.f32 	%f1921, %f1917, %f1652, %f1919;
	mul.f32 	%f1856, %f1921, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1855,%f1856;
	// inline asm
	add.f32 	%f1922, %f1917, 0f00000000;
	ex2.approx.f32 	%f1923, %f1922;
	mul.f32 	%f1924, %f1855, %f1923;
	setp.lt.f32	%p266, %f1915, 0fC2D20000;
	selp.f32	%f1925, 0f00000000, %f1924, %p266;
	setp.gt.f32	%p267, %f1915, 0f42D20000;
	selp.f32	%f2144, 0f7F800000, %f1925, %p267;
	setp.eq.f32	%p268, %f2144, 0f7F800000;
	@%p268 bra 	BB18_201;

	fma.rn.f32 	%f2144, %f2144, %f371, %f2144;

BB18_201:
	setp.lt.f32	%p270, %f368, 0f00000000;
	and.pred  	%p271, %p270, %p177;
	mov.b32 	 %r210, %f2144;
	xor.b32  	%r211, %r210, -2147483648;
	mov.b32 	 %f1926, %r211;
	selp.f32	%f375, %f1926, %f2144, %p271;
	mov.f32 	%f2145, %f375;
	bra.uni 	BB18_206;

BB18_202:
	add.f32 	%f1928, %f368, %f368;
	selp.f32	%f376, %f1928, 0f00000000, %p177;
	mov.f32 	%f2145, %f376;
	bra.uni 	BB18_206;

BB18_203:
	setp.lt.f32	%p274, %f368, 0f00000000;
	and.pred  	%p275, %p274, %p177;
	selp.f32	%f377, 0fFF800000, 0f7F800000, %p275;
	mov.f32 	%f2145, %f377;
	bra.uni 	BB18_206;

BB18_204:
	setp.gt.f32	%p276, %f369, 0f3F800000;
	selp.f32	%f1929, 0f7F800000, 0f00000000, %p276;
	setp.eq.f32	%p277, %f368, 0fBF800000;
	selp.f32	%f378, 0f3F800000, %f1929, %p277;
	mov.f32 	%f2145, %f378;
	bra.uni 	BB18_206;

BB18_205:
	add.f32 	%f379, %f368, 0f40000000;
	mov.f32 	%f2145, %f379;

BB18_206:
	mov.f32 	%f380, %f2145;
	mul.f32 	%f1933, %f380, 0fBF000000;
	mul.f32 	%f1934, %f1933, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1935, %f1934;
	fma.rn.f32 	%f1937, %f1935, %f1650, %f1933;
	fma.rn.f32 	%f1939, %f1935, %f1652, %f1937;
	mul.f32 	%f1932, %f1939, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1931,%f1932;
	// inline asm
	add.f32 	%f1940, %f1935, 0f00000000;
	ex2.approx.f32 	%f1941, %f1940;
	mul.f32 	%f1942, %f1931, %f1941;
	setp.lt.f32	%p278, %f1933, 0fC2D20000;
	selp.f32	%f1943, 0f00000000, %f1942, %p278;
	setp.gt.f32	%p279, %f1933, 0f42D20000;
	selp.f32	%f1944, 0f7F800000, %f1943, %p279;
	sub.f32 	%f1945, %f367, %f1944;
	mul.f32 	%f1946, %f299, %f1945;
	mul.f32 	%f1947, %f1946, %f317;
	st.local.f32 	[%rd67+4], %f1947;
	mul.f32 	%f1948, %f353, %f286;
	mul.f32 	%f1949, %f342, %f287;
	sub.f32 	%f1950, %f1949, %f1948;
	mul.f32 	%f1951, %f300, %f1950;
	mul.f32 	%f1952, %f1951, %f331;
	mul.f32 	%f1953, %f1944, %f319;
	mul.f32 	%f1954, %f367, %f320;
	sub.f32 	%f1955, %f1954, %f1953;
	mul.f32 	%f1956, %f301, %f1955;
	mul.f32 	%f1957, %f1956, %f317;
	mul.f32 	%f1958, %f1957, %f303;
	fma.rn.f32 	%f1959, %f1952, %f302, %f1958;
	st.local.f32 	[%rd67+16], %f1959;
	mul.f32 	%f1960, %f2128, %f317;
	fma.rn.f32 	%f381, %f1960, %f331, %f2129;
	mad.lo.s32 	%r213, %r28, %r62, %r274;
	cvt.s64.s32	%rd88, %r213;
	add.s64 	%rd89, %rd88, %rd6;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	mul.f32 	%f1961, %f317, %f331;
	st.local.f32 	[%rd67+8], %f1961;
	mov.u32 	%r214, 1065353216;
	st.local.u32 	[%rd67+12], %r214;
	ld.global.f32 	%f382, [%rd91];
	mov.u32 	%r275, 0;

BB18_207:
	setp.gt.s32	%p280, %r275, 4;
	@%p280 bra 	BB18_210;

	mul.wide.s32 	%rd92, %r275, 4;
	add.s64 	%rd149, %rd12, %rd92;
	mul.wide.s32 	%rd93, %r275, 6;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd151, %rd65, %rd94;
	add.s64 	%rd95, %rd67, %rd92;
	ld.local.f32 	%f383, [%rd95];
	add.s32 	%r276, %r275, 1;
	mov.u64 	%rd152, %rd151;
	mov.f32 	%f2146, %f383;

BB18_209:
	mov.f32 	%f384, %f2146;
	mul.f32 	%f1962, %f384, %f383;
	div.rn.f32 	%f1963, %f1962, %f381;
	ld.local.f32 	%f1964, [%rd151];
	add.f32 	%f1965, %f1964, %f1963;
	st.local.f32 	[%rd151], %f1965;
	st.local.f32 	[%rd152], %f1965;
	setp.lt.s32	%p281, %r276, 5;
	@%p281 bra 	BB18_268;

BB18_210:
	add.s32 	%r275, %r275, 1;
	setp.lt.s32	%p282, %r275, 5;
	@%p282 bra 	BB18_207;

	add.f32 	%f385, %f381, %f2131;
	setp.leu.f32	%p283, %f385, 0f00000000;
	@%p283 bra 	BB18_222;

	add.f32 	%f386, %f382, %f2131;
	setp.gt.f32	%p284, %f386, 0f00000000;
	@%p284 bra 	BB18_214;

	neg.f32 	%f1966, %f381;
	sub.f32 	%f2149, %f1966, %f2131;
	bra.uni 	BB18_221;

BB18_214:
	setp.lt.f32	%p285, %f385, 0f7F800000;
	@%p285 bra 	BB18_216;

	lg2.approx.f32 	%f2147, %f385;
	bra.uni 	BB18_217;

BB18_216:
	setp.lt.f32	%p286, %f385, 0f00800000;
	mul.f32 	%f1969, %f385, 0f4B800000;
	selp.f32	%f1970, %f1969, %f385, %p286;
	selp.f32	%f1971, 0fC3170000, 0fC2FE0000, %p286;
	mov.b32 	 %r215, %f1970;
	and.b32  	%r216, %r215, 8388607;
	or.b32  	%r217, %r216, 1065353216;
	mov.b32 	 %f1972, %r217;
	shr.u32 	%r218, %r215, 23;
	cvt.rn.f32.u32	%f1973, %r218;
	add.f32 	%f1974, %f1971, %f1973;
	setp.gt.f32	%p287, %f1972, 0f3FAE147B;
	mul.f32 	%f1975, %f1972, 0f3F000000;
	add.f32 	%f1976, %f1974, 0f3F800000;
	selp.f32	%f1977, %f1975, %f1972, %p287;
	selp.f32	%f1978, %f1976, %f1974, %p287;
	add.f32 	%f1968, %f1977, 0f3F800000;
	add.f32 	%f1979, %f1977, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1967,%f1968;
	// inline asm
	neg.f32 	%f1980, %f1979;
	mul.f32 	%f1981, %f1979, %f1980;
	mul.rn.f32 	%f1982, %f1967, %f1981;
	add.rn.f32 	%f1983, %f1979, %f1982;
	mul.f32 	%f1984, %f1983, %f1983;
	mov.f32 	%f1985, 0f3C4C6A36;
	mov.f32 	%f1986, 0f3B1E94E6;
	fma.rn.f32 	%f1987, %f1986, %f1984, %f1985;
	mov.f32 	%f1988, 0f3DAAAB1A;
	fma.rn.f32 	%f1989, %f1987, %f1984, %f1988;
	mul.f32 	%f1990, %f1989, %f1984;
	fma.rn.f32 	%f1991, %f1990, %f1983, %f1982;
	add.f32 	%f1992, %f1991, %f1979;
	mov.f32 	%f1993, 0f3F317218;
	fma.rn.f32 	%f2147, %f1978, %f1993, %f1992;

BB18_217:
	mul.f32 	%f1994, %f386, %f2147;
	sub.f32 	%f391, %f1994, %f381;
	setp.lt.f32	%p288, %f386, 0f7F800000;
	@%p288 bra 	BB18_219;

	lg2.approx.f32 	%f2148, %f386;
	bra.uni 	BB18_220;

BB18_219:
	setp.lt.f32	%p289, %f386, 0f00800000;
	mul.f32 	%f1997, %f386, 0f4B800000;
	selp.f32	%f1998, %f1997, %f386, %p289;
	selp.f32	%f1999, 0fC3170000, 0fC2FE0000, %p289;
	mov.b32 	 %r219, %f1998;
	and.b32  	%r220, %r219, 8388607;
	or.b32  	%r221, %r220, 1065353216;
	mov.b32 	 %f2000, %r221;
	shr.u32 	%r222, %r219, 23;
	cvt.rn.f32.u32	%f2001, %r222;
	add.f32 	%f2002, %f1999, %f2001;
	setp.gt.f32	%p290, %f2000, 0f3FAE147B;
	mul.f32 	%f2003, %f2000, 0f3F000000;
	add.f32 	%f2004, %f2002, 0f3F800000;
	selp.f32	%f2005, %f2003, %f2000, %p290;
	selp.f32	%f2006, %f2004, %f2002, %p290;
	add.f32 	%f1996, %f2005, 0f3F800000;
	add.f32 	%f2007, %f2005, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1995,%f1996;
	// inline asm
	neg.f32 	%f2008, %f2007;
	mul.f32 	%f2009, %f2007, %f2008;
	mul.rn.f32 	%f2010, %f1995, %f2009;
	add.rn.f32 	%f2011, %f2007, %f2010;
	mul.f32 	%f2012, %f2011, %f2011;
	mov.f32 	%f2013, 0f3C4C6A36;
	mov.f32 	%f2014, 0f3B1E94E6;
	fma.rn.f32 	%f2015, %f2014, %f2012, %f2013;
	mov.f32 	%f2016, 0f3DAAAB1A;
	fma.rn.f32 	%f2017, %f2015, %f2012, %f2016;
	mul.f32 	%f2018, %f2017, %f2012;
	fma.rn.f32 	%f2019, %f2018, %f2011, %f2010;
	add.f32 	%f2020, %f2019, %f2007;
	mov.f32 	%f2021, 0f3F317218;
	fma.rn.f32 	%f2148, %f2006, %f2021, %f2020;

BB18_220:
	mul.f32 	%f2022, %f386, %f2148;
	sub.f32 	%f2023, %f391, %f2022;
	add.f32 	%f2149, %f2023, %f382;

BB18_221:
	add.f32 	%f2150, %f2150, %f2149;

BB18_222:
	add.s32 	%r33, %r28, 1;
	setp.lt.s32	%p291, %r33, %r62;
	mov.u32 	%r273, %r33;
	@%p291 bra 	BB18_134;

	add.s32 	%r274, %r274, 1;
	setp.lt.s32	%p292, %r274, %r62;
	@%p292 bra 	BB18_133;

BB18_224:
	mov.u32 	%r281, 0;

BB18_225:
	mov.u32 	%r35, %r281;
	setp.lt.s32	%p293, %r35, 0;
	@%p293 bra 	BB18_237;

	mul.wide.s32 	%rd96, %r35, 5;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd20, %rd65, %rd97;
	mul.lo.s32 	%r36, %r35, 5;
	mov.u32 	%r277, 0;

BB18_227:
	setp.lt.s32	%p294, %r277, 1;
	@%p294 bra 	BB18_236;

	mul.wide.s32 	%rd98, %r277, 4;
	add.s64 	%rd153, %rd65, %rd98;
	add.s32 	%r38, %r277, -1;
	setp.gt.s32	%p295, %r38, -1;
	@%p295 bra 	BB18_230;

	mov.f32 	%f2152, 0f00000000;
	bra.uni 	BB18_235;

BB18_230:
	mov.u32 	%r278, 0;
	mov.f32 	%f2153, 0f00000000;
	mov.u64 	%rd154, %rd20;

BB18_231:
	.pragma "nounroll";
	mov.f32 	%f400, %f2153;
	mov.u64 	%rd23, %rd154;
	ld.local.f32 	%f2025, [%rd23];
	ld.local.f32 	%f2026, [%rd153];
	fma.rn.f32 	%f2152, %f2026, %f2025, %f400;
	add.s32 	%r226, %r278, 1;
	setp.gt.s32	%p296, %r226, %r38;
	@%p296 bra 	BB18_235;

	ld.local.f32 	%f2027, [%rd23+4];
	ld.local.f32 	%f2028, [%rd153+20];
	fma.rn.f32 	%f2152, %f2028, %f2027, %f2152;
	add.s32 	%r227, %r278, 2;
	setp.gt.s32	%p297, %r227, %r38;
	@%p297 bra 	BB18_235;

	ld.local.f32 	%f2029, [%rd23+8];
	ld.local.f32 	%f2030, [%rd153+40];
	fma.rn.f32 	%f2152, %f2030, %f2029, %f2152;
	add.s32 	%r228, %r278, 3;
	setp.gt.s32	%p298, %r228, %r38;
	@%p298 bra 	BB18_235;

	ld.local.f32 	%f2031, [%rd23+12];
	ld.local.f32 	%f2032, [%rd153+60];
	fma.rn.f32 	%f2153, %f2032, %f2031, %f2152;
	add.s64 	%rd24, %rd23, 16;
	add.s64 	%rd153, %rd153, 80;
	add.s32 	%r278, %r278, 4;
	setp.le.s32	%p299, %r278, %r38;
	mov.u64 	%rd154, %rd24;
	mov.f32 	%f2152, %f2153;
	@%p299 bra 	BB18_231;

BB18_235:
	add.s32 	%r229, %r277, %r36;
	mul.wide.s32 	%rd99, %r229, 4;
	add.s64 	%rd100, %rd65, %rd99;
	ld.local.f32 	%f2034, [%rd100];
	sub.f32 	%f2035, %f2034, %f2152;
	st.local.f32 	[%rd100], %f2035;

BB18_236:
	add.s32 	%r277, %r277, 1;
	setp.le.s32	%p300, %r277, %r35;
	@%p300 bra 	BB18_227;

BB18_237:
	add.s32 	%r281, %r35, 1;
	setp.gt.s32	%p301, %r281, 4;
	@%p301 bra 	BB18_250;

	cvt.s64.s32	%rd102, %r35;
	add.s64 	%rd26, %rd102, 11;
	mul.wide.s32 	%rd103, %r35, 5;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd27, %rd65, %rd104;
	add.s32 	%r43, %r35, -1;
	mul.lo.s32 	%r44, %r35, 5;
	mul.lo.s32 	%r230, %r35, 6;
	mul.wide.s32 	%rd105, %r230, 4;
	add.s64 	%rd28, %rd65, %rd105;
	mov.u64 	%rd155, 0;
	mov.u32 	%r280, %r281;

BB18_239:
	add.s32 	%r231, %r280, %r44;
	mul.wide.s32 	%rd106, %r231, 4;
	add.s64 	%rd30, %rd65, %rd106;
	setp.gt.s32	%p302, %r35, 0;
	@%p302 bra 	BB18_241;

	ld.local.f32 	%f2036, [%rd28];
	rcp.rn.f32 	%f2037, %f2036;
	ld.local.f32 	%f2038, [%rd30];
	mul.f32 	%f2039, %f2037, %f2038;
	st.local.f32 	[%rd30], %f2039;
	bra.uni 	BB18_249;

BB18_241:
	add.s64 	%rd107, %rd26, %rd155;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd156, %rd65, %rd108;
	setp.gt.s32	%p303, %r43, -1;
	@%p303 bra 	BB18_243;

	mov.f32 	%f2155, 0f00000000;
	bra.uni 	BB18_248;

BB18_243:
	mov.u32 	%r282, 0;
	mov.f32 	%f2156, 0f00000000;
	mov.u64 	%rd157, %rd27;

BB18_244:
	.pragma "nounroll";
	mov.f32 	%f406, %f2156;
	mov.u64 	%rd33, %rd157;
	ld.local.f32 	%f2041, [%rd33];
	ld.local.f32 	%f2042, [%rd156+-40];
	fma.rn.f32 	%f2155, %f2042, %f2041, %f406;
	add.s32 	%r233, %r282, 1;
	setp.gt.s32	%p304, %r233, %r43;
	@%p304 bra 	BB18_248;

	ld.local.f32 	%f2043, [%rd33+4];
	ld.local.f32 	%f2044, [%rd156+-20];
	fma.rn.f32 	%f2155, %f2044, %f2043, %f2155;
	add.s32 	%r234, %r282, 2;
	setp.gt.s32	%p305, %r234, %r43;
	@%p305 bra 	BB18_248;

	ld.local.f32 	%f2045, [%rd33+8];
	ld.local.f32 	%f2046, [%rd156];
	fma.rn.f32 	%f2155, %f2046, %f2045, %f2155;
	add.s32 	%r235, %r282, 3;
	setp.gt.s32	%p306, %r235, %r43;
	@%p306 bra 	BB18_248;

	ld.local.f32 	%f2047, [%rd33+12];
	ld.local.f32 	%f2048, [%rd156+20];
	fma.rn.f32 	%f2156, %f2048, %f2047, %f2155;
	add.s64 	%rd34, %rd33, 16;
	add.s64 	%rd156, %rd156, 80;
	add.s32 	%r282, %r282, 4;
	setp.le.s32	%p307, %r282, %r43;
	mov.u64 	%rd157, %rd34;
	mov.f32 	%f2155, %f2156;
	@%p307 bra 	BB18_244;

BB18_248:
	ld.local.f32 	%f2050, [%rd28];
	rcp.rn.f32 	%f2051, %f2050;
	ld.local.f32 	%f2052, [%rd30];
	sub.f32 	%f2053, %f2052, %f2155;
	mul.f32 	%f2054, %f2051, %f2053;
	st.local.f32 	[%rd30], %f2054;

BB18_249:
	add.s32 	%r280, %r280, 1;
	setp.lt.s32	%p308, %r280, 5;
	add.s64 	%rd155, %rd155, 1;
	@%p308 bra 	BB18_239;

BB18_250:
	setp.lt.s32	%p309, %r281, 5;
	@%p309 bra 	BB18_225;

	ld.local.f32 	%f412, [%rd65+96];
	mov.u32 	%r283, 0;

BB18_252:
	mul.wide.s32 	%rd110, %r283, 5;
	add.s64 	%rd37, %rd110, 4;
	setp.eq.s32	%p310, %r283, 0;
	selp.f32	%f2055, 0f3F800000, 0f00000000, %p310;
	st.local.f32 	[%rd64], %f2055;
	mov.u32 	%r284, 1;
	mov.u64 	%rd158, 0;

BB18_253:
	shl.b64 	%rd111, %rd158, 2;
	add.s64 	%rd112, %rd111, %rd65;
	add.s64 	%rd159, %rd112, 44;
	add.s32 	%r238, %r284, -1;
	setp.gt.s32	%p311, %r238, -1;
	@%p311 bra 	BB18_255;

	mov.f32 	%f2158, 0f00000000;
	bra.uni 	BB18_260;

BB18_255:
	mov.u32 	%r285, 0;
	mov.f32 	%f2159, 0f00000000;
	mov.u64 	%rd160, %rd64;

BB18_256:
	.pragma "nounroll";
	mov.f32 	%f413, %f2159;
	mov.u64 	%rd42, %rd160;
	ld.local.f32 	%f2057, [%rd42];
	ld.local.f32 	%f2058, [%rd159+-40];
	fma.rn.f32 	%f2158, %f2058, %f2057, %f413;
	add.s32 	%r241, %r285, 1;
	setp.gt.s32	%p312, %r241, %r238;
	@%p312 bra 	BB18_260;

	ld.local.f32 	%f2059, [%rd42+4];
	ld.local.f32 	%f2060, [%rd159+-20];
	fma.rn.f32 	%f2158, %f2060, %f2059, %f2158;
	add.s32 	%r243, %r285, 2;
	setp.gt.s32	%p313, %r243, %r238;
	@%p313 bra 	BB18_260;

	ld.local.f32 	%f2061, [%rd42+8];
	ld.local.f32 	%f2062, [%rd159];
	fma.rn.f32 	%f2158, %f2062, %f2061, %f2158;
	add.s32 	%r245, %r285, 3;
	setp.gt.s32	%p314, %r245, %r238;
	@%p314 bra 	BB18_260;

	ld.local.f32 	%f2063, [%rd42+12];
	ld.local.f32 	%f2064, [%rd159+20];
	fma.rn.f32 	%f2159, %f2064, %f2063, %f2158;
	add.s64 	%rd43, %rd42, 16;
	add.s64 	%rd159, %rd159, 80;
	add.s32 	%r285, %r285, 4;
	setp.le.s32	%p315, %r285, %r238;
	mov.u64 	%rd160, %rd43;
	mov.f32 	%f2158, %f2159;
	@%p315 bra 	BB18_256;

BB18_260:
	setp.eq.s32	%p316, %r284, %r283;
	selp.f32	%f2066, 0f3F800000, 0f00000000, %p316;
	mul.wide.s32 	%rd113, %r284, 4;
	add.s64 	%rd114, %rd64, %rd113;
	sub.f32 	%f2067, %f2066, %f2158;
	st.local.f32 	[%rd114], %f2067;
	add.s32 	%r284, %r284, 1;
	setp.lt.s32	%p317, %r284, 5;
	add.s64 	%rd158, %rd158, 1;
	@%p317 bra 	BB18_253;

	ld.local.f32 	%f2068, [%rd64+16];
	div.rn.f32 	%f2069, %f2068, %f412;
	mul.lo.s32 	%r54, %r283, 5;
	add.s32 	%r248, %r54, 4;
	mul.wide.s32 	%rd116, %r248, 4;
	add.s64 	%rd117, %rd66, %rd116;
	st.local.f32 	[%rd117], %f2069;
	mov.u32 	%r286, 3;
	mov.u64 	%rd161, 0;

BB18_262:
	mov.u32 	%r55, %r286;
	mul.lo.s64 	%rd118, %rd161, -6;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd120, %rd119, %rd65;
	add.s64 	%rd163, %rd120, 92;
	sub.s64 	%rd121, %rd37, %rd161;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd162, %rd66, %rd122;
	add.s32 	%r287, %r55, 1;
	mov.f32 	%f2160, 0f00000000;
	setp.lt.s32	%p318, %r287, 5;
	@%p318 bra 	BB18_263;
	bra.uni 	BB18_264;

BB18_263:
	ld.local.f32 	%f2072, [%rd162];
	ld.local.f32 	%f2073, [%rd163];
	fma.rn.f32 	%f2160, %f2073, %f2072, %f2160;
	add.s64 	%rd163, %rd163, 20;
	add.s64 	%rd162, %rd162, 4;
	add.s32 	%r287, %r287, 1;
	setp.lt.s32	%p319, %r287, 5;
	@%p319 bra 	BB18_263;

BB18_264:
	mul.lo.s32 	%r249, %r55, 6;
	mul.wide.s32 	%rd123, %r249, 4;
	add.s64 	%rd124, %rd65, %rd123;
	ld.local.f32 	%f2074, [%rd124];
	rcp.rn.f32 	%f2075, %f2074;
	mul.wide.s32 	%rd125, %r55, 4;
	add.s64 	%rd126, %rd64, %rd125;
	ld.local.f32 	%f2076, [%rd126];
	sub.f32 	%f2077, %f2076, %f2160;
	mul.f32 	%f2078, %f2075, %f2077;
	add.s32 	%r250, %r55, %r54;
	mul.wide.s32 	%rd127, %r250, 4;
	add.s64 	%rd128, %rd66, %rd127;
	st.local.f32 	[%rd128], %f2078;
	add.s32 	%r286, %r55, -1;
	add.s64 	%rd161, %rd161, 1;
	setp.gt.s32	%p320, %r55, 0;
	@%p320 bra 	BB18_262;

	add.s32 	%r283, %r283, 1;
	setp.lt.s32	%p321, %r283, 5;
	@%p321 bra 	BB18_252;

	ld.param.u64 	%rd147, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_17];
	ld.param.u64 	%rd146, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_16];
	ld.param.u32 	%r255, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_18];
	ld.param.u64 	%rd145, [_Z25kernel_MLEFit_SCMOSXYNBZ_PKfS0_S0_S0_ffffffffiiiPfS1_S1_i_param_15];
	ld.local.f32 	%f2079, [%rd66];
	ld.local.f32 	%f2080, [%rd66+24];
	ld.local.f32 	%f2081, [%rd66+48];
	ld.local.f32 	%f2082, [%rd66+72];
	ld.local.f32 	%f2083, [%rd66+96];
	cvta.to.global.u64 	%rd129, %rd145;
	mul.wide.s32 	%rd130, %r4, 4;
	add.s64 	%rd131, %rd129, %rd130;
	st.global.f32 	[%rd131], %f2126;
	mul.wide.s32 	%rd132, %r255, 4;
	add.s64 	%rd133, %rd131, %rd132;
	st.global.f32 	[%rd133], %f2127;
	add.s64 	%rd134, %rd133, %rd132;
	st.global.f32 	[%rd134], %f2128;
	add.s64 	%rd135, %rd134, %rd132;
	st.global.f32 	[%rd135], %f2129;
	add.s64 	%rd136, %rd135, %rd132;
	st.global.f32 	[%rd136], %f2130;
	cvta.to.global.u64 	%rd137, %rd146;
	add.s64 	%rd138, %rd137, %rd130;
	st.global.f32 	[%rd138], %f2079;
	add.s64 	%rd139, %rd138, %rd132;
	st.global.f32 	[%rd139], %f2080;
	add.s64 	%rd140, %rd139, %rd132;
	st.global.f32 	[%rd140], %f2081;
	add.s64 	%rd141, %rd140, %rd132;
	st.global.f32 	[%rd141], %f2082;
	add.s64 	%rd142, %rd141, %rd132;
	st.global.f32 	[%rd142], %f2083;
	cvta.to.global.u64 	%rd143, %rd147;
	add.s64 	%rd144, %rd143, %rd130;
	st.global.f32 	[%rd144], %f2150;

BB18_267:
	ret;

BB18_268:
	ld.local.f32 	%f422, [%rd149];
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd152, %rd152, 20;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r276, %r276, 1;
	mov.f32 	%f2146, %f422;
	bra.uni 	BB18_209;
}

.visible .entry _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i(
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_0,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_1,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_2,
	.param .f32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_3,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_4,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_5,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_6,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_7,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_8,
	.param .u64 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_9,
	.param .u32 _Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10
)
{
	.local .align 4 .b8 	__local_depot19[436];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<286>;
	.reg .s16 	%rs<3>;
	.reg .s32 	%r<273>;
	.reg .f32 	%f<1848>;
	.reg .s64 	%rd<176>;


	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd65, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_0];
	ld.param.u64 	%rd66, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_1];
	ld.param.u64 	%rd67, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_2];
	ld.param.f32 	%f1815, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_3];
	ld.param.u32 	%r61, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_4];
	ld.param.u32 	%r62, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_5];
	ld.param.u32 	%r63, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_6];
	ld.param.u32 	%r64, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd65;
	add.u64 	%rd71, %SPL, 0;
	add.u64 	%rd72, %SPL, 100;
	add.u64 	%rd73, %SPL, 244;
	add.u64 	%rd74, %SPL, 388;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r65, %r1, %r2, %r3;
	setp.ge.s32	%p3, %r65, %r64;
	@%p3 bra 	BB19_251;

	mov.u64 	%rd157, 0;

BB19_2:
	add.s64 	%rd76, %rd72, %rd157;
	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd76], %rs1;
	add.s64 	%rd157, %rd157, 1;
	setp.lt.u64	%p4, %rd157, 144;
	@%p4 bra 	BB19_2;

	mov.u64 	%rd158, 0;

BB19_4:
	add.s64 	%rd78, %rd73, %rd158;
	st.local.u8 	[%rd78], %rs1;
	add.s64 	%rd158, %rd158, 1;
	setp.lt.u64	%p5, %rd158, 144;
	@%p5 bra 	BB19_4;

	mad.lo.s32 	%r66, %r2, %r1, %r3;
	mul.lo.s32 	%r67, %r61, %r61;
	mul.lo.s32 	%r68, %r67, %r66;
	cvt.s64.s32	%rd12, %r68;
	mov.f32 	%f1772, 0f00000000;
	setp.gt.s32	%p6, %r61, 0;
	@%p6 bra 	BB19_7;

	mov.f32 	%f1771, %f1772;
	mov.f32 	%f1770, %f1772;
	bra.uni 	BB19_11;

BB19_7:
	mov.f32 	%f1771, %f1772;
	mov.f32 	%f1770, %f1772;
	mov.u32 	%r69, 0;
	mov.u32 	%r244, %r69;

BB19_8:
	cvt.rn.f32.s32	%f4, %r244;
	mov.u32 	%r243, %r69;

BB19_9:
	mov.u32 	%r5, %r243;
	mad.lo.s32 	%r71, %r5, %r61, %r244;
	cvt.s64.s32	%rd79, %r71;
	add.s64 	%rd80, %rd79, %rd12;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.f32 	%f388, [%rd82];
	fma.rn.f32 	%f1772, %f388, %f4, %f1772;
	cvt.rn.f32.s32	%f389, %r5;
	fma.rn.f32 	%f1771, %f388, %f389, %f1771;
	add.f32 	%f1770, %f1770, %f388;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p7, %r6, %r61;
	mov.u32 	%r243, %r6;
	@%p7 bra 	BB19_9;

	add.s32 	%r244, %r244, 1;
	setp.lt.s32	%p8, %r244, %r61;
	@%p8 bra 	BB19_8;

BB19_11:
	div.rn.f32 	%f1805, %f1772, %f1770;
	div.rn.f32 	%f1806, %f1771, %f1770;
	mov.f32 	%f390, 0f3F000000;
	div.rn.f32 	%f391, %f390, %f1815;
	div.rn.f32 	%f16, %f391, %f1815;
	@%p6 bra 	BB19_13;

	mov.f32 	%f1775, 0f00000000;
	mov.f32 	%f1808, 0f51BA43B7;
	bra.uni 	BB19_21;

BB19_13:
	mul.wide.s32 	%rd83, %r68, 4;
	add.s64 	%rd13, %rd1, %rd83;
	mov.f32 	%f1775, 0f00000000;
	mov.u32 	%r72, 0;
	mov.f32 	%f1808, 0f51BA43B7;
	mov.u32 	%r253, %r72;

BB19_14:
	mov.u32 	%r252, %r72;

BB19_15:
	mov.u32 	%r248, %r252;
	mov.u32 	%r9, %r248;
	mov.f32 	%f1774, 0f00000000;
	mov.f32 	%f1773, %f1774;
	mov.u32 	%r251, %r72;

BB19_16:
	mul.lo.s32 	%r79, %r61, %r251;
	mul.wide.s32 	%rd84, %r79, 4;
	add.s64 	%rd159, %rd13, %rd84;
	sub.s32 	%r80, %r251, %r253;
	cvt.rn.f32.s32	%f398, %r80;
	mul.f32 	%f399, %f398, %f398;
	neg.f32 	%f400, %f399;
	mul.f32 	%f23, %f16, %f400;
	mul.f32 	%f401, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f402, %f401;
	mov.f32 	%f403, 0fBF317200;
	fma.rn.f32 	%f404, %f402, %f403, %f23;
	mov.f32 	%f405, 0fB5BFBE8E;
	fma.rn.f32 	%f406, %f402, %f405, %f404;
	mul.f32 	%f24, %f406, 0f3FB8AA3B;
	add.f32 	%f407, %f402, 0f00000000;
	ex2.approx.f32 	%f25, %f407;
	mov.u32 	%r249, %r72;
	mov.u32 	%r250, %r9;

BB19_17:
	mov.u32 	%r11, %r250;
	mov.u32 	%r12, %r249;
	// inline asm
	ex2.approx.ftz.f32 %f408,%f24;
	// inline asm
	cvt.rn.f32.s32	%f412, %r11;
	mul.f32 	%f413, %f412, %f412;
	mul.f32 	%f414, %f408, %f25;
	setp.lt.f32	%p10, %f23, 0fC2D20000;
	selp.f32	%f415, 0f00000000, %f414, %p10;
	setp.gt.f32	%p11, %f23, 0f42D20000;
	selp.f32	%f416, 0f7F800000, %f415, %p11;
	neg.f32 	%f417, %f413;
	mul.f32 	%f418, %f16, %f417;
	mul.f32 	%f419, %f418, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f420, %f419;
	fma.rn.f32 	%f422, %f420, %f403, %f418;
	fma.rn.f32 	%f424, %f420, %f405, %f422;
	mul.f32 	%f411, %f424, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f410,%f411;
	// inline asm
	add.f32 	%f425, %f420, 0f00000000;
	ex2.approx.f32 	%f426, %f425;
	mul.f32 	%f427, %f410, %f426;
	setp.lt.f32	%p12, %f418, 0fC2D20000;
	selp.f32	%f428, 0f00000000, %f427, %p12;
	setp.gt.f32	%p13, %f418, 0f42D20000;
	selp.f32	%f429, 0f7F800000, %f428, %p13;
	mul.f32 	%f430, %f416, %f429;
	ld.global.f32 	%f431, [%rd159];
	fma.rn.f32 	%f1774, %f430, %f431, %f1774;
	add.f32 	%f1773, %f1773, %f430;
	add.s32 	%r13, %r11, -1;
	add.s64 	%rd159, %rd159, 4;
	add.s32 	%r14, %r12, 1;
	setp.lt.s32	%p14, %r14, %r61;
	mov.u32 	%r249, %r14;
	mov.u32 	%r250, %r13;
	@%p14 bra 	BB19_17;

	add.s32 	%r251, %r251, 1;
	setp.lt.s32	%p15, %r251, %r61;
	@%p15 bra 	BB19_16;

	div.rn.f32 	%f432, %f1774, %f1773;
	max.f32 	%f1775, %f1775, %f432;
	min.f32 	%f1808, %f1808, %f432;
	add.s32 	%r252, %r9, 1;
	setp.lt.s32	%p16, %r252, %r61;
	@%p16 bra 	BB19_15;

	add.s32 	%r253, %r253, 1;
	setp.lt.s32	%p17, %r253, %r61;
	@%p17 bra 	BB19_14;

BB19_21:
	sub.f32 	%f434, %f1775, %f1808;
	add.f32 	%f435, %f434, %f434;
	add.f32 	%f436, %f435, %f435;
	mul.f32 	%f437, %f436, 0f40490FD8;
	mul.f32 	%f438, %f437, %f1815;
	mul.f32 	%f439, %f438, %f1815;
	mov.f32 	%f440, 0f00000000;
	max.f32 	%f1807, %f440, %f439;
	setp.lt.s32	%p18, %r63, 1;
	mov.f32 	%f1814, %f1815;
	@%p18 bra 	BB19_114;

	add.u64 	%rd85, %SP, 412;
	cvta.to.local.u64 	%rd17, %rd85;
	cvt.rn.f32.s32	%f442, %r61;
	mul.f32 	%f35, %f442, 0f3F000000;
	cvt.rn.f32.s32	%f36, %r62;
	add.s64 	%rd18, %rd85, 4;
	mov.u32 	%r254, 0;
	cvta.to.global.u64 	%rd86, %rd66;
	cvta.to.global.u64 	%rd94, %rd67;
	mov.f32 	%f1816, %f1815;
	mov.f32 	%f1817, %f1815;

BB19_23:
	@%p6 bra 	BB19_25;

	mov.f32 	%f1804, 0f00000000;
	mov.f32 	%f1803, %f1804;
	mov.f32 	%f1802, %f1804;
	mov.f32 	%f1801, %f1804;
	mov.f32 	%f1800, %f1804;
	mov.f32 	%f1799, %f1804;
	mov.f32 	%f1798, %f1804;
	mov.f32 	%f1797, %f1804;
	mov.f32 	%f1796, %f1804;
	mov.f32 	%f1795, %f1804;
	mov.f32 	%f1794, %f1804;
	mov.f32 	%f1793, %f1804;
	bra.uni 	BB19_113;

BB19_25:
	div.rn.f32 	%f468, %f390, %f1817;
	div.rn.f32 	%f47, %f468, %f1817;
	div.rn.f32 	%f469, %f390, %f1816;
	div.rn.f32 	%f48, %f469, %f1816;
	neg.f32 	%f470, %f1807;
	div.rn.f32 	%f471, %f470, 0f40206C98;
	div.rn.f32 	%f49, %f471, %f1817;
	div.rn.f32 	%f50, %f471, %f1816;
	div.rn.f32 	%f51, %f49, %f1817;
	div.rn.f32 	%f52, %f50, %f1816;
	mov.f32 	%f472, 0fC0000000;
	div.rn.f32 	%f53, %f472, %f1816;
	div.rn.f32 	%f54, %f472, %f1817;
	mul.f32 	%f473, %f1817, %f1817;
	mul.f32 	%f474, %f1817, 0f3F800000;
	mul.f32 	%f475, %f474, %f473;
	div.rn.f32 	%f55, %f471, %f475;
	mul.f32 	%f476, %f1816, %f1816;
	mul.f32 	%f477, %f476, %f476;
	mul.f32 	%f478, %f1816, 0f3F800000;
	mul.f32 	%f479, %f478, %f477;
	div.rn.f32 	%f480, %f1807, 0f40206C98;
	div.rn.f32 	%f56, %f480, %f479;
	mul.f32 	%f481, %f473, %f473;
	mul.f32 	%f482, %f474, %f481;
	div.rn.f32 	%f57, %f480, %f482;
	mul.f32 	%f483, %f478, %f476;
	div.rn.f32 	%f58, %f471, %f483;
	mov.u32 	%r255, 0;
	mov.f32 	%f1804, 0f00000000;
	mov.f32 	%f1803, %f1804;
	mov.f32 	%f1802, %f1804;
	mov.f32 	%f1801, %f1804;
	mov.f32 	%f1800, %f1804;
	mov.f32 	%f1799, %f1804;
	mov.f32 	%f1798, %f1804;
	mov.f32 	%f1797, %f1804;
	mov.f32 	%f1796, %f1804;
	mov.f32 	%f1795, %f1804;
	mov.f32 	%f1794, %f1804;
	mov.f32 	%f1793, %f1804;

BB19_26:
	mov.u32 	%r256, 0;
	cvt.rn.f32.s32	%f74, %r255;
	sub.f32 	%f75, %f74, %f1805;
	add.f32 	%f76, %f75, 0f3F800000;
	mov.f32 	%f484, 0f3F800000;
	sqrt.rn.f32 	%f485, %f47;
	mul.f32 	%f77, %f76, %f485;
	abs.f32 	%f78, %f77;
	mul.f32 	%f80, %f75, %f485;
	abs.f32 	%f81, %f80;
	shl.b32 	%r88, %r66, 1;
	mul.wide.s32 	%rd87, %r88, 4;
	add.s64 	%rd88, %rd86, %rd87;
	ld.global.f32 	%f84, [%rd88+4];
	ld.global.f32 	%f85, [%rd88];
	add.f32 	%f486, %f74, 0f3F800000;
	sub.f32 	%f86, %f486, %f1805;
	div.rn.f32 	%f87, %f86, %f1817;
	cvt.rzi.f32.f32	%f487, %f484;
	add.f32 	%f488, %f487, %f487;
	mov.f32 	%f489, 0f40000000;
	sub.f32 	%f490, %f489, %f488;
	abs.f32 	%f88, %f490;
	div.rn.f32 	%f89, %f75, %f1817;
	mul.f32 	%f491, %f76, 0f3F800000;
	mul.f32 	%f492, %f75, 0f3F800000;
	mul.f32 	%f493, %f76, %f76;
	mul.f32 	%f90, %f491, %f493;
	mul.f32 	%f494, %f75, %f75;
	mul.f32 	%f91, %f492, %f494;

BB19_27:
	setp.ltu.f32	%p20, %f78, 0f3F800000;
	@%p20 bra 	BB19_29;

	setp.ltu.f32	%p21, %f78, 0f407AD445;
	mov.f32 	%f497, 0f3A03BB71;
	mov.f32 	%f498, 0fB7B730FB;
	fma.rn.f32 	%f499, %f498, %f78, %f497;
	mov.f32 	%f500, 0fBBACA3B3;
	fma.rn.f32 	%f501, %f499, %f78, %f500;
	mov.f32 	%f502, 0f3D0A7445;
	fma.rn.f32 	%f503, %f501, %f78, %f502;
	mov.f32 	%f504, 0fBE1B3B75;
	fma.rn.f32 	%f505, %f503, %f78, %f504;
	mov.f32 	%f506, 0fBF6B385A;
	fma.rn.f32 	%f507, %f505, %f78, %f506;
	mov.f32 	%f508, 0fBFD0316E;
	fma.rn.f32 	%f509, %f507, %f78, %f508;
	mov.f32 	%f510, 0fBA031CCE;
	fma.rn.f32 	%f496, %f509, %f78, %f510;
	// inline asm
	ex2.approx.ftz.f32 %f495,%f496;
	// inline asm
	sub.f32 	%f512, %f484, %f495;
	mov.b32 	 %r89, %f512;
	selp.b32	%r90, %r89, 1065353216, %p21;
	mov.b32 	 %r91, %f77;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r90, %r92;
	mov.b32 	 %f1779, %r93;
	bra.uni 	BB19_30;

BB19_29:
	mul.f32 	%f1768, %f77, %f77;
	mov.f32 	%f513, 0f3BA0C9F8;
	mov.f32 	%f514, 0fBA1268FB;
	fma.rn.f32 	%f515, %f514, %f1768, %f513;
	mov.f32 	%f516, 0fBCDABFD4;
	fma.rn.f32 	%f517, %f515, %f1768, %f516;
	mov.f32 	%f518, 0f3DE70331;
	fma.rn.f32 	%f519, %f517, %f1768, %f518;
	mov.f32 	%f520, 0fBEC09330;
	fma.rn.f32 	%f521, %f519, %f1768, %f520;
	mov.f32 	%f522, 0f3F906EBA;
	fma.rn.f32 	%f523, %f521, %f1768, %f522;
	mul.f32 	%f1779, %f523, %f77;

BB19_30:
	setp.ltu.f32	%p22, %f81, 0f3F800000;
	@%p22 bra 	BB19_32;

	setp.ltu.f32	%p23, %f81, 0f407AD445;
	mov.f32 	%f526, 0f3A03BB71;
	mov.f32 	%f527, 0fB7B730FB;
	fma.rn.f32 	%f528, %f527, %f81, %f526;
	mov.f32 	%f529, 0fBBACA3B3;
	fma.rn.f32 	%f530, %f528, %f81, %f529;
	mov.f32 	%f531, 0f3D0A7445;
	fma.rn.f32 	%f532, %f530, %f81, %f531;
	mov.f32 	%f533, 0fBE1B3B75;
	fma.rn.f32 	%f534, %f532, %f81, %f533;
	mov.f32 	%f535, 0fBF6B385A;
	fma.rn.f32 	%f536, %f534, %f81, %f535;
	mov.f32 	%f537, 0fBFD0316E;
	fma.rn.f32 	%f538, %f536, %f81, %f537;
	mov.f32 	%f539, 0fBA031CCE;
	fma.rn.f32 	%f525, %f538, %f81, %f539;
	// inline asm
	ex2.approx.ftz.f32 %f524,%f525;
	// inline asm
	sub.f32 	%f541, %f484, %f524;
	mov.b32 	 %r94, %f541;
	selp.b32	%r95, %r94, 1065353216, %p23;
	mov.b32 	 %r96, %f80;
	and.b32  	%r97, %r96, -2147483648;
	or.b32  	%r98, %r95, %r97;
	mov.b32 	 %f1780, %r98;
	bra.uni 	BB19_33;

BB19_32:
	mul.f32 	%f1767, %f80, %f80;
	mov.f32 	%f542, 0f3BA0C9F8;
	mov.f32 	%f543, 0fBA1268FB;
	fma.rn.f32 	%f544, %f543, %f1767, %f542;
	mov.f32 	%f545, 0fBCDABFD4;
	fma.rn.f32 	%f546, %f544, %f1767, %f545;
	mov.f32 	%f547, 0f3DE70331;
	fma.rn.f32 	%f548, %f546, %f1767, %f547;
	mov.f32 	%f549, 0fBEC09330;
	fma.rn.f32 	%f550, %f548, %f1767, %f549;
	mov.f32 	%f551, 0f3F906EBA;
	fma.rn.f32 	%f552, %f550, %f1767, %f551;
	mul.f32 	%f1780, %f552, %f80;

BB19_33:
	sqrt.rn.f32 	%f1764, %f48;
	sub.f32 	%f553, %f1779, %f1780;
	mul.f32 	%f113, %f553, 0f3F000000;
	cvt.rn.f32.s32	%f114, %r256;
	sub.f32 	%f115, %f114, %f1806;
	add.f32 	%f116, %f115, 0f3F800000;
	mul.f32 	%f117, %f116, %f1764;
	abs.f32 	%f118, %f117;
	setp.ltu.f32	%p24, %f118, 0f3F800000;
	@%p24 bra 	BB19_35;

	mov.f32 	%f556, 0f3A03BB71;
	mov.f32 	%f557, 0fB7B730FB;
	fma.rn.f32 	%f558, %f557, %f118, %f556;
	mov.f32 	%f559, 0fBBACA3B3;
	fma.rn.f32 	%f560, %f558, %f118, %f559;
	mov.f32 	%f561, 0f3D0A7445;
	fma.rn.f32 	%f562, %f560, %f118, %f561;
	mov.f32 	%f563, 0fBE1B3B75;
	fma.rn.f32 	%f564, %f562, %f118, %f563;
	mov.f32 	%f565, 0fBF6B385A;
	fma.rn.f32 	%f566, %f564, %f118, %f565;
	mov.f32 	%f567, 0fBFD0316E;
	fma.rn.f32 	%f568, %f566, %f118, %f567;
	mov.f32 	%f569, 0fBA031CCE;
	fma.rn.f32 	%f555, %f568, %f118, %f569;
	// inline asm
	ex2.approx.ftz.f32 %f554,%f555;
	// inline asm
	sub.f32 	%f571, %f484, %f554;
	mov.b32 	 %r99, %f571;
	setp.ltu.f32	%p25, %f118, 0f407AD445;
	selp.b32	%r100, %r99, 1065353216, %p25;
	mov.b32 	 %r101, %f117;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r100, %r102;
	mov.b32 	 %f1781, %r103;
	bra.uni 	BB19_36;

BB19_35:
	mul.f32 	%f572, %f117, %f117;
	mov.f32 	%f573, 0f3BA0C9F8;
	mov.f32 	%f574, 0fBA1268FB;
	fma.rn.f32 	%f575, %f574, %f572, %f573;
	mov.f32 	%f576, 0fBCDABFD4;
	fma.rn.f32 	%f577, %f575, %f572, %f576;
	mov.f32 	%f578, 0f3DE70331;
	fma.rn.f32 	%f579, %f577, %f572, %f578;
	mov.f32 	%f580, 0fBEC09330;
	fma.rn.f32 	%f581, %f579, %f572, %f580;
	mov.f32 	%f582, 0f3F906EBA;
	fma.rn.f32 	%f583, %f581, %f572, %f582;
	mul.f32 	%f1781, %f583, %f117;

BB19_36:
	sqrt.rn.f32 	%f1765, %f48;
	mul.f32 	%f122, %f115, %f1765;
	abs.f32 	%f123, %f122;
	setp.ltu.f32	%p26, %f123, 0f3F800000;
	@%p26 bra 	BB19_38;

	mov.f32 	%f586, 0f3A03BB71;
	mov.f32 	%f587, 0fB7B730FB;
	fma.rn.f32 	%f588, %f587, %f123, %f586;
	mov.f32 	%f589, 0fBBACA3B3;
	fma.rn.f32 	%f590, %f588, %f123, %f589;
	mov.f32 	%f591, 0f3D0A7445;
	fma.rn.f32 	%f592, %f590, %f123, %f591;
	mov.f32 	%f593, 0fBE1B3B75;
	fma.rn.f32 	%f594, %f592, %f123, %f593;
	mov.f32 	%f595, 0fBF6B385A;
	fma.rn.f32 	%f596, %f594, %f123, %f595;
	mov.f32 	%f597, 0fBFD0316E;
	fma.rn.f32 	%f598, %f596, %f123, %f597;
	mov.f32 	%f599, 0fBA031CCE;
	fma.rn.f32 	%f585, %f598, %f123, %f599;
	// inline asm
	ex2.approx.ftz.f32 %f584,%f585;
	// inline asm
	sub.f32 	%f601, %f484, %f584;
	mov.b32 	 %r104, %f601;
	setp.ltu.f32	%p27, %f123, 0f407AD445;
	selp.b32	%r105, %r104, 1065353216, %p27;
	mov.b32 	 %r106, %f122;
	and.b32  	%r107, %r106, -2147483648;
	or.b32  	%r108, %r105, %r107;
	mov.b32 	 %f1782, %r108;
	bra.uni 	BB19_39;

BB19_38:
	mul.f32 	%f602, %f122, %f122;
	mov.f32 	%f603, 0f3BA0C9F8;
	mov.f32 	%f604, 0fBA1268FB;
	fma.rn.f32 	%f605, %f604, %f602, %f603;
	mov.f32 	%f606, 0fBCDABFD4;
	fma.rn.f32 	%f607, %f605, %f602, %f606;
	mov.f32 	%f608, 0f3DE70331;
	fma.rn.f32 	%f609, %f607, %f602, %f608;
	mov.f32 	%f610, 0fBEC09330;
	fma.rn.f32 	%f611, %f609, %f602, %f610;
	mov.f32 	%f612, 0f3F906EBA;
	fma.rn.f32 	%f613, %f611, %f602, %f612;
	mul.f32 	%f1782, %f613, %f122;

BB19_39:
	cvt.rn.f32.s32	%f1766, %r255;
	sub.f32 	%f614, %f1781, %f1782;
	mul.f32 	%f127, %f614, 0f3F000000;
	mul.f32 	%f615, %f1807, %f113;
	fma.rn.f32 	%f128, %f615, %f127, %f1808;
	mad.lo.s32 	%r109, %r256, %r61, %r255;
	cvt.s64.s32	%rd89, %r109;
	add.s64 	%rd90, %rd89, %rd12;
	shl.b64 	%rd92, %rd90, 2;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.f32 	%f129, [%rd93];
	add.f32 	%f616, %f84, %f114;
	fma.rn.f32 	%f617, %f616, %f36, %f85;
	add.f32 	%f618, %f617, %f1766;
	cvt.rzi.s32.f32	%r110, %f618;
	mul.wide.s32 	%rd95, %r110, 4;
	add.s64 	%rd96, %rd94, %rd95;
	ld.global.f32 	%f1818, [%rd96];
	setp.neu.f32	%p28, %f87, 0f3F800000;
	@%p28 bra 	BB19_41;

	mov.f32 	%f1784, 0f3F800000;
	bra.uni 	BB19_52;

BB19_41:
	abs.f32 	%f131, %f87;
	setp.gtu.f32	%p29, %f131, 0f7F800000;
	add.f32 	%f1784, %f87, 0f40000000;
	@%p29 bra 	BB19_52;

	abs.f32 	%f133, %f489;
	setp.gtu.f32	%p30, %f133, 0f7F800000;
	add.f32 	%f1784, %f87, 0f40000000;
	@%p30 bra 	BB19_52;

	setp.eq.f32	%p31, %f133, 0f7F800000;
	@%p31 bra 	BB19_51;

	setp.eq.f32	%p32, %f87, 0f00000000;
	setp.eq.f32	%p33, %f131, 0f7F800000;
	or.pred  	%p34, %p33, %p32;
	setp.eq.f32	%p35, %f88, 0f3F800000;
	setp.lt.f32	%p36, %f87, 0f00000000;
	and.pred  	%p37, %p36, %p35;
	selp.f32	%f620, 0fFF800000, 0f7F800000, %p37;
	add.f32 	%f621, %f87, %f87;
	selp.f32	%f622, %f621, 0f00000000, %p35;
	selp.f32	%f1784, %f620, %f622, %p33;
	@%p34 bra 	BB19_52;

	setp.geu.f32	%p38, %f87, 0f00000000;
	@%p38 bra 	BB19_48;

	cvt.rzi.f32.f32	%f624, %f489;
	setp.eq.f32	%p39, %f624, 0f40000000;
	@%p39 bra 	BB19_48;

	mov.f32 	%f1784, 0f7FFFFFFF;
	bra.uni 	BB19_52;

BB19_48:
	setp.lt.f32	%p40, %f131, 0f00800000;
	selp.f32	%f629, 0fC3170000, 0fC2FE0000, %p40;
	mul.f32 	%f630, %f131, 0f4B800000;
	selp.f32	%f631, %f630, %f131, %p40;
	mov.b32 	 %r111, %f631;
	and.b32  	%r112, %r111, 8388607;
	or.b32  	%r113, %r112, 1065353216;
	mov.b32 	 %f632, %r113;
	shr.u32 	%r114, %r111, 23;
	cvt.rn.f32.u32	%f633, %r114;
	add.f32 	%f634, %f629, %f633;
	setp.gt.f32	%p41, %f632, 0f3FB504F3;
	mul.f32 	%f635, %f632, 0f3F000000;
	add.f32 	%f636, %f634, 0f3F800000;
	selp.f32	%f637, %f635, %f632, %p41;
	selp.f32	%f638, %f636, %f634, %p41;
	add.f32 	%f639, %f637, 0fBF800000;
	add.f32 	%f626, %f637, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f625,%f626;
	// inline asm
	add.f32 	%f640, %f639, %f639;
	mul.f32 	%f641, %f640, %f625;
	mul.f32 	%f642, %f641, %f641;
	mov.f32 	%f643, 0f3C4CAF63;
	mov.f32 	%f644, 0f3B18F0FE;
	fma.rn.f32 	%f645, %f644, %f642, %f643;
	mov.f32 	%f646, 0f3DAAAABD;
	fma.rn.f32 	%f647, %f645, %f642, %f646;
	mul.rn.f32 	%f648, %f647, %f642;
	mul.rn.f32 	%f649, %f648, %f641;
	sub.f32 	%f650, %f639, %f641;
	add.f32 	%f651, %f650, %f650;
	neg.f32 	%f652, %f641;
	fma.rn.f32 	%f653, %f652, %f639, %f651;
	mul.rn.f32 	%f654, %f625, %f653;
	add.f32 	%f655, %f641, %f649;
	sub.f32 	%f656, %f641, %f655;
	add.f32 	%f657, %f656, %f649;
	add.f32 	%f658, %f657, %f654;
	add.f32 	%f659, %f655, %f658;
	sub.f32 	%f660, %f655, %f659;
	add.f32 	%f661, %f660, %f658;
	mov.f32 	%f662, 0f3F317200;
	mul.rn.f32 	%f663, %f638, %f662;
	mov.f32 	%f664, 0f35BFBE8E;
	mul.rn.f32 	%f665, %f638, %f664;
	add.f32 	%f666, %f663, %f659;
	sub.f32 	%f667, %f663, %f666;
	add.f32 	%f668, %f667, %f659;
	add.f32 	%f669, %f668, %f661;
	add.f32 	%f670, %f669, %f665;
	add.f32 	%f671, %f666, %f670;
	sub.f32 	%f672, %f666, %f671;
	add.f32 	%f673, %f672, %f670;
	setp.gt.f32	%p42, %f133, 0f77F684DF;
	selp.f32	%f674, 0f39800000, 0f40000000, %p42;
	mul.rn.f32 	%f675, %f674, %f671;
	neg.f32 	%f676, %f675;
	fma.rn.f32 	%f677, %f674, %f671, %f676;
	fma.rn.f32 	%f678, %f674, %f673, %f677;
	mov.f32 	%f679, 0f00000000;
	fma.rn.f32 	%f680, %f679, %f671, %f678;
	add.rn.f32 	%f681, %f675, %f680;
	neg.f32 	%f682, %f681;
	add.rn.f32 	%f683, %f675, %f682;
	add.rn.f32 	%f684, %f683, %f680;
	mov.b32 	 %r115, %f681;
	setp.eq.s32	%p43, %r115, 1118925336;
	add.s32 	%r116, %r115, -1;
	mov.b32 	 %f685, %r116;
	add.f32 	%f686, %f684, 0f37000000;
	selp.f32	%f136, %f686, %f684, %p43;
	selp.f32	%f687, %f685, %f681, %p43;
	mul.f32 	%f688, %f687, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f689, %f688;
	mov.f32 	%f690, 0fBF317200;
	fma.rn.f32 	%f691, %f689, %f690, %f687;
	mov.f32 	%f692, 0fB5BFBE8E;
	fma.rn.f32 	%f693, %f689, %f692, %f691;
	mul.f32 	%f628, %f693, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f627,%f628;
	// inline asm
	add.f32 	%f694, %f689, 0f00000000;
	ex2.approx.f32 	%f695, %f694;
	mul.f32 	%f696, %f627, %f695;
	setp.lt.f32	%p44, %f687, 0fC2D20000;
	selp.f32	%f697, 0f00000000, %f696, %p44;
	setp.gt.f32	%p45, %f687, 0f42D20000;
	selp.f32	%f1783, 0f7F800000, %f697, %p45;
	setp.eq.f32	%p46, %f1783, 0f7F800000;
	@%p46 bra 	BB19_50;

	fma.rn.f32 	%f1783, %f1783, %f136, %f1783;

BB19_50:
	mov.b32 	 %r117, %f1783;
	xor.b32  	%r118, %r117, -2147483648;
	mov.b32 	 %f698, %r118;
	selp.f32	%f1784, %f698, %f1783, %p37;
	bra.uni 	BB19_52;

BB19_51:
	setp.eq.f32	%p50, %f87, 0fBF800000;
	setp.gt.f32	%p51, %f131, 0f3F800000;
	selp.f32	%f700, 0f7F800000, 0f00000000, %p51;
	selp.f32	%f1784, 0f3F800000, %f700, %p50;

BB19_52:
	mul.f32 	%f704, %f1784, 0fBF000000;
	mul.f32 	%f705, %f704, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f706, %f705;
	mov.f32 	%f707, 0fBF317200;
	fma.rn.f32 	%f708, %f706, %f707, %f704;
	mov.f32 	%f709, 0fB5BFBE8E;
	fma.rn.f32 	%f710, %f706, %f709, %f708;
	mul.f32 	%f703, %f710, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f702,%f703;
	// inline asm
	add.f32 	%f711, %f706, 0f00000000;
	ex2.approx.f32 	%f712, %f711;
	mul.f32 	%f713, %f702, %f712;
	setp.lt.f32	%p52, %f704, 0fC2D20000;
	selp.f32	%f714, 0f00000000, %f713, %p52;
	setp.gt.f32	%p53, %f704, 0f42D20000;
	selp.f32	%f143, 0f7F800000, %f714, %p53;
	setp.neu.f32	%p54, %f89, 0f3F800000;
	@%p54 bra 	BB19_54;

	mov.f32 	%f1786, 0f3F800000;
	bra.uni 	BB19_65;

BB19_54:
	abs.f32 	%f144, %f89;
	setp.gtu.f32	%p55, %f144, 0f7F800000;
	add.f32 	%f1786, %f89, 0f40000000;
	@%p55 bra 	BB19_65;

	abs.f32 	%f146, %f489;
	setp.gtu.f32	%p56, %f146, 0f7F800000;
	add.f32 	%f1786, %f89, 0f40000000;
	@%p56 bra 	BB19_65;

	setp.eq.f32	%p57, %f146, 0f7F800000;
	@%p57 bra 	BB19_64;

	setp.eq.f32	%p58, %f89, 0f00000000;
	setp.eq.f32	%p59, %f144, 0f7F800000;
	or.pred  	%p60, %p59, %p58;
	setp.eq.f32	%p61, %f88, 0f3F800000;
	setp.lt.f32	%p62, %f89, 0f00000000;
	and.pred  	%p63, %p62, %p61;
	selp.f32	%f716, 0fFF800000, 0f7F800000, %p63;
	add.f32 	%f717, %f89, %f89;
	selp.f32	%f718, %f717, 0f00000000, %p61;
	selp.f32	%f1786, %f716, %f718, %p59;
	@%p60 bra 	BB19_65;

	setp.geu.f32	%p64, %f89, 0f00000000;
	@%p64 bra 	BB19_61;

	cvt.rzi.f32.f32	%f720, %f489;
	setp.eq.f32	%p65, %f720, 0f40000000;
	@%p65 bra 	BB19_61;

	mov.f32 	%f1786, 0f7FFFFFFF;
	bra.uni 	BB19_65;

BB19_61:
	setp.lt.f32	%p66, %f144, 0f00800000;
	selp.f32	%f725, 0fC3170000, 0fC2FE0000, %p66;
	mul.f32 	%f726, %f144, 0f4B800000;
	selp.f32	%f727, %f726, %f144, %p66;
	mov.b32 	 %r119, %f727;
	and.b32  	%r120, %r119, 8388607;
	or.b32  	%r121, %r120, 1065353216;
	mov.b32 	 %f728, %r121;
	shr.u32 	%r122, %r119, 23;
	cvt.rn.f32.u32	%f729, %r122;
	add.f32 	%f730, %f725, %f729;
	setp.gt.f32	%p67, %f728, 0f3FB504F3;
	mul.f32 	%f731, %f728, 0f3F000000;
	add.f32 	%f732, %f730, 0f3F800000;
	selp.f32	%f733, %f731, %f728, %p67;
	selp.f32	%f734, %f732, %f730, %p67;
	add.f32 	%f735, %f733, 0fBF800000;
	add.f32 	%f722, %f733, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f721,%f722;
	// inline asm
	add.f32 	%f736, %f735, %f735;
	mul.f32 	%f737, %f736, %f721;
	mul.f32 	%f738, %f737, %f737;
	mov.f32 	%f739, 0f3C4CAF63;
	mov.f32 	%f740, 0f3B18F0FE;
	fma.rn.f32 	%f741, %f740, %f738, %f739;
	mov.f32 	%f742, 0f3DAAAABD;
	fma.rn.f32 	%f743, %f741, %f738, %f742;
	mul.rn.f32 	%f744, %f743, %f738;
	mul.rn.f32 	%f745, %f744, %f737;
	sub.f32 	%f746, %f735, %f737;
	add.f32 	%f747, %f746, %f746;
	neg.f32 	%f748, %f737;
	fma.rn.f32 	%f749, %f748, %f735, %f747;
	mul.rn.f32 	%f750, %f721, %f749;
	add.f32 	%f751, %f737, %f745;
	sub.f32 	%f752, %f737, %f751;
	add.f32 	%f753, %f752, %f745;
	add.f32 	%f754, %f753, %f750;
	add.f32 	%f755, %f751, %f754;
	sub.f32 	%f756, %f751, %f755;
	add.f32 	%f757, %f756, %f754;
	mov.f32 	%f758, 0f3F317200;
	mul.rn.f32 	%f759, %f734, %f758;
	mov.f32 	%f760, 0f35BFBE8E;
	mul.rn.f32 	%f761, %f734, %f760;
	add.f32 	%f762, %f759, %f755;
	sub.f32 	%f763, %f759, %f762;
	add.f32 	%f764, %f763, %f755;
	add.f32 	%f765, %f764, %f757;
	add.f32 	%f766, %f765, %f761;
	add.f32 	%f767, %f762, %f766;
	sub.f32 	%f768, %f762, %f767;
	add.f32 	%f769, %f768, %f766;
	setp.gt.f32	%p68, %f146, 0f77F684DF;
	selp.f32	%f770, 0f39800000, 0f40000000, %p68;
	mul.rn.f32 	%f771, %f770, %f767;
	neg.f32 	%f772, %f771;
	fma.rn.f32 	%f773, %f770, %f767, %f772;
	fma.rn.f32 	%f774, %f770, %f769, %f773;
	mov.f32 	%f775, 0f00000000;
	fma.rn.f32 	%f776, %f775, %f767, %f774;
	add.rn.f32 	%f777, %f771, %f776;
	neg.f32 	%f778, %f777;
	add.rn.f32 	%f779, %f771, %f778;
	add.rn.f32 	%f780, %f779, %f776;
	mov.b32 	 %r123, %f777;
	setp.eq.s32	%p69, %r123, 1118925336;
	add.s32 	%r124, %r123, -1;
	mov.b32 	 %f781, %r124;
	add.f32 	%f782, %f780, 0f37000000;
	selp.f32	%f149, %f782, %f780, %p69;
	selp.f32	%f783, %f781, %f777, %p69;
	mul.f32 	%f784, %f783, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f785, %f784;
	fma.rn.f32 	%f787, %f785, %f707, %f783;
	fma.rn.f32 	%f789, %f785, %f709, %f787;
	mul.f32 	%f724, %f789, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f723,%f724;
	// inline asm
	add.f32 	%f790, %f785, 0f00000000;
	ex2.approx.f32 	%f791, %f790;
	mul.f32 	%f792, %f723, %f791;
	setp.lt.f32	%p70, %f783, 0fC2D20000;
	selp.f32	%f793, 0f00000000, %f792, %p70;
	setp.gt.f32	%p71, %f783, 0f42D20000;
	selp.f32	%f1785, 0f7F800000, %f793, %p71;
	setp.eq.f32	%p72, %f1785, 0f7F800000;
	@%p72 bra 	BB19_63;

	fma.rn.f32 	%f1785, %f1785, %f149, %f1785;

BB19_63:
	mov.b32 	 %r125, %f1785;
	xor.b32  	%r126, %r125, -2147483648;
	mov.b32 	 %f794, %r126;
	selp.f32	%f1786, %f794, %f1785, %p63;
	bra.uni 	BB19_65;

BB19_64:
	setp.eq.f32	%p76, %f89, 0fBF800000;
	setp.gt.f32	%p77, %f144, 0f3F800000;
	selp.f32	%f796, 0f7F800000, 0f00000000, %p77;
	selp.f32	%f1786, 0f3F800000, %f796, %p76;

BB19_65:
	cvt.rn.f32.s32	%f1769, %r256;
	mul.f32 	%f800, %f1786, 0fBF000000;
	mul.f32 	%f801, %f800, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f802, %f801;
	fma.rn.f32 	%f804, %f802, %f707, %f800;
	fma.rn.f32 	%f806, %f802, %f709, %f804;
	mul.f32 	%f799, %f806, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f798,%f799;
	// inline asm
	add.f32 	%f807, %f802, 0f00000000;
	ex2.approx.f32 	%f808, %f807;
	mul.f32 	%f809, %f798, %f808;
	setp.lt.f32	%p78, %f800, 0fC2D20000;
	selp.f32	%f810, 0f00000000, %f809, %p78;
	setp.gt.f32	%p79, %f800, 0f42D20000;
	selp.f32	%f156, 0f7F800000, %f810, %p79;
	sub.f32 	%f811, %f143, %f156;
	mul.f32 	%f812, %f49, %f811;
	mul.f32 	%f157, %f812, %f127;
	mul.f32 	%f813, %f75, %f156;
	mul.f32 	%f814, %f86, %f143;
	sub.f32 	%f815, %f814, %f813;
	mul.f32 	%f816, %f55, %f815;
	mul.f32 	%f158, %f816, %f127;
	add.f32 	%f817, %f1769, 0f3F800000;
	sub.f32 	%f159, %f817, %f1806;
	div.rn.f32 	%f160, %f159, %f1816;
	setp.neu.f32	%p80, %f160, 0f3F800000;
	@%p80 bra 	BB19_67;

	mov.f32 	%f1788, 0f3F800000;
	bra.uni 	BB19_82;

BB19_67:
	abs.f32 	%f161, %f160;
	setp.gtu.f32	%p81, %f161, 0f7F800000;
	@%p81 bra 	BB19_81;

	abs.f32 	%f162, %f489;
	setp.gtu.f32	%p82, %f162, 0f7F800000;
	@%p82 bra 	BB19_81;

	setp.eq.f32	%p83, %f162, 0f7F800000;
	@%p83 bra 	BB19_80;

	setp.eq.f32	%p84, %f161, 0f7F800000;
	@%p84 bra 	BB19_79;

	setp.eq.f32	%p85, %f160, 0f00000000;
	@%p85 bra 	BB19_78;

	setp.geu.f32	%p86, %f160, 0f00000000;
	@%p86 bra 	BB19_75;

	cvt.rzi.f32.f32	%f820, %f489;
	setp.eq.f32	%p87, %f820, 0f40000000;
	@%p87 bra 	BB19_75;

	mov.f32 	%f1788, 0f7FFFFFFF;
	bra.uni 	BB19_82;

BB19_75:
	setp.lt.f32	%p88, %f161, 0f00800000;
	selp.f32	%f825, 0fC3170000, 0fC2FE0000, %p88;
	mul.f32 	%f826, %f161, 0f4B800000;
	selp.f32	%f827, %f826, %f161, %p88;
	mov.b32 	 %r127, %f827;
	and.b32  	%r128, %r127, 8388607;
	or.b32  	%r129, %r128, 1065353216;
	mov.b32 	 %f828, %r129;
	shr.u32 	%r130, %r127, 23;
	cvt.rn.f32.u32	%f829, %r130;
	add.f32 	%f830, %f825, %f829;
	setp.gt.f32	%p89, %f828, 0f3FB504F3;
	mul.f32 	%f831, %f828, 0f3F000000;
	add.f32 	%f832, %f830, 0f3F800000;
	selp.f32	%f833, %f831, %f828, %p89;
	selp.f32	%f834, %f832, %f830, %p89;
	add.f32 	%f835, %f833, 0fBF800000;
	add.f32 	%f822, %f833, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f821,%f822;
	// inline asm
	add.f32 	%f836, %f835, %f835;
	mul.f32 	%f837, %f836, %f821;
	mul.f32 	%f838, %f837, %f837;
	mov.f32 	%f839, 0f3C4CAF63;
	mov.f32 	%f840, 0f3B18F0FE;
	fma.rn.f32 	%f841, %f840, %f838, %f839;
	mov.f32 	%f842, 0f3DAAAABD;
	fma.rn.f32 	%f843, %f841, %f838, %f842;
	mul.rn.f32 	%f844, %f843, %f838;
	mul.rn.f32 	%f845, %f844, %f837;
	sub.f32 	%f846, %f835, %f837;
	add.f32 	%f847, %f846, %f846;
	neg.f32 	%f848, %f837;
	fma.rn.f32 	%f849, %f848, %f835, %f847;
	mul.rn.f32 	%f850, %f821, %f849;
	add.f32 	%f851, %f837, %f845;
	sub.f32 	%f852, %f837, %f851;
	add.f32 	%f853, %f852, %f845;
	add.f32 	%f854, %f853, %f850;
	add.f32 	%f855, %f851, %f854;
	sub.f32 	%f856, %f851, %f855;
	add.f32 	%f857, %f856, %f854;
	mov.f32 	%f858, 0f3F317200;
	mul.rn.f32 	%f859, %f834, %f858;
	mov.f32 	%f860, 0f35BFBE8E;
	mul.rn.f32 	%f861, %f834, %f860;
	add.f32 	%f862, %f859, %f855;
	sub.f32 	%f863, %f859, %f862;
	add.f32 	%f864, %f863, %f855;
	add.f32 	%f865, %f864, %f857;
	add.f32 	%f866, %f865, %f861;
	add.f32 	%f867, %f862, %f866;
	sub.f32 	%f868, %f862, %f867;
	add.f32 	%f869, %f868, %f866;
	setp.gt.f32	%p90, %f162, 0f77F684DF;
	selp.f32	%f870, 0f39800000, 0f40000000, %p90;
	mul.rn.f32 	%f871, %f870, %f867;
	neg.f32 	%f872, %f871;
	fma.rn.f32 	%f873, %f870, %f867, %f872;
	fma.rn.f32 	%f874, %f870, %f869, %f873;
	mov.f32 	%f875, 0f00000000;
	fma.rn.f32 	%f876, %f875, %f867, %f874;
	add.rn.f32 	%f877, %f871, %f876;
	neg.f32 	%f878, %f877;
	add.rn.f32 	%f879, %f871, %f878;
	add.rn.f32 	%f880, %f879, %f876;
	mov.b32 	 %r131, %f877;
	setp.eq.s32	%p91, %r131, 1118925336;
	add.s32 	%r132, %r131, -1;
	mov.b32 	 %f881, %r132;
	add.f32 	%f882, %f880, 0f37000000;
	selp.f32	%f163, %f882, %f880, %p91;
	selp.f32	%f883, %f881, %f877, %p91;
	mul.f32 	%f884, %f883, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f885, %f884;
	fma.rn.f32 	%f887, %f885, %f707, %f883;
	fma.rn.f32 	%f889, %f885, %f709, %f887;
	mul.f32 	%f824, %f889, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f823,%f824;
	// inline asm
	add.f32 	%f890, %f885, 0f00000000;
	ex2.approx.f32 	%f891, %f890;
	mul.f32 	%f892, %f823, %f891;
	setp.lt.f32	%p92, %f883, 0fC2D20000;
	selp.f32	%f893, 0f00000000, %f892, %p92;
	setp.gt.f32	%p93, %f883, 0f42D20000;
	selp.f32	%f1787, 0f7F800000, %f893, %p93;
	setp.eq.f32	%p94, %f1787, 0f7F800000;
	@%p94 bra 	BB19_77;

	fma.rn.f32 	%f1787, %f1787, %f163, %f1787;

BB19_77:
	setp.eq.f32	%p95, %f88, 0f3F800000;
	setp.lt.f32	%p96, %f160, 0f00000000;
	and.pred  	%p97, %p96, %p95;
	mov.b32 	 %r133, %f1787;
	xor.b32  	%r134, %r133, -2147483648;
	mov.b32 	 %f894, %r134;
	selp.f32	%f1788, %f894, %f1787, %p97;
	bra.uni 	BB19_82;

BB19_78:
	setp.eq.f32	%p98, %f88, 0f3F800000;
	add.f32 	%f896, %f160, %f160;
	selp.f32	%f1788, %f896, 0f00000000, %p98;
	bra.uni 	BB19_82;

BB19_79:
	setp.eq.f32	%p99, %f88, 0f3F800000;
	setp.lt.f32	%p100, %f160, 0f00000000;
	and.pred  	%p101, %p100, %p99;
	selp.f32	%f1788, 0fFF800000, 0f7F800000, %p101;
	bra.uni 	BB19_82;

BB19_80:
	setp.gt.f32	%p102, %f161, 0f3F800000;
	selp.f32	%f897, 0f7F800000, 0f00000000, %p102;
	setp.eq.f32	%p103, %f160, 0fBF800000;
	selp.f32	%f1788, 0f3F800000, %f897, %p103;
	bra.uni 	BB19_82;

BB19_81:
	add.f32 	%f1788, %f160, 0f40000000;

BB19_82:
	mul.f32 	%f901, %f1788, 0fBF000000;
	mul.f32 	%f902, %f901, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f903, %f902;
	fma.rn.f32 	%f905, %f903, %f707, %f901;
	fma.rn.f32 	%f907, %f903, %f709, %f905;
	mul.f32 	%f900, %f907, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f899,%f900;
	// inline asm
	add.f32 	%f908, %f903, 0f00000000;
	ex2.approx.f32 	%f909, %f908;
	mul.f32 	%f910, %f899, %f909;
	setp.lt.f32	%p104, %f901, 0fC2D20000;
	selp.f32	%f911, 0f00000000, %f910, %p104;
	setp.gt.f32	%p105, %f901, 0f42D20000;
	selp.f32	%f173, 0f7F800000, %f911, %p105;
	div.rn.f32 	%f174, %f115, %f1816;
	setp.neu.f32	%p106, %f174, 0f3F800000;
	@%p106 bra 	BB19_84;

	mov.f32 	%f1790, %f484;
	bra.uni 	BB19_99;

BB19_84:
	abs.f32 	%f175, %f174;
	setp.gtu.f32	%p107, %f175, 0f7F800000;
	@%p107 bra 	BB19_98;

	abs.f32 	%f176, %f489;
	setp.gtu.f32	%p108, %f176, 0f7F800000;
	@%p108 bra 	BB19_98;

	setp.eq.f32	%p109, %f176, 0f7F800000;
	@%p109 bra 	BB19_97;

	setp.eq.f32	%p110, %f175, 0f7F800000;
	@%p110 bra 	BB19_96;

	setp.eq.f32	%p111, %f174, 0f00000000;
	@%p111 bra 	BB19_95;

	setp.geu.f32	%p112, %f174, 0f00000000;
	@%p112 bra 	BB19_92;

	cvt.rzi.f32.f32	%f914, %f489;
	setp.eq.f32	%p113, %f914, 0f40000000;
	@%p113 bra 	BB19_92;

	mov.f32 	%f989, 0f7FFFFFFF;
	mov.f32 	%f1790, %f989;
	bra.uni 	BB19_99;

BB19_92:
	setp.lt.f32	%p114, %f175, 0f00800000;
	selp.f32	%f919, 0fC3170000, 0fC2FE0000, %p114;
	mul.f32 	%f920, %f175, 0f4B800000;
	selp.f32	%f921, %f920, %f175, %p114;
	mov.b32 	 %r135, %f921;
	and.b32  	%r136, %r135, 8388607;
	or.b32  	%r137, %r136, 1065353216;
	mov.b32 	 %f922, %r137;
	shr.u32 	%r138, %r135, 23;
	cvt.rn.f32.u32	%f923, %r138;
	add.f32 	%f924, %f919, %f923;
	setp.gt.f32	%p115, %f922, 0f3FB504F3;
	mul.f32 	%f925, %f922, 0f3F000000;
	add.f32 	%f926, %f924, 0f3F800000;
	selp.f32	%f927, %f925, %f922, %p115;
	selp.f32	%f928, %f926, %f924, %p115;
	add.f32 	%f929, %f927, 0fBF800000;
	add.f32 	%f916, %f927, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f915,%f916;
	// inline asm
	add.f32 	%f930, %f929, %f929;
	mul.f32 	%f931, %f930, %f915;
	mul.f32 	%f932, %f931, %f931;
	mov.f32 	%f933, 0f3C4CAF63;
	mov.f32 	%f934, 0f3B18F0FE;
	fma.rn.f32 	%f935, %f934, %f932, %f933;
	mov.f32 	%f936, 0f3DAAAABD;
	fma.rn.f32 	%f937, %f935, %f932, %f936;
	mul.rn.f32 	%f938, %f937, %f932;
	mul.rn.f32 	%f939, %f938, %f931;
	sub.f32 	%f940, %f929, %f931;
	add.f32 	%f941, %f940, %f940;
	neg.f32 	%f942, %f931;
	fma.rn.f32 	%f943, %f942, %f929, %f941;
	mul.rn.f32 	%f944, %f915, %f943;
	add.f32 	%f945, %f931, %f939;
	sub.f32 	%f946, %f931, %f945;
	add.f32 	%f947, %f946, %f939;
	add.f32 	%f948, %f947, %f944;
	add.f32 	%f949, %f945, %f948;
	sub.f32 	%f950, %f945, %f949;
	add.f32 	%f951, %f950, %f948;
	mov.f32 	%f952, 0f3F317200;
	mul.rn.f32 	%f953, %f928, %f952;
	mov.f32 	%f954, 0f35BFBE8E;
	mul.rn.f32 	%f955, %f928, %f954;
	add.f32 	%f956, %f953, %f949;
	sub.f32 	%f957, %f953, %f956;
	add.f32 	%f958, %f957, %f949;
	add.f32 	%f959, %f958, %f951;
	add.f32 	%f960, %f959, %f955;
	add.f32 	%f961, %f956, %f960;
	sub.f32 	%f962, %f956, %f961;
	add.f32 	%f963, %f962, %f960;
	setp.gt.f32	%p116, %f176, 0f77F684DF;
	selp.f32	%f964, 0f39800000, 0f40000000, %p116;
	mul.rn.f32 	%f965, %f964, %f961;
	neg.f32 	%f966, %f965;
	fma.rn.f32 	%f967, %f964, %f961, %f966;
	fma.rn.f32 	%f968, %f964, %f963, %f967;
	mov.f32 	%f969, 0f00000000;
	fma.rn.f32 	%f970, %f969, %f961, %f968;
	add.rn.f32 	%f971, %f965, %f970;
	neg.f32 	%f972, %f971;
	add.rn.f32 	%f973, %f965, %f972;
	add.rn.f32 	%f974, %f973, %f970;
	mov.b32 	 %r139, %f971;
	setp.eq.s32	%p117, %r139, 1118925336;
	add.s32 	%r140, %r139, -1;
	mov.b32 	 %f975, %r140;
	add.f32 	%f976, %f974, 0f37000000;
	selp.f32	%f177, %f976, %f974, %p117;
	selp.f32	%f977, %f975, %f971, %p117;
	mul.f32 	%f978, %f977, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f979, %f978;
	fma.rn.f32 	%f981, %f979, %f707, %f977;
	fma.rn.f32 	%f983, %f979, %f709, %f981;
	mul.f32 	%f918, %f983, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f917,%f918;
	// inline asm
	add.f32 	%f984, %f979, 0f00000000;
	ex2.approx.f32 	%f985, %f984;
	mul.f32 	%f986, %f917, %f985;
	setp.lt.f32	%p118, %f977, 0fC2D20000;
	selp.f32	%f987, 0f00000000, %f986, %p118;
	setp.gt.f32	%p119, %f977, 0f42D20000;
	selp.f32	%f1789, 0f7F800000, %f987, %p119;
	setp.eq.f32	%p120, %f1789, 0f7F800000;
	@%p120 bra 	BB19_94;

	fma.rn.f32 	%f1789, %f1789, %f177, %f1789;

BB19_94:
	setp.eq.f32	%p121, %f88, 0f3F800000;
	setp.lt.f32	%p122, %f174, 0f00000000;
	and.pred  	%p123, %p122, %p121;
	mov.b32 	 %r141, %f1789;
	xor.b32  	%r142, %r141, -2147483648;
	mov.b32 	 %f988, %r142;
	selp.f32	%f181, %f988, %f1789, %p123;
	mov.f32 	%f1790, %f181;
	bra.uni 	BB19_99;

BB19_95:
	setp.eq.f32	%p124, %f88, 0f3F800000;
	add.f32 	%f990, %f174, %f174;
	selp.f32	%f182, %f990, 0f00000000, %p124;
	mov.f32 	%f1790, %f182;
	bra.uni 	BB19_99;

BB19_96:
	setp.eq.f32	%p125, %f88, 0f3F800000;
	setp.lt.f32	%p126, %f174, 0f00000000;
	and.pred  	%p127, %p126, %p125;
	selp.f32	%f183, 0fFF800000, 0f7F800000, %p127;
	mov.f32 	%f1790, %f183;
	bra.uni 	BB19_99;

BB19_97:
	setp.gt.f32	%p128, %f175, 0f3F800000;
	selp.f32	%f991, 0f7F800000, 0f00000000, %p128;
	setp.eq.f32	%p129, %f174, 0fBF800000;
	selp.f32	%f184, 0f3F800000, %f991, %p129;
	mov.f32 	%f1790, %f184;
	bra.uni 	BB19_99;

BB19_98:
	add.f32 	%f185, %f174, 0f40000000;
	mov.f32 	%f1790, %f185;

BB19_99:
	mov.f32 	%f186, %f1790;
	mul.f32 	%f995, %f186, 0fBF000000;
	mul.f32 	%f996, %f995, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f997, %f996;
	fma.rn.f32 	%f999, %f997, %f707, %f995;
	fma.rn.f32 	%f1001, %f997, %f709, %f999;
	mul.f32 	%f994, %f1001, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f993,%f994;
	// inline asm
	add.f32 	%f1002, %f997, 0f00000000;
	ex2.approx.f32 	%f1003, %f1002;
	mul.f32 	%f1004, %f993, %f1003;
	setp.lt.f32	%p130, %f995, 0fC2D20000;
	selp.f32	%f1005, 0f00000000, %f1004, %p130;
	setp.gt.f32	%p131, %f995, 0f42D20000;
	selp.f32	%f187, 0f7F800000, %f1005, %p131;
	sub.f32 	%f1006, %f173, %f187;
	mul.f32 	%f1007, %f50, %f1006;
	mul.f32 	%f188, %f1007, %f113;
	setp.eq.s64	%p132, %rd18, 0;
	@%p132 bra 	BB19_101;

	mul.f32 	%f1008, %f159, %f173;
	mul.f32 	%f1009, %f115, %f187;
	sub.f32 	%f1010, %f1008, %f1009;
	mul.f32 	%f1011, %f58, %f1010;
	mul.f32 	%f1778, %f1011, %f113;
	st.local.f32 	[%rd17+4], %f1778;

BB19_101:
	setp.eq.s64	%p133, %rd18, -12;
	mul.f32 	%f1012, %f156, %f75;
	mul.f32 	%f1013, %f143, %f76;
	sub.f32 	%f1014, %f1013, %f1012;
	mul.f32 	%f1015, %f51, %f1014;
	mul.f32 	%f191, %f1015, %f127;
	@%p133 bra 	BB19_103;

	mul.f32 	%f1016, %f54, %f191;
	mul.f32 	%f1017, %f156, %f91;
	mul.f32 	%f1018, %f143, %f90;
	sub.f32 	%f1019, %f1018, %f1017;
	mul.f32 	%f1020, %f57, %f1019;
	mul.f32 	%f1021, %f1020, %f127;
	sub.f32 	%f1777, %f1016, %f1021;
	st.local.f32 	[%rd17+16], %f1777;

BB19_103:
	setp.eq.s64	%p134, %rd18, -16;
	mul.f32 	%f1022, %f187, %f115;
	mul.f32 	%f1023, %f173, %f116;
	sub.f32 	%f1024, %f1023, %f1022;
	mul.f32 	%f1025, %f52, %f1024;
	mul.f32 	%f194, %f1025, %f113;
	@%p134 bra 	BB19_105;

	mul.f32 	%f1026, %f53, %f194;
	mul.f32 	%f1027, %f116, %f116;
	mul.f32 	%f1028, %f116, 0f3F800000;
	mul.f32 	%f1029, %f1028, %f1027;
	mul.f32 	%f1030, %f115, %f115;
	mul.f32 	%f1031, %f115, 0f3F800000;
	mul.f32 	%f1032, %f1031, %f1030;
	mul.f32 	%f1033, %f173, %f1029;
	mul.f32 	%f1034, %f187, %f1032;
	sub.f32 	%f1035, %f1033, %f1034;
	mul.f32 	%f1036, %f56, %f1035;
	mul.f32 	%f1037, %f1036, %f113;
	sub.f32 	%f1776, %f1026, %f1037;
	st.local.f32 	[%rd17+20], %f1776;

BB19_105:
	mul.f32 	%f197, %f113, %f127;
	setp.gt.f32	%p135, %f128, 0f3C23D70A;
	@%p135 bra 	BB19_107;

	mov.f32 	%f1791, 0f00000000;
	bra.uni 	BB19_108;

BB19_107:
	sub.f32 	%f1039, %f129, %f128;
	add.f32 	%f1040, %f128, %f1818;
	div.rn.f32 	%f1791, %f1039, %f1040;

BB19_108:
	@%p135 bra 	BB19_110;

	mov.f32 	%f1792, 0f00000000;
	bra.uni 	BB19_111;

BB19_110:
	add.f32 	%f1042, %f128, %f1818;
	mul.f32 	%f1043, %f1042, %f1042;
	mul.f32 	%f1044, %f1043, 0f3F800000;
	add.f32 	%f1045, %f129, %f1818;
	div.rn.f32 	%f1792, %f1045, %f1044;

BB19_111:
	mov.f32 	%f1046, 0f47C35000;
	min.f32 	%f1047, %f1791, %f1046;
	fma.rn.f32 	%f1804, %f157, %f1047, %f1804;
	mul.f32 	%f1048, %f157, %f157;
	mul.f32 	%f1049, %f1048, 0f3F800000;
	mul.f32 	%f1050, %f158, %f1047;
	min.f32 	%f1051, %f1792, %f1046;
	mul.f32 	%f1052, %f1049, %f1051;
	sub.f32 	%f1053, %f1050, %f1052;
	add.f32 	%f1798, %f1798, %f1053;
	fma.rn.f32 	%f1803, %f188, %f1047, %f1803;
	mul.f32 	%f1054, %f188, %f188;
	mul.f32 	%f1055, %f1054, 0f3F800000;
	mul.f32 	%f1056, %f1778, %f1047;
	mul.f32 	%f1057, %f1055, %f1051;
	sub.f32 	%f1058, %f1056, %f1057;
	add.f32 	%f1797, %f1797, %f1058;
	fma.rn.f32 	%f1802, %f197, %f1047, %f1802;
	mul.f32 	%f1059, %f197, %f197;
	mul.f32 	%f1060, %f1059, 0f3F800000;
	mul.f32 	%f1061, %f1047, 0f00000000;
	mul.f32 	%f1062, %f1060, %f1051;
	sub.f32 	%f1063, %f1061, %f1062;
	add.f32 	%f1796, %f1796, %f1063;
	fma.rn.f32 	%f1801, %f1047, 0f3F800000, %f1801;
	mul.f32 	%f1064, %f1051, 0f3F800000;
	sub.f32 	%f1065, %f1061, %f1064;
	add.f32 	%f1795, %f1795, %f1065;
	fma.rn.f32 	%f1800, %f191, %f1047, %f1800;
	mul.f32 	%f1066, %f191, %f191;
	mul.f32 	%f1067, %f1066, 0f3F800000;
	mul.f32 	%f1068, %f1777, %f1047;
	mul.f32 	%f1069, %f1067, %f1051;
	sub.f32 	%f1070, %f1068, %f1069;
	add.f32 	%f1794, %f1794, %f1070;
	fma.rn.f32 	%f1799, %f194, %f1047, %f1799;
	mul.f32 	%f1071, %f194, %f194;
	mul.f32 	%f1072, %f1071, 0f3F800000;
	mul.f32 	%f1073, %f1776, %f1047;
	mul.f32 	%f1074, %f1072, %f1051;
	sub.f32 	%f1075, %f1073, %f1074;
	add.f32 	%f1793, %f1793, %f1075;
	add.s32 	%r256, %r256, 1;
	setp.lt.s32	%p137, %r256, %r61;
	@%p137 bra 	BB19_27;

	st.local.f32 	[%rd17], %f158;
	mov.u32 	%r143, 0;
	st.local.u32 	[%rd17+12], %r143;
	st.local.u32 	[%rd17+8], %r143;
	st.local.f32 	[%rd74], %f157;
	st.local.f32 	[%rd74+4], %f188;
	mov.u32 	%r144, 1065353216;
	st.local.u32 	[%rd74+12], %r144;
	st.local.f32 	[%rd74+8], %f197;
	st.local.f32 	[%rd74+16], %f191;
	st.local.f32 	[%rd74+20], %f194;
	add.s32 	%r255, %r255, 1;
	setp.lt.s32	%p138, %r255, %r61;
	@%p138 bra 	BB19_26;

BB19_113:
	div.rn.f32 	%f1076, %f1804, %f1798;
	mov.f32 	%f1077, 0fBF800000;
	max.f32 	%f1078, %f1076, %f1077;
	mov.f32 	%f1079, 0f3F800000;
	min.f32 	%f1080, %f1078, %f1079;
	sub.f32 	%f1805, %f1805, %f1080;
	div.rn.f32 	%f1081, %f1803, %f1797;
	max.f32 	%f1082, %f1081, %f1077;
	min.f32 	%f1083, %f1082, %f1079;
	sub.f32 	%f1806, %f1806, %f1083;
	neg.f32 	%f1084, %f1807;
	div.rn.f32 	%f1085, %f1802, %f1796;
	max.f32 	%f1086, %f1085, %f1084;
	min.f32 	%f1087, %f1086, %f1807;
	sub.f32 	%f1088, %f1807, %f1087;
	neg.f32 	%f1089, %f1808;
	div.rn.f32 	%f1090, %f1801, %f1795;
	max.f32 	%f1091, %f1090, %f1089;
	min.f32 	%f1092, %f1091, %f1808;
	sub.f32 	%f1093, %f1808, %f1092;
	neg.f32 	%f1094, %f1817;
	div.rn.f32 	%f1095, %f1800, %f1794;
	max.f32 	%f1096, %f1095, %f1094;
	min.f32 	%f1097, %f1096, %f1817;
	sub.f32 	%f1098, %f1817, %f1097;
	neg.f32 	%f1099, %f1816;
	div.rn.f32 	%f1100, %f1799, %f1793;
	max.f32 	%f1101, %f1100, %f1099;
	min.f32 	%f1102, %f1101, %f1816;
	sub.f32 	%f1103, %f1816, %f1102;
	max.f32 	%f1807, %f1088, %f1079;
	mov.f32 	%f1104, 0f3C23D70A;
	max.f32 	%f1808, %f1093, %f1104;
	max.f32 	%f1106, %f1098, %f390;
	min.f32 	%f1817, %f1106, %f35;
	max.f32 	%f1107, %f1103, %f390;
	min.f32 	%f1816, %f1107, %f35;
	add.s32 	%r254, %r254, 1;
	setp.lt.s32	%p139, %r254, %r63;
	mov.f32 	%f1815, %f1817;
	mov.f32 	%f1814, %f1816;
	@%p139 bra 	BB19_23;

BB19_114:
	@%p6 bra 	BB19_116;

	mov.f32 	%f1837, 0f00000000;
	bra.uni 	BB19_208;

BB19_116:
	div.rn.f32 	%f1111, %f390, %f1815;
	div.rn.f32 	%f243, %f1111, %f1815;
	div.rn.f32 	%f1112, %f390, %f1814;
	div.rn.f32 	%f244, %f1112, %f1814;
	div.rn.f32 	%f1113, %f1807, 0fC0206C98;
	div.rn.f32 	%f245, %f1113, %f1815;
	div.rn.f32 	%f246, %f1113, %f1814;
	div.rn.f32 	%f247, %f245, %f1815;
	div.rn.f32 	%f248, %f246, %f1814;
	add.s64 	%rd21, %rd74, 4;
	mov.u32 	%r145, 0;
	mov.f32 	%f1837, 0f00000000;
	sqrt.rn.f32 	%f1116, %f243;
	sqrt.rn.f32 	%f258, %f244;
	mov.u32 	%r259, %r145;

BB19_117:
	cvt.rn.f32.s32	%f1114, %r259;
	sub.f32 	%f250, %f1114, %f1805;
	add.f32 	%f251, %f250, 0f3F800000;
	mov.f32 	%f1115, 0f3F800000;
	mul.f32 	%f252, %f251, %f1116;
	abs.f32 	%f253, %f252;
	mul.f32 	%f254, %f252, %f252;
	mul.f32 	%f255, %f250, %f1116;
	abs.f32 	%f256, %f255;
	mul.f32 	%f257, %f255, %f255;
	add.f32 	%f1117, %f1114, 0f3F800000;
	sub.f32 	%f1118, %f1117, %f1805;
	div.rn.f32 	%f259, %f1118, %f1815;
	cvt.rzi.f32.f32	%f1119, %f1115;
	add.f32 	%f1120, %f1119, %f1119;
	mov.f32 	%f1121, 0f40000000;
	sub.f32 	%f1122, %f1121, %f1120;
	abs.f32 	%f260, %f1122;
	setp.eq.f32	%p141, %f260, 0f3F800000;
	div.rn.f32 	%f261, %f250, %f1815;
	add.f32 	%f262, %f261, 0f40000000;
	setp.lt.f32	%p142, %f261, 0f00000000;
	and.pred  	%p1, %p142, %p141;
	selp.f32	%f263, 0fFF800000, 0f7F800000, %p1;
	add.f32 	%f1123, %f261, %f261;
	selp.f32	%f264, %f1123, 0f00000000, %p141;
	add.f32 	%f265, %f259, 0f40000000;
	setp.lt.f32	%p143, %f259, 0f00000000;
	and.pred  	%p2, %p143, %p141;
	selp.f32	%f266, 0fFF800000, 0f7F800000, %p2;
	add.f32 	%f1124, %f259, %f259;
	selp.f32	%f267, %f1124, 0f00000000, %p141;
	mov.b32 	 %r147, %f255;
	and.b32  	%r25, %r147, -2147483648;
	mov.b32 	 %r148, %f252;
	and.b32  	%r26, %r148, -2147483648;
	mov.u32 	%r258, %r145;

BB19_118:
	mov.u32 	%r27, %r258;
	setp.ltu.f32	%p144, %f253, 0f3F800000;
	@%p144 bra 	BB19_120;

	setp.ltu.f32	%p145, %f253, 0f407AD445;
	mov.f32 	%f1127, 0f3A03BB71;
	mov.f32 	%f1128, 0fB7B730FB;
	fma.rn.f32 	%f1129, %f1128, %f253, %f1127;
	mov.f32 	%f1130, 0fBBACA3B3;
	fma.rn.f32 	%f1131, %f1129, %f253, %f1130;
	mov.f32 	%f1132, 0f3D0A7445;
	fma.rn.f32 	%f1133, %f1131, %f253, %f1132;
	mov.f32 	%f1134, 0fBE1B3B75;
	fma.rn.f32 	%f1135, %f1133, %f253, %f1134;
	mov.f32 	%f1136, 0fBF6B385A;
	fma.rn.f32 	%f1137, %f1135, %f253, %f1136;
	mov.f32 	%f1138, 0fBFD0316E;
	fma.rn.f32 	%f1139, %f1137, %f253, %f1138;
	mov.f32 	%f1140, 0fBA031CCE;
	fma.rn.f32 	%f1126, %f1139, %f253, %f1140;
	// inline asm
	ex2.approx.ftz.f32 %f1125,%f1126;
	// inline asm
	sub.f32 	%f1142, %f1115, %f1125;
	mov.b32 	 %r149, %f1142;
	selp.b32	%r150, %r149, 1065353216, %p145;
	or.b32  	%r151, %r150, %r26;
	mov.b32 	 %f1819, %r151;
	bra.uni 	BB19_121;

BB19_120:
	mov.f32 	%f1143, 0f3BA0C9F8;
	mov.f32 	%f1144, 0fBA1268FB;
	fma.rn.f32 	%f1145, %f1144, %f254, %f1143;
	mov.f32 	%f1146, 0fBCDABFD4;
	fma.rn.f32 	%f1147, %f1145, %f254, %f1146;
	mov.f32 	%f1148, 0f3DE70331;
	fma.rn.f32 	%f1149, %f1147, %f254, %f1148;
	mov.f32 	%f1150, 0fBEC09330;
	fma.rn.f32 	%f1151, %f1149, %f254, %f1150;
	mov.f32 	%f1152, 0f3F906EBA;
	fma.rn.f32 	%f1153, %f1151, %f254, %f1152;
	mul.f32 	%f1819, %f1153, %f252;

BB19_121:
	setp.ltu.f32	%p146, %f256, 0f3F800000;
	@%p146 bra 	BB19_123;

	setp.ltu.f32	%p147, %f256, 0f407AD445;
	mov.f32 	%f1156, 0f3A03BB71;
	mov.f32 	%f1157, 0fB7B730FB;
	fma.rn.f32 	%f1158, %f1157, %f256, %f1156;
	mov.f32 	%f1159, 0fBBACA3B3;
	fma.rn.f32 	%f1160, %f1158, %f256, %f1159;
	mov.f32 	%f1161, 0f3D0A7445;
	fma.rn.f32 	%f1162, %f1160, %f256, %f1161;
	mov.f32 	%f1163, 0fBE1B3B75;
	fma.rn.f32 	%f1164, %f1162, %f256, %f1163;
	mov.f32 	%f1165, 0fBF6B385A;
	fma.rn.f32 	%f1166, %f1164, %f256, %f1165;
	mov.f32 	%f1167, 0fBFD0316E;
	fma.rn.f32 	%f1168, %f1166, %f256, %f1167;
	mov.f32 	%f1169, 0fBA031CCE;
	fma.rn.f32 	%f1155, %f1168, %f256, %f1169;
	// inline asm
	ex2.approx.ftz.f32 %f1154,%f1155;
	// inline asm
	sub.f32 	%f1171, %f1115, %f1154;
	mov.b32 	 %r152, %f1171;
	selp.b32	%r153, %r152, 1065353216, %p147;
	or.b32  	%r154, %r153, %r25;
	mov.b32 	 %f1820, %r154;
	bra.uni 	BB19_124;

BB19_123:
	mov.f32 	%f1172, 0f3BA0C9F8;
	mov.f32 	%f1173, 0fBA1268FB;
	fma.rn.f32 	%f1174, %f1173, %f257, %f1172;
	mov.f32 	%f1175, 0fBCDABFD4;
	fma.rn.f32 	%f1176, %f1174, %f257, %f1175;
	mov.f32 	%f1177, 0f3DE70331;
	fma.rn.f32 	%f1178, %f1176, %f257, %f1177;
	mov.f32 	%f1179, 0fBEC09330;
	fma.rn.f32 	%f1180, %f1178, %f257, %f1179;
	mov.f32 	%f1181, 0f3F906EBA;
	fma.rn.f32 	%f1182, %f1180, %f257, %f1181;
	mul.f32 	%f1820, %f1182, %f255;

BB19_124:
	sub.f32 	%f1183, %f1819, %f1820;
	mul.f32 	%f275, %f1183, 0f3F000000;
	cvt.rn.f32.s32	%f276, %r27;
	sub.f32 	%f277, %f276, %f1806;
	add.f32 	%f278, %f277, 0f3F800000;
	mul.f32 	%f279, %f278, %f258;
	abs.f32 	%f280, %f279;
	setp.ltu.f32	%p148, %f280, 0f3F800000;
	@%p148 bra 	BB19_126;

	mov.f32 	%f1186, 0f3A03BB71;
	mov.f32 	%f1187, 0fB7B730FB;
	fma.rn.f32 	%f1188, %f1187, %f280, %f1186;
	mov.f32 	%f1189, 0fBBACA3B3;
	fma.rn.f32 	%f1190, %f1188, %f280, %f1189;
	mov.f32 	%f1191, 0f3D0A7445;
	fma.rn.f32 	%f1192, %f1190, %f280, %f1191;
	mov.f32 	%f1193, 0fBE1B3B75;
	fma.rn.f32 	%f1194, %f1192, %f280, %f1193;
	mov.f32 	%f1195, 0fBF6B385A;
	fma.rn.f32 	%f1196, %f1194, %f280, %f1195;
	mov.f32 	%f1197, 0fBFD0316E;
	fma.rn.f32 	%f1198, %f1196, %f280, %f1197;
	mov.f32 	%f1199, 0fBA031CCE;
	fma.rn.f32 	%f1185, %f1198, %f280, %f1199;
	// inline asm
	ex2.approx.ftz.f32 %f1184,%f1185;
	// inline asm
	sub.f32 	%f1201, %f1115, %f1184;
	mov.b32 	 %r155, %f1201;
	setp.ltu.f32	%p149, %f280, 0f407AD445;
	selp.b32	%r156, %r155, 1065353216, %p149;
	mov.b32 	 %r157, %f279;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r156, %r158;
	mov.b32 	 %f1821, %r159;
	bra.uni 	BB19_127;

BB19_126:
	mul.f32 	%f1202, %f279, %f279;
	mov.f32 	%f1203, 0f3BA0C9F8;
	mov.f32 	%f1204, 0fBA1268FB;
	fma.rn.f32 	%f1205, %f1204, %f1202, %f1203;
	mov.f32 	%f1206, 0fBCDABFD4;
	fma.rn.f32 	%f1207, %f1205, %f1202, %f1206;
	mov.f32 	%f1208, 0f3DE70331;
	fma.rn.f32 	%f1209, %f1207, %f1202, %f1208;
	mov.f32 	%f1210, 0fBEC09330;
	fma.rn.f32 	%f1211, %f1209, %f1202, %f1210;
	mov.f32 	%f1212, 0f3F906EBA;
	fma.rn.f32 	%f1213, %f1211, %f1202, %f1212;
	mul.f32 	%f1821, %f1213, %f279;

BB19_127:
	mul.f32 	%f284, %f277, %f258;
	abs.f32 	%f285, %f284;
	setp.ltu.f32	%p150, %f285, 0f3F800000;
	@%p150 bra 	BB19_129;

	mov.f32 	%f1216, 0f3A03BB71;
	mov.f32 	%f1217, 0fB7B730FB;
	fma.rn.f32 	%f1218, %f1217, %f285, %f1216;
	mov.f32 	%f1219, 0fBBACA3B3;
	fma.rn.f32 	%f1220, %f1218, %f285, %f1219;
	mov.f32 	%f1221, 0f3D0A7445;
	fma.rn.f32 	%f1222, %f1220, %f285, %f1221;
	mov.f32 	%f1223, 0fBE1B3B75;
	fma.rn.f32 	%f1224, %f1222, %f285, %f1223;
	mov.f32 	%f1225, 0fBF6B385A;
	fma.rn.f32 	%f1226, %f1224, %f285, %f1225;
	mov.f32 	%f1227, 0fBFD0316E;
	fma.rn.f32 	%f1228, %f1226, %f285, %f1227;
	mov.f32 	%f1229, 0fBA031CCE;
	fma.rn.f32 	%f1215, %f1228, %f285, %f1229;
	// inline asm
	ex2.approx.ftz.f32 %f1214,%f1215;
	// inline asm
	sub.f32 	%f1231, %f1115, %f1214;
	mov.b32 	 %r160, %f1231;
	setp.ltu.f32	%p151, %f285, 0f407AD445;
	selp.b32	%r161, %r160, 1065353216, %p151;
	mov.b32 	 %r162, %f284;
	and.b32  	%r163, %r162, -2147483648;
	or.b32  	%r164, %r161, %r163;
	mov.b32 	 %f1822, %r164;
	bra.uni 	BB19_130;

BB19_129:
	mul.f32 	%f1232, %f284, %f284;
	mov.f32 	%f1233, 0f3BA0C9F8;
	mov.f32 	%f1234, 0fBA1268FB;
	fma.rn.f32 	%f1235, %f1234, %f1232, %f1233;
	mov.f32 	%f1236, 0fBCDABFD4;
	fma.rn.f32 	%f1237, %f1235, %f1232, %f1236;
	mov.f32 	%f1238, 0f3DE70331;
	fma.rn.f32 	%f1239, %f1237, %f1232, %f1238;
	mov.f32 	%f1240, 0fBEC09330;
	fma.rn.f32 	%f1241, %f1239, %f1232, %f1240;
	mov.f32 	%f1242, 0f3F906EBA;
	fma.rn.f32 	%f1243, %f1241, %f1232, %f1242;
	mul.f32 	%f1822, %f1243, %f284;

BB19_130:
	sub.f32 	%f1244, %f1821, %f1822;
	mul.f32 	%f289, %f1244, 0f3F000000;
	mul.f32 	%f1245, %f1807, %f275;
	fma.rn.f32 	%f290, %f1245, %f289, %f1808;
	mad.lo.s32 	%r165, %r27, %r61, %r259;
	cvt.s64.s32	%rd97, %r165;
	add.s64 	%rd98, %rd97, %rd12;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.f32 	%f291, [%rd100];
	setp.neu.f32	%p152, %f259, 0f3F800000;
	@%p152 bra 	BB19_132;

	mov.f32 	%f1325, 0f3F800000;
	mov.f32 	%f1825, %f1325;
	bra.uni 	BB19_143;

BB19_132:
	abs.f32 	%f292, %f259;
	setp.gtu.f32	%p153, %f292, 0f7F800000;
	mov.f32 	%f1825, %f265;
	@%p153 bra 	BB19_143;

	abs.f32 	%f293, %f1121;
	setp.gtu.f32	%p154, %f293, 0f7F800000;
	mov.f32 	%f1824, %f265;
	mov.f32 	%f1825, %f1824;
	@%p154 bra 	BB19_143;

	setp.eq.f32	%p155, %f293, 0f7F800000;
	@%p155 bra 	BB19_142;

	setp.eq.f32	%p156, %f259, 0f00000000;
	setp.eq.f32	%p157, %f292, 0f7F800000;
	or.pred  	%p158, %p157, %p156;
	selp.f32	%f294, %f266, %f267, %p157;
	mov.f32 	%f1825, %f294;
	@%p158 bra 	BB19_143;

	setp.geu.f32	%p159, %f259, 0f00000000;
	@%p159 bra 	BB19_139;

	cvt.rzi.f32.f32	%f1248, %f1121;
	setp.eq.f32	%p160, %f1248, 0f40000000;
	@%p160 bra 	BB19_139;

	mov.f32 	%f1323, 0f7FFFFFFF;
	mov.f32 	%f1825, %f1323;
	bra.uni 	BB19_143;

BB19_139:
	setp.lt.f32	%p161, %f292, 0f00800000;
	selp.f32	%f1253, 0fC3170000, 0fC2FE0000, %p161;
	mul.f32 	%f1254, %f292, 0f4B800000;
	selp.f32	%f1255, %f1254, %f292, %p161;
	mov.b32 	 %r166, %f1255;
	and.b32  	%r167, %r166, 8388607;
	or.b32  	%r168, %r167, 1065353216;
	mov.b32 	 %f1256, %r168;
	shr.u32 	%r169, %r166, 23;
	cvt.rn.f32.u32	%f1257, %r169;
	add.f32 	%f1258, %f1253, %f1257;
	setp.gt.f32	%p162, %f1256, 0f3FB504F3;
	mul.f32 	%f1259, %f1256, 0f3F000000;
	add.f32 	%f1260, %f1258, 0f3F800000;
	selp.f32	%f1261, %f1259, %f1256, %p162;
	selp.f32	%f1262, %f1260, %f1258, %p162;
	add.f32 	%f1263, %f1261, 0fBF800000;
	add.f32 	%f1250, %f1261, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1249,%f1250;
	// inline asm
	add.f32 	%f1264, %f1263, %f1263;
	mul.f32 	%f1265, %f1264, %f1249;
	mul.f32 	%f1266, %f1265, %f1265;
	mov.f32 	%f1267, 0f3C4CAF63;
	mov.f32 	%f1268, 0f3B18F0FE;
	fma.rn.f32 	%f1269, %f1268, %f1266, %f1267;
	mov.f32 	%f1270, 0f3DAAAABD;
	fma.rn.f32 	%f1271, %f1269, %f1266, %f1270;
	mul.rn.f32 	%f1272, %f1271, %f1266;
	mul.rn.f32 	%f1273, %f1272, %f1265;
	sub.f32 	%f1274, %f1263, %f1265;
	add.f32 	%f1275, %f1274, %f1274;
	neg.f32 	%f1276, %f1265;
	fma.rn.f32 	%f1277, %f1276, %f1263, %f1275;
	mul.rn.f32 	%f1278, %f1249, %f1277;
	add.f32 	%f1279, %f1265, %f1273;
	sub.f32 	%f1280, %f1265, %f1279;
	add.f32 	%f1281, %f1280, %f1273;
	add.f32 	%f1282, %f1281, %f1278;
	add.f32 	%f1283, %f1279, %f1282;
	sub.f32 	%f1284, %f1279, %f1283;
	add.f32 	%f1285, %f1284, %f1282;
	mov.f32 	%f1286, 0f3F317200;
	mul.rn.f32 	%f1287, %f1262, %f1286;
	mov.f32 	%f1288, 0f35BFBE8E;
	mul.rn.f32 	%f1289, %f1262, %f1288;
	add.f32 	%f1290, %f1287, %f1283;
	sub.f32 	%f1291, %f1287, %f1290;
	add.f32 	%f1292, %f1291, %f1283;
	add.f32 	%f1293, %f1292, %f1285;
	add.f32 	%f1294, %f1293, %f1289;
	add.f32 	%f1295, %f1290, %f1294;
	sub.f32 	%f1296, %f1290, %f1295;
	add.f32 	%f1297, %f1296, %f1294;
	setp.gt.f32	%p163, %f293, 0f77F684DF;
	selp.f32	%f1298, 0f39800000, 0f40000000, %p163;
	mul.rn.f32 	%f1299, %f1298, %f1295;
	neg.f32 	%f1300, %f1299;
	fma.rn.f32 	%f1301, %f1298, %f1295, %f1300;
	fma.rn.f32 	%f1302, %f1298, %f1297, %f1301;
	mov.f32 	%f1303, 0f00000000;
	fma.rn.f32 	%f1304, %f1303, %f1295, %f1302;
	add.rn.f32 	%f1305, %f1299, %f1304;
	neg.f32 	%f1306, %f1305;
	add.rn.f32 	%f1307, %f1299, %f1306;
	add.rn.f32 	%f1308, %f1307, %f1304;
	mov.b32 	 %r170, %f1305;
	setp.eq.s32	%p164, %r170, 1118925336;
	add.s32 	%r171, %r170, -1;
	mov.b32 	 %f1309, %r171;
	add.f32 	%f1310, %f1308, 0f37000000;
	selp.f32	%f295, %f1310, %f1308, %p164;
	selp.f32	%f1311, %f1309, %f1305, %p164;
	mul.f32 	%f1312, %f1311, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1313, %f1312;
	mov.f32 	%f1314, 0fBF317200;
	fma.rn.f32 	%f1315, %f1313, %f1314, %f1311;
	mov.f32 	%f1316, 0fB5BFBE8E;
	fma.rn.f32 	%f1317, %f1313, %f1316, %f1315;
	mul.f32 	%f1252, %f1317, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1251,%f1252;
	// inline asm
	add.f32 	%f1318, %f1313, 0f00000000;
	ex2.approx.f32 	%f1319, %f1318;
	mul.f32 	%f1320, %f1251, %f1319;
	setp.lt.f32	%p165, %f1311, 0fC2D20000;
	selp.f32	%f1321, 0f00000000, %f1320, %p165;
	setp.gt.f32	%p166, %f1311, 0f42D20000;
	selp.f32	%f1823, 0f7F800000, %f1321, %p166;
	setp.eq.f32	%p167, %f1823, 0f7F800000;
	@%p167 bra 	BB19_141;

	fma.rn.f32 	%f1823, %f1823, %f295, %f1823;

BB19_141:
	mov.b32 	 %r172, %f1823;
	xor.b32  	%r173, %r172, -2147483648;
	mov.b32 	 %f1322, %r173;
	selp.f32	%f299, %f1322, %f1823, %p2;
	mov.f32 	%f1825, %f299;
	bra.uni 	BB19_143;

BB19_142:
	setp.eq.f32	%p168, %f259, 0fBF800000;
	setp.gt.f32	%p169, %f292, 0f3F800000;
	selp.f32	%f1324, 0f7F800000, 0f00000000, %p169;
	selp.f32	%f300, 0f3F800000, %f1324, %p168;
	mov.f32 	%f1825, %f300;

BB19_143:
	mov.f32 	%f301, %f1825;
	mul.f32 	%f1328, %f301, 0fBF000000;
	mul.f32 	%f1329, %f1328, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1330, %f1329;
	mov.f32 	%f1331, 0fBF317200;
	fma.rn.f32 	%f1332, %f1330, %f1331, %f1328;
	mov.f32 	%f1333, 0fB5BFBE8E;
	fma.rn.f32 	%f1334, %f1330, %f1333, %f1332;
	mul.f32 	%f1327, %f1334, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1326,%f1327;
	// inline asm
	add.f32 	%f1335, %f1330, 0f00000000;
	ex2.approx.f32 	%f1336, %f1335;
	mul.f32 	%f1337, %f1326, %f1336;
	setp.lt.f32	%p170, %f1328, 0fC2D20000;
	selp.f32	%f1338, 0f00000000, %f1337, %p170;
	setp.gt.f32	%p171, %f1328, 0f42D20000;
	selp.f32	%f302, 0f7F800000, %f1338, %p171;
	setp.neu.f32	%p172, %f261, 0f3F800000;
	@%p172 bra 	BB19_145;

	mov.f32 	%f1418, 0f3F800000;
	mov.f32 	%f1828, %f1418;
	bra.uni 	BB19_156;

BB19_145:
	abs.f32 	%f303, %f261;
	setp.gtu.f32	%p173, %f303, 0f7F800000;
	mov.f32 	%f1828, %f262;
	@%p173 bra 	BB19_156;

	abs.f32 	%f304, %f1121;
	setp.gtu.f32	%p174, %f304, 0f7F800000;
	mov.f32 	%f1827, %f262;
	mov.f32 	%f1828, %f1827;
	@%p174 bra 	BB19_156;

	setp.eq.f32	%p175, %f304, 0f7F800000;
	@%p175 bra 	BB19_155;

	setp.eq.f32	%p176, %f261, 0f00000000;
	setp.eq.f32	%p177, %f303, 0f7F800000;
	or.pred  	%p178, %p177, %p176;
	selp.f32	%f305, %f263, %f264, %p177;
	mov.f32 	%f1828, %f305;
	@%p178 bra 	BB19_156;

	setp.geu.f32	%p179, %f261, 0f00000000;
	@%p179 bra 	BB19_152;

	cvt.rzi.f32.f32	%f1341, %f1121;
	setp.eq.f32	%p180, %f1341, 0f40000000;
	@%p180 bra 	BB19_152;

	mov.f32 	%f1416, 0f7FFFFFFF;
	mov.f32 	%f1828, %f1416;
	bra.uni 	BB19_156;

BB19_152:
	setp.lt.f32	%p181, %f303, 0f00800000;
	selp.f32	%f1346, 0fC3170000, 0fC2FE0000, %p181;
	mul.f32 	%f1347, %f303, 0f4B800000;
	selp.f32	%f1348, %f1347, %f303, %p181;
	mov.b32 	 %r174, %f1348;
	and.b32  	%r175, %r174, 8388607;
	or.b32  	%r176, %r175, 1065353216;
	mov.b32 	 %f1349, %r176;
	shr.u32 	%r177, %r174, 23;
	cvt.rn.f32.u32	%f1350, %r177;
	add.f32 	%f1351, %f1346, %f1350;
	setp.gt.f32	%p182, %f1349, 0f3FB504F3;
	mul.f32 	%f1352, %f1349, 0f3F000000;
	add.f32 	%f1353, %f1351, 0f3F800000;
	selp.f32	%f1354, %f1352, %f1349, %p182;
	selp.f32	%f1355, %f1353, %f1351, %p182;
	add.f32 	%f1356, %f1354, 0fBF800000;
	add.f32 	%f1343, %f1354, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1342,%f1343;
	// inline asm
	add.f32 	%f1357, %f1356, %f1356;
	mul.f32 	%f1358, %f1357, %f1342;
	mul.f32 	%f1359, %f1358, %f1358;
	mov.f32 	%f1360, 0f3C4CAF63;
	mov.f32 	%f1361, 0f3B18F0FE;
	fma.rn.f32 	%f1362, %f1361, %f1359, %f1360;
	mov.f32 	%f1363, 0f3DAAAABD;
	fma.rn.f32 	%f1364, %f1362, %f1359, %f1363;
	mul.rn.f32 	%f1365, %f1364, %f1359;
	mul.rn.f32 	%f1366, %f1365, %f1358;
	sub.f32 	%f1367, %f1356, %f1358;
	add.f32 	%f1368, %f1367, %f1367;
	neg.f32 	%f1369, %f1358;
	fma.rn.f32 	%f1370, %f1369, %f1356, %f1368;
	mul.rn.f32 	%f1371, %f1342, %f1370;
	add.f32 	%f1372, %f1358, %f1366;
	sub.f32 	%f1373, %f1358, %f1372;
	add.f32 	%f1374, %f1373, %f1366;
	add.f32 	%f1375, %f1374, %f1371;
	add.f32 	%f1376, %f1372, %f1375;
	sub.f32 	%f1377, %f1372, %f1376;
	add.f32 	%f1378, %f1377, %f1375;
	mov.f32 	%f1379, 0f3F317200;
	mul.rn.f32 	%f1380, %f1355, %f1379;
	mov.f32 	%f1381, 0f35BFBE8E;
	mul.rn.f32 	%f1382, %f1355, %f1381;
	add.f32 	%f1383, %f1380, %f1376;
	sub.f32 	%f1384, %f1380, %f1383;
	add.f32 	%f1385, %f1384, %f1376;
	add.f32 	%f1386, %f1385, %f1378;
	add.f32 	%f1387, %f1386, %f1382;
	add.f32 	%f1388, %f1383, %f1387;
	sub.f32 	%f1389, %f1383, %f1388;
	add.f32 	%f1390, %f1389, %f1387;
	setp.gt.f32	%p183, %f304, 0f77F684DF;
	selp.f32	%f1391, 0f39800000, 0f40000000, %p183;
	mul.rn.f32 	%f1392, %f1391, %f1388;
	neg.f32 	%f1393, %f1392;
	fma.rn.f32 	%f1394, %f1391, %f1388, %f1393;
	fma.rn.f32 	%f1395, %f1391, %f1390, %f1394;
	mov.f32 	%f1396, 0f00000000;
	fma.rn.f32 	%f1397, %f1396, %f1388, %f1395;
	add.rn.f32 	%f1398, %f1392, %f1397;
	neg.f32 	%f1399, %f1398;
	add.rn.f32 	%f1400, %f1392, %f1399;
	add.rn.f32 	%f1401, %f1400, %f1397;
	mov.b32 	 %r178, %f1398;
	setp.eq.s32	%p184, %r178, 1118925336;
	add.s32 	%r179, %r178, -1;
	mov.b32 	 %f1402, %r179;
	add.f32 	%f1403, %f1401, 0f37000000;
	selp.f32	%f306, %f1403, %f1401, %p184;
	selp.f32	%f1404, %f1402, %f1398, %p184;
	mul.f32 	%f1405, %f1404, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1406, %f1405;
	fma.rn.f32 	%f1408, %f1406, %f1331, %f1404;
	fma.rn.f32 	%f1410, %f1406, %f1333, %f1408;
	mul.f32 	%f1345, %f1410, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1344,%f1345;
	// inline asm
	add.f32 	%f1411, %f1406, 0f00000000;
	ex2.approx.f32 	%f1412, %f1411;
	mul.f32 	%f1413, %f1344, %f1412;
	setp.lt.f32	%p185, %f1404, 0fC2D20000;
	selp.f32	%f1414, 0f00000000, %f1413, %p185;
	setp.gt.f32	%p186, %f1404, 0f42D20000;
	selp.f32	%f1826, 0f7F800000, %f1414, %p186;
	setp.eq.f32	%p187, %f1826, 0f7F800000;
	@%p187 bra 	BB19_154;

	fma.rn.f32 	%f1826, %f1826, %f306, %f1826;

BB19_154:
	mov.b32 	 %r180, %f1826;
	xor.b32  	%r181, %r180, -2147483648;
	mov.b32 	 %f1415, %r181;
	selp.f32	%f310, %f1415, %f1826, %p1;
	mov.f32 	%f1828, %f310;
	bra.uni 	BB19_156;

BB19_155:
	setp.eq.f32	%p188, %f261, 0fBF800000;
	setp.gt.f32	%p189, %f303, 0f3F800000;
	selp.f32	%f1417, 0f7F800000, 0f00000000, %p189;
	selp.f32	%f311, 0f3F800000, %f1417, %p188;
	mov.f32 	%f1828, %f311;

BB19_156:
	mov.f32 	%f312, %f1828;
	mul.f32 	%f1421, %f312, 0fBF000000;
	mul.f32 	%f1422, %f1421, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1423, %f1422;
	fma.rn.f32 	%f1425, %f1423, %f1331, %f1421;
	fma.rn.f32 	%f1427, %f1423, %f1333, %f1425;
	mul.f32 	%f1420, %f1427, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1419,%f1420;
	// inline asm
	add.f32 	%f1428, %f1423, 0f00000000;
	ex2.approx.f32 	%f1429, %f1428;
	mul.f32 	%f1430, %f1419, %f1429;
	setp.lt.f32	%p190, %f1421, 0fC2D20000;
	selp.f32	%f1431, 0f00000000, %f1430, %p190;
	setp.gt.f32	%p191, %f1421, 0f42D20000;
	selp.f32	%f313, 0f7F800000, %f1431, %p191;
	sub.f32 	%f1432, %f302, %f313;
	mul.f32 	%f1433, %f245, %f1432;
	mul.f32 	%f1434, %f1433, %f289;
	st.local.f32 	[%rd74], %f1434;
	add.f32 	%f1435, %f276, 0f3F800000;
	sub.f32 	%f1436, %f1435, %f1806;
	div.rn.f32 	%f314, %f1436, %f1814;
	setp.neu.f32	%p192, %f314, 0f3F800000;
	@%p192 bra 	BB19_158;

	mov.f32 	%f1830, 0f3F800000;
	bra.uni 	BB19_173;

BB19_158:
	abs.f32 	%f315, %f314;
	setp.gtu.f32	%p193, %f315, 0f7F800000;
	@%p193 bra 	BB19_172;

	abs.f32 	%f316, %f1121;
	setp.gtu.f32	%p194, %f316, 0f7F800000;
	@%p194 bra 	BB19_172;

	setp.eq.f32	%p195, %f316, 0f7F800000;
	@%p195 bra 	BB19_171;

	setp.eq.f32	%p196, %f315, 0f7F800000;
	@%p196 bra 	BB19_170;

	setp.eq.f32	%p197, %f314, 0f00000000;
	@%p197 bra 	BB19_169;

	setp.geu.f32	%p198, %f314, 0f00000000;
	@%p198 bra 	BB19_166;

	cvt.rzi.f32.f32	%f1439, %f1121;
	setp.eq.f32	%p199, %f1439, 0f40000000;
	@%p199 bra 	BB19_166;

	mov.f32 	%f1830, 0f7FFFFFFF;
	bra.uni 	BB19_173;

BB19_166:
	setp.lt.f32	%p200, %f315, 0f00800000;
	selp.f32	%f1444, 0fC3170000, 0fC2FE0000, %p200;
	mul.f32 	%f1445, %f315, 0f4B800000;
	selp.f32	%f1446, %f1445, %f315, %p200;
	mov.b32 	 %r182, %f1446;
	and.b32  	%r183, %r182, 8388607;
	or.b32  	%r184, %r183, 1065353216;
	mov.b32 	 %f1447, %r184;
	shr.u32 	%r185, %r182, 23;
	cvt.rn.f32.u32	%f1448, %r185;
	add.f32 	%f1449, %f1444, %f1448;
	setp.gt.f32	%p201, %f1447, 0f3FB504F3;
	mul.f32 	%f1450, %f1447, 0f3F000000;
	add.f32 	%f1451, %f1449, 0f3F800000;
	selp.f32	%f1452, %f1450, %f1447, %p201;
	selp.f32	%f1453, %f1451, %f1449, %p201;
	add.f32 	%f1454, %f1452, 0fBF800000;
	add.f32 	%f1441, %f1452, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1440,%f1441;
	// inline asm
	add.f32 	%f1455, %f1454, %f1454;
	mul.f32 	%f1456, %f1455, %f1440;
	mul.f32 	%f1457, %f1456, %f1456;
	mov.f32 	%f1458, 0f3C4CAF63;
	mov.f32 	%f1459, 0f3B18F0FE;
	fma.rn.f32 	%f1460, %f1459, %f1457, %f1458;
	mov.f32 	%f1461, 0f3DAAAABD;
	fma.rn.f32 	%f1462, %f1460, %f1457, %f1461;
	mul.rn.f32 	%f1463, %f1462, %f1457;
	mul.rn.f32 	%f1464, %f1463, %f1456;
	sub.f32 	%f1465, %f1454, %f1456;
	add.f32 	%f1466, %f1465, %f1465;
	neg.f32 	%f1467, %f1456;
	fma.rn.f32 	%f1468, %f1467, %f1454, %f1466;
	mul.rn.f32 	%f1469, %f1440, %f1468;
	add.f32 	%f1470, %f1456, %f1464;
	sub.f32 	%f1471, %f1456, %f1470;
	add.f32 	%f1472, %f1471, %f1464;
	add.f32 	%f1473, %f1472, %f1469;
	add.f32 	%f1474, %f1470, %f1473;
	sub.f32 	%f1475, %f1470, %f1474;
	add.f32 	%f1476, %f1475, %f1473;
	mov.f32 	%f1477, 0f3F317200;
	mul.rn.f32 	%f1478, %f1453, %f1477;
	mov.f32 	%f1479, 0f35BFBE8E;
	mul.rn.f32 	%f1480, %f1453, %f1479;
	add.f32 	%f1481, %f1478, %f1474;
	sub.f32 	%f1482, %f1478, %f1481;
	add.f32 	%f1483, %f1482, %f1474;
	add.f32 	%f1484, %f1483, %f1476;
	add.f32 	%f1485, %f1484, %f1480;
	add.f32 	%f1486, %f1481, %f1485;
	sub.f32 	%f1487, %f1481, %f1486;
	add.f32 	%f1488, %f1487, %f1485;
	setp.gt.f32	%p202, %f316, 0f77F684DF;
	selp.f32	%f1489, 0f39800000, 0f40000000, %p202;
	mul.rn.f32 	%f1490, %f1489, %f1486;
	neg.f32 	%f1491, %f1490;
	fma.rn.f32 	%f1492, %f1489, %f1486, %f1491;
	fma.rn.f32 	%f1493, %f1489, %f1488, %f1492;
	mov.f32 	%f1494, 0f00000000;
	fma.rn.f32 	%f1495, %f1494, %f1486, %f1493;
	add.rn.f32 	%f1496, %f1490, %f1495;
	neg.f32 	%f1497, %f1496;
	add.rn.f32 	%f1498, %f1490, %f1497;
	add.rn.f32 	%f1499, %f1498, %f1495;
	mov.b32 	 %r186, %f1496;
	setp.eq.s32	%p203, %r186, 1118925336;
	add.s32 	%r187, %r186, -1;
	mov.b32 	 %f1500, %r187;
	add.f32 	%f1501, %f1499, 0f37000000;
	selp.f32	%f317, %f1501, %f1499, %p203;
	selp.f32	%f1502, %f1500, %f1496, %p203;
	mul.f32 	%f1503, %f1502, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1504, %f1503;
	fma.rn.f32 	%f1506, %f1504, %f1331, %f1502;
	fma.rn.f32 	%f1508, %f1504, %f1333, %f1506;
	mul.f32 	%f1443, %f1508, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1442,%f1443;
	// inline asm
	add.f32 	%f1509, %f1504, 0f00000000;
	ex2.approx.f32 	%f1510, %f1509;
	mul.f32 	%f1511, %f1442, %f1510;
	setp.lt.f32	%p204, %f1502, 0fC2D20000;
	selp.f32	%f1512, 0f00000000, %f1511, %p204;
	setp.gt.f32	%p205, %f1502, 0f42D20000;
	selp.f32	%f1829, 0f7F800000, %f1512, %p205;
	setp.eq.f32	%p206, %f1829, 0f7F800000;
	@%p206 bra 	BB19_168;

	fma.rn.f32 	%f1829, %f1829, %f317, %f1829;

BB19_168:
	setp.lt.f32	%p208, %f314, 0f00000000;
	and.pred  	%p209, %p208, %p141;
	mov.b32 	 %r188, %f1829;
	xor.b32  	%r189, %r188, -2147483648;
	mov.b32 	 %f1513, %r189;
	selp.f32	%f1830, %f1513, %f1829, %p209;
	bra.uni 	BB19_173;

BB19_169:
	add.f32 	%f1515, %f314, %f314;
	selp.f32	%f1830, %f1515, 0f00000000, %p141;
	bra.uni 	BB19_173;

BB19_170:
	setp.lt.f32	%p212, %f314, 0f00000000;
	and.pred  	%p213, %p212, %p141;
	selp.f32	%f1830, 0fFF800000, 0f7F800000, %p213;
	bra.uni 	BB19_173;

BB19_171:
	setp.gt.f32	%p214, %f315, 0f3F800000;
	selp.f32	%f1516, 0f7F800000, 0f00000000, %p214;
	setp.eq.f32	%p215, %f314, 0fBF800000;
	selp.f32	%f1830, 0f3F800000, %f1516, %p215;
	bra.uni 	BB19_173;

BB19_172:
	add.f32 	%f1830, %f314, 0f40000000;

BB19_173:
	mul.f32 	%f1520, %f1830, 0fBF000000;
	mul.f32 	%f1521, %f1520, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1522, %f1521;
	fma.rn.f32 	%f1524, %f1522, %f1331, %f1520;
	fma.rn.f32 	%f1526, %f1522, %f1333, %f1524;
	mul.f32 	%f1519, %f1526, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1518,%f1519;
	// inline asm
	add.f32 	%f1527, %f1522, 0f00000000;
	ex2.approx.f32 	%f1528, %f1527;
	mul.f32 	%f1529, %f1518, %f1528;
	setp.lt.f32	%p216, %f1520, 0fC2D20000;
	selp.f32	%f1530, 0f00000000, %f1529, %p216;
	setp.gt.f32	%p217, %f1520, 0f42D20000;
	selp.f32	%f327, 0f7F800000, %f1530, %p217;
	div.rn.f32 	%f328, %f277, %f1814;
	setp.neu.f32	%p218, %f328, 0f3F800000;
	@%p218 bra 	BB19_175;

	mov.f32 	%f1832, %f1115;
	bra.uni 	BB19_190;

BB19_175:
	abs.f32 	%f329, %f328;
	setp.gtu.f32	%p219, %f329, 0f7F800000;
	@%p219 bra 	BB19_189;

	abs.f32 	%f330, %f1121;
	setp.gtu.f32	%p220, %f330, 0f7F800000;
	@%p220 bra 	BB19_189;

	setp.eq.f32	%p221, %f330, 0f7F800000;
	@%p221 bra 	BB19_188;

	setp.eq.f32	%p222, %f329, 0f7F800000;
	@%p222 bra 	BB19_187;

	setp.eq.f32	%p223, %f328, 0f00000000;
	@%p223 bra 	BB19_186;

	setp.geu.f32	%p224, %f328, 0f00000000;
	@%p224 bra 	BB19_183;

	cvt.rzi.f32.f32	%f1533, %f1121;
	setp.eq.f32	%p225, %f1533, 0f40000000;
	@%p225 bra 	BB19_183;

	mov.f32 	%f1608, 0f7FFFFFFF;
	mov.f32 	%f1832, %f1608;
	bra.uni 	BB19_190;

BB19_183:
	setp.lt.f32	%p226, %f329, 0f00800000;
	selp.f32	%f1538, 0fC3170000, 0fC2FE0000, %p226;
	mul.f32 	%f1539, %f329, 0f4B800000;
	selp.f32	%f1540, %f1539, %f329, %p226;
	mov.b32 	 %r190, %f1540;
	and.b32  	%r191, %r190, 8388607;
	or.b32  	%r192, %r191, 1065353216;
	mov.b32 	 %f1541, %r192;
	shr.u32 	%r193, %r190, 23;
	cvt.rn.f32.u32	%f1542, %r193;
	add.f32 	%f1543, %f1538, %f1542;
	setp.gt.f32	%p227, %f1541, 0f3FB504F3;
	mul.f32 	%f1544, %f1541, 0f3F000000;
	add.f32 	%f1545, %f1543, 0f3F800000;
	selp.f32	%f1546, %f1544, %f1541, %p227;
	selp.f32	%f1547, %f1545, %f1543, %p227;
	add.f32 	%f1548, %f1546, 0fBF800000;
	add.f32 	%f1535, %f1546, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1534,%f1535;
	// inline asm
	add.f32 	%f1549, %f1548, %f1548;
	mul.f32 	%f1550, %f1549, %f1534;
	mul.f32 	%f1551, %f1550, %f1550;
	mov.f32 	%f1552, 0f3C4CAF63;
	mov.f32 	%f1553, 0f3B18F0FE;
	fma.rn.f32 	%f1554, %f1553, %f1551, %f1552;
	mov.f32 	%f1555, 0f3DAAAABD;
	fma.rn.f32 	%f1556, %f1554, %f1551, %f1555;
	mul.rn.f32 	%f1557, %f1556, %f1551;
	mul.rn.f32 	%f1558, %f1557, %f1550;
	sub.f32 	%f1559, %f1548, %f1550;
	add.f32 	%f1560, %f1559, %f1559;
	neg.f32 	%f1561, %f1550;
	fma.rn.f32 	%f1562, %f1561, %f1548, %f1560;
	mul.rn.f32 	%f1563, %f1534, %f1562;
	add.f32 	%f1564, %f1550, %f1558;
	sub.f32 	%f1565, %f1550, %f1564;
	add.f32 	%f1566, %f1565, %f1558;
	add.f32 	%f1567, %f1566, %f1563;
	add.f32 	%f1568, %f1564, %f1567;
	sub.f32 	%f1569, %f1564, %f1568;
	add.f32 	%f1570, %f1569, %f1567;
	mov.f32 	%f1571, 0f3F317200;
	mul.rn.f32 	%f1572, %f1547, %f1571;
	mov.f32 	%f1573, 0f35BFBE8E;
	mul.rn.f32 	%f1574, %f1547, %f1573;
	add.f32 	%f1575, %f1572, %f1568;
	sub.f32 	%f1576, %f1572, %f1575;
	add.f32 	%f1577, %f1576, %f1568;
	add.f32 	%f1578, %f1577, %f1570;
	add.f32 	%f1579, %f1578, %f1574;
	add.f32 	%f1580, %f1575, %f1579;
	sub.f32 	%f1581, %f1575, %f1580;
	add.f32 	%f1582, %f1581, %f1579;
	setp.gt.f32	%p228, %f330, 0f77F684DF;
	selp.f32	%f1583, 0f39800000, 0f40000000, %p228;
	mul.rn.f32 	%f1584, %f1583, %f1580;
	neg.f32 	%f1585, %f1584;
	fma.rn.f32 	%f1586, %f1583, %f1580, %f1585;
	fma.rn.f32 	%f1587, %f1583, %f1582, %f1586;
	mov.f32 	%f1588, 0f00000000;
	fma.rn.f32 	%f1589, %f1588, %f1580, %f1587;
	add.rn.f32 	%f1590, %f1584, %f1589;
	neg.f32 	%f1591, %f1590;
	add.rn.f32 	%f1592, %f1584, %f1591;
	add.rn.f32 	%f1593, %f1592, %f1589;
	mov.b32 	 %r194, %f1590;
	setp.eq.s32	%p229, %r194, 1118925336;
	add.s32 	%r195, %r194, -1;
	mov.b32 	 %f1594, %r195;
	add.f32 	%f1595, %f1593, 0f37000000;
	selp.f32	%f331, %f1595, %f1593, %p229;
	selp.f32	%f1596, %f1594, %f1590, %p229;
	mul.f32 	%f1597, %f1596, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1598, %f1597;
	fma.rn.f32 	%f1600, %f1598, %f1331, %f1596;
	fma.rn.f32 	%f1602, %f1598, %f1333, %f1600;
	mul.f32 	%f1537, %f1602, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1536,%f1537;
	// inline asm
	add.f32 	%f1603, %f1598, 0f00000000;
	ex2.approx.f32 	%f1604, %f1603;
	mul.f32 	%f1605, %f1536, %f1604;
	setp.lt.f32	%p230, %f1596, 0fC2D20000;
	selp.f32	%f1606, 0f00000000, %f1605, %p230;
	setp.gt.f32	%p231, %f1596, 0f42D20000;
	selp.f32	%f1831, 0f7F800000, %f1606, %p231;
	setp.eq.f32	%p232, %f1831, 0f7F800000;
	@%p232 bra 	BB19_185;

	fma.rn.f32 	%f1831, %f1831, %f331, %f1831;

BB19_185:
	setp.lt.f32	%p234, %f328, 0f00000000;
	and.pred  	%p235, %p234, %p141;
	mov.b32 	 %r196, %f1831;
	xor.b32  	%r197, %r196, -2147483648;
	mov.b32 	 %f1607, %r197;
	selp.f32	%f335, %f1607, %f1831, %p235;
	mov.f32 	%f1832, %f335;
	bra.uni 	BB19_190;

BB19_186:
	add.f32 	%f1609, %f328, %f328;
	selp.f32	%f336, %f1609, 0f00000000, %p141;
	mov.f32 	%f1832, %f336;
	bra.uni 	BB19_190;

BB19_187:
	setp.lt.f32	%p238, %f328, 0f00000000;
	and.pred  	%p239, %p238, %p141;
	selp.f32	%f337, 0fFF800000, 0f7F800000, %p239;
	mov.f32 	%f1832, %f337;
	bra.uni 	BB19_190;

BB19_188:
	setp.gt.f32	%p240, %f329, 0f3F800000;
	selp.f32	%f1610, 0f7F800000, 0f00000000, %p240;
	setp.eq.f32	%p241, %f328, 0fBF800000;
	selp.f32	%f338, 0f3F800000, %f1610, %p241;
	mov.f32 	%f1832, %f338;
	bra.uni 	BB19_190;

BB19_189:
	add.f32 	%f339, %f328, 0f40000000;
	mov.f32 	%f1832, %f339;

BB19_190:
	mov.f32 	%f340, %f1832;
	mul.f32 	%f1614, %f340, 0fBF000000;
	mul.f32 	%f1615, %f1614, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1616, %f1615;
	fma.rn.f32 	%f1618, %f1616, %f1331, %f1614;
	fma.rn.f32 	%f1620, %f1616, %f1333, %f1618;
	mul.f32 	%f1613, %f1620, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1612,%f1613;
	// inline asm
	add.f32 	%f1621, %f1616, 0f00000000;
	ex2.approx.f32 	%f1622, %f1621;
	mul.f32 	%f1623, %f1612, %f1622;
	setp.lt.f32	%p242, %f1614, 0fC2D20000;
	selp.f32	%f1624, 0f00000000, %f1623, %p242;
	setp.gt.f32	%p243, %f1614, 0f42D20000;
	selp.f32	%f1625, 0f7F800000, %f1624, %p243;
	sub.f32 	%f1626, %f327, %f1625;
	mul.f32 	%f1627, %f246, %f1626;
	mul.f32 	%f1628, %f1627, %f275;
	st.local.f32 	[%rd74+4], %f1628;
	mul.f32 	%f1629, %f313, %f250;
	mul.f32 	%f1630, %f302, %f251;
	sub.f32 	%f1631, %f1630, %f1629;
	mul.f32 	%f1632, %f247, %f1631;
	mul.f32 	%f1633, %f1632, %f289;
	st.local.f32 	[%rd74+16], %f1633;
	mul.f32 	%f1634, %f1625, %f277;
	mul.f32 	%f1635, %f327, %f278;
	sub.f32 	%f1636, %f1635, %f1634;
	mul.f32 	%f1637, %f248, %f1636;
	mul.f32 	%f1638, %f1637, %f275;
	mul.f32 	%f1639, %f275, %f289;
	st.local.f32 	[%rd74+8], %f1639;
	mov.u32 	%r199, 1065353216;
	st.local.u32 	[%rd74+12], %r199;
	st.local.f32 	[%rd74+20], %f1638;
	mov.u32 	%r260, 0;

BB19_191:
	setp.gt.s32	%p244, %r260, 5;
	@%p244 bra 	BB19_194;

	mul.wide.s32 	%rd101, %r260, 4;
	add.s64 	%rd160, %rd21, %rd101;
	mul.wide.s32 	%rd102, %r260, 7;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd162, %rd72, %rd103;
	add.s64 	%rd104, %rd74, %rd101;
	ld.local.f32 	%f341, [%rd104];
	add.s32 	%r261, %r260, 1;
	mov.u64 	%rd163, %rd162;
	mov.f32 	%f1833, %f341;

BB19_193:
	mov.f32 	%f342, %f1833;
	mul.f32 	%f1640, %f342, %f341;
	div.rn.f32 	%f1641, %f1640, %f290;
	ld.local.f32 	%f1642, [%rd162];
	add.f32 	%f1643, %f1642, %f1641;
	st.local.f32 	[%rd162], %f1643;
	st.local.f32 	[%rd163], %f1643;
	setp.lt.s32	%p245, %r261, 6;
	@%p245 bra 	BB19_252;

BB19_194:
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p246, %r260, 6;
	@%p246 bra 	BB19_191;

	add.f32 	%f343, %f290, %f1818;
	setp.leu.f32	%p247, %f343, 0f00000000;
	@%p247 bra 	BB19_206;

	add.f32 	%f344, %f291, %f1818;
	setp.gt.f32	%p248, %f344, 0f00000000;
	@%p248 bra 	BB19_198;

	neg.f32 	%f1644, %f290;
	sub.f32 	%f1836, %f1644, %f1818;
	bra.uni 	BB19_205;

BB19_198:
	setp.lt.f32	%p249, %f343, 0f7F800000;
	@%p249 bra 	BB19_200;

	lg2.approx.f32 	%f1834, %f343;
	bra.uni 	BB19_201;

BB19_200:
	setp.lt.f32	%p250, %f343, 0f00800000;
	mul.f32 	%f1647, %f343, 0f4B800000;
	selp.f32	%f1648, %f1647, %f343, %p250;
	selp.f32	%f1649, 0fC3170000, 0fC2FE0000, %p250;
	mov.b32 	 %r200, %f1648;
	and.b32  	%r201, %r200, 8388607;
	or.b32  	%r202, %r201, 1065353216;
	mov.b32 	 %f1650, %r202;
	shr.u32 	%r203, %r200, 23;
	cvt.rn.f32.u32	%f1651, %r203;
	add.f32 	%f1652, %f1649, %f1651;
	setp.gt.f32	%p251, %f1650, 0f3FAE147B;
	mul.f32 	%f1653, %f1650, 0f3F000000;
	add.f32 	%f1654, %f1652, 0f3F800000;
	selp.f32	%f1655, %f1653, %f1650, %p251;
	selp.f32	%f1656, %f1654, %f1652, %p251;
	add.f32 	%f1646, %f1655, 0f3F800000;
	add.f32 	%f1657, %f1655, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1645,%f1646;
	// inline asm
	neg.f32 	%f1658, %f1657;
	mul.f32 	%f1659, %f1657, %f1658;
	mul.rn.f32 	%f1660, %f1645, %f1659;
	add.rn.f32 	%f1661, %f1657, %f1660;
	mul.f32 	%f1662, %f1661, %f1661;
	mov.f32 	%f1663, 0f3C4C6A36;
	mov.f32 	%f1664, 0f3B1E94E6;
	fma.rn.f32 	%f1665, %f1664, %f1662, %f1663;
	mov.f32 	%f1666, 0f3DAAAB1A;
	fma.rn.f32 	%f1667, %f1665, %f1662, %f1666;
	mul.f32 	%f1668, %f1667, %f1662;
	fma.rn.f32 	%f1669, %f1668, %f1661, %f1660;
	add.f32 	%f1670, %f1669, %f1657;
	mov.f32 	%f1671, 0f3F317218;
	fma.rn.f32 	%f1834, %f1656, %f1671, %f1670;

BB19_201:
	mul.f32 	%f1672, %f344, %f1834;
	sub.f32 	%f349, %f1672, %f290;
	setp.lt.f32	%p252, %f344, 0f7F800000;
	@%p252 bra 	BB19_203;

	lg2.approx.f32 	%f1835, %f344;
	bra.uni 	BB19_204;

BB19_203:
	setp.lt.f32	%p253, %f344, 0f00800000;
	mul.f32 	%f1675, %f344, 0f4B800000;
	selp.f32	%f1676, %f1675, %f344, %p253;
	selp.f32	%f1677, 0fC3170000, 0fC2FE0000, %p253;
	mov.b32 	 %r204, %f1676;
	and.b32  	%r205, %r204, 8388607;
	or.b32  	%r206, %r205, 1065353216;
	mov.b32 	 %f1678, %r206;
	shr.u32 	%r207, %r204, 23;
	cvt.rn.f32.u32	%f1679, %r207;
	add.f32 	%f1680, %f1677, %f1679;
	setp.gt.f32	%p254, %f1678, 0f3FAE147B;
	mul.f32 	%f1681, %f1678, 0f3F000000;
	add.f32 	%f1682, %f1680, 0f3F800000;
	selp.f32	%f1683, %f1681, %f1678, %p254;
	selp.f32	%f1684, %f1682, %f1680, %p254;
	add.f32 	%f1674, %f1683, 0f3F800000;
	add.f32 	%f1685, %f1683, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1673,%f1674;
	// inline asm
	neg.f32 	%f1686, %f1685;
	mul.f32 	%f1687, %f1685, %f1686;
	mul.rn.f32 	%f1688, %f1673, %f1687;
	add.rn.f32 	%f1689, %f1685, %f1688;
	mul.f32 	%f1690, %f1689, %f1689;
	mov.f32 	%f1691, 0f3C4C6A36;
	mov.f32 	%f1692, 0f3B1E94E6;
	fma.rn.f32 	%f1693, %f1692, %f1690, %f1691;
	mov.f32 	%f1694, 0f3DAAAB1A;
	fma.rn.f32 	%f1695, %f1693, %f1690, %f1694;
	mul.f32 	%f1696, %f1695, %f1690;
	fma.rn.f32 	%f1697, %f1696, %f1689, %f1688;
	add.f32 	%f1698, %f1697, %f1685;
	mov.f32 	%f1699, 0f3F317218;
	fma.rn.f32 	%f1835, %f1684, %f1699, %f1698;

BB19_204:
	mul.f32 	%f1700, %f344, %f1835;
	sub.f32 	%f1701, %f349, %f1700;
	add.f32 	%f1836, %f1701, %f291;

BB19_205:
	add.f32 	%f1837, %f1837, %f1836;

BB19_206:
	add.s32 	%r32, %r27, 1;
	setp.lt.s32	%p255, %r32, %r61;
	mov.u32 	%r258, %r32;
	@%p255 bra 	BB19_118;

	add.s32 	%r259, %r259, 1;
	setp.lt.s32	%p256, %r259, %r61;
	@%p256 bra 	BB19_117;

BB19_208:
	mov.u32 	%r266, 0;

BB19_209:
	mov.u32 	%r34, %r266;
	mul.wide.s32 	%rd105, %r34, 6;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd29, %rd72, %rd106;
	setp.lt.s32	%p257, %r34, 0;
	@%p257 bra 	BB19_221;

	mul.lo.s32 	%r35, %r34, 6;
	mov.u32 	%r262, 0;

BB19_211:
	setp.lt.s32	%p258, %r262, 1;
	@%p258 bra 	BB19_220;

	mul.wide.s32 	%rd107, %r262, 4;
	add.s64 	%rd164, %rd72, %rd107;
	add.s32 	%r37, %r262, -1;
	setp.gt.s32	%p259, %r37, -1;
	@%p259 bra 	BB19_214;

	mov.f32 	%f1839, 0f00000000;
	bra.uni 	BB19_219;

BB19_214:
	mov.u32 	%r263, 0;
	mov.f32 	%f1840, 0f00000000;
	mov.u64 	%rd169, %rd29;

BB19_215:
	.pragma "nounroll";
	mov.f32 	%f358, %f1840;
	ld.local.f32 	%f1703, [%rd169];
	ld.local.f32 	%f1704, [%rd164];
	fma.rn.f32 	%f1839, %f1704, %f1703, %f358;
	add.s32 	%r211, %r263, 1;
	setp.gt.s32	%p260, %r211, %r37;
	@%p260 bra 	BB19_219;

	ld.local.f32 	%f1705, [%rd169+4];
	ld.local.f32 	%f1706, [%rd164+24];
	fma.rn.f32 	%f1839, %f1706, %f1705, %f1839;
	add.s32 	%r212, %r263, 2;
	setp.gt.s32	%p261, %r212, %r37;
	@%p261 bra 	BB19_219;

	ld.local.f32 	%f1707, [%rd169+8];
	ld.local.f32 	%f1708, [%rd164+48];
	fma.rn.f32 	%f1839, %f1708, %f1707, %f1839;
	add.s32 	%r213, %r263, 3;
	setp.gt.s32	%p262, %r213, %r37;
	@%p262 bra 	BB19_219;

	ld.local.f32 	%f1709, [%rd169+12];
	ld.local.f32 	%f1710, [%rd164+72];
	fma.rn.f32 	%f1840, %f1710, %f1709, %f1839;
	add.s64 	%rd169, %rd169, 16;
	add.s64 	%rd164, %rd164, 96;
	add.s32 	%r263, %r263, 4;
	setp.le.s32	%p263, %r263, %r37;
	mov.f32 	%f1839, %f1840;
	@%p263 bra 	BB19_215;

BB19_219:
	add.s32 	%r214, %r262, %r35;
	mul.wide.s32 	%rd108, %r214, 4;
	add.s64 	%rd109, %rd72, %rd108;
	ld.local.f32 	%f1712, [%rd109];
	sub.f32 	%f1713, %f1712, %f1839;
	st.local.f32 	[%rd109], %f1713;

BB19_220:
	add.s32 	%r262, %r262, 1;
	setp.le.s32	%p264, %r262, %r34;
	@%p264 bra 	BB19_211;

BB19_221:
	add.s32 	%r266, %r34, 1;
	setp.gt.s32	%p265, %r266, 5;
	@%p265 bra 	BB19_234;

	cvt.s64.s32	%rd111, %r34;
	add.s64 	%rd35, %rd111, 13;
	add.s32 	%r42, %r34, -1;
	mul.lo.s32 	%r43, %r34, 6;
	mul.lo.s32 	%r215, %r34, 7;
	mul.wide.s32 	%rd112, %r215, 4;
	add.s64 	%rd36, %rd72, %rd112;
	mov.u64 	%rd165, 0;
	mov.u32 	%r265, %r266;

BB19_223:
	add.s32 	%r216, %r265, %r43;
	mul.wide.s32 	%rd113, %r216, 4;
	add.s64 	%rd38, %rd72, %rd113;
	setp.gt.s32	%p266, %r34, 0;
	@%p266 bra 	BB19_225;

	ld.local.f32 	%f1714, [%rd36];
	rcp.rn.f32 	%f1715, %f1714;
	ld.local.f32 	%f1716, [%rd38];
	mul.f32 	%f1717, %f1715, %f1716;
	st.local.f32 	[%rd38], %f1717;
	bra.uni 	BB19_233;

BB19_225:
	add.s64 	%rd114, %rd35, %rd165;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd166, %rd72, %rd115;
	setp.gt.s32	%p267, %r42, -1;
	@%p267 bra 	BB19_227;

	mov.f32 	%f1842, 0f00000000;
	bra.uni 	BB19_232;

BB19_227:
	mov.u32 	%r267, 0;
	mov.f32 	%f1843, 0f00000000;
	mov.u64 	%rd168, %rd29;

BB19_228:
	.pragma "nounroll";
	mov.f32 	%f364, %f1843;
	mov.u64 	%rd41, %rd168;
	ld.local.f32 	%f1719, [%rd41];
	ld.local.f32 	%f1720, [%rd166+-48];
	fma.rn.f32 	%f1842, %f1720, %f1719, %f364;
	add.s32 	%r218, %r267, 1;
	setp.gt.s32	%p268, %r218, %r42;
	@%p268 bra 	BB19_232;

	ld.local.f32 	%f1721, [%rd41+4];
	ld.local.f32 	%f1722, [%rd166+-24];
	fma.rn.f32 	%f1842, %f1722, %f1721, %f1842;
	add.s32 	%r219, %r267, 2;
	setp.gt.s32	%p269, %r219, %r42;
	@%p269 bra 	BB19_232;

	ld.local.f32 	%f1723, [%rd41+8];
	ld.local.f32 	%f1724, [%rd166];
	fma.rn.f32 	%f1842, %f1724, %f1723, %f1842;
	add.s32 	%r220, %r267, 3;
	setp.gt.s32	%p270, %r220, %r42;
	@%p270 bra 	BB19_232;

	ld.local.f32 	%f1725, [%rd41+12];
	ld.local.f32 	%f1726, [%rd166+24];
	fma.rn.f32 	%f1843, %f1726, %f1725, %f1842;
	add.s64 	%rd42, %rd41, 16;
	add.s64 	%rd166, %rd166, 96;
	add.s32 	%r267, %r267, 4;
	setp.le.s32	%p271, %r267, %r42;
	mov.u64 	%rd168, %rd42;
	mov.f32 	%f1842, %f1843;
	@%p271 bra 	BB19_228;

BB19_232:
	ld.local.f32 	%f1728, [%rd36];
	rcp.rn.f32 	%f1729, %f1728;
	ld.local.f32 	%f1730, [%rd38];
	sub.f32 	%f1731, %f1730, %f1842;
	mul.f32 	%f1732, %f1729, %f1731;
	st.local.f32 	[%rd38], %f1732;

BB19_233:
	add.s32 	%r265, %r265, 1;
	setp.lt.s32	%p272, %r265, 6;
	add.s64 	%rd165, %rd165, 1;
	@%p272 bra 	BB19_223;

BB19_234:
	setp.lt.s32	%p273, %r266, 6;
	@%p273 bra 	BB19_209;

	ld.local.f32 	%f370, [%rd72+140];
	mov.u32 	%r268, 0;

BB19_236:
	mul.wide.s32 	%rd117, %r268, 6;
	add.s64 	%rd45, %rd117, 5;
	setp.eq.s32	%p274, %r268, 0;
	selp.f32	%f1733, 0f3F800000, 0f00000000, %p274;
	st.local.f32 	[%rd71], %f1733;
	mov.u32 	%r269, 1;
	mov.u64 	%rd170, 0;

BB19_237:
	shl.b64 	%rd118, %rd170, 2;
	add.s64 	%rd119, %rd118, %rd72;
	add.s64 	%rd171, %rd119, 52;
	add.s32 	%r223, %r269, -1;
	setp.gt.s32	%p275, %r223, -1;
	@%p275 bra 	BB19_239;

	mov.f32 	%f1845, 0f00000000;
	bra.uni 	BB19_244;

BB19_239:
	mov.u32 	%r270, 0;
	mov.f32 	%f1846, 0f00000000;
	mov.u64 	%rd172, %rd71;

BB19_240:
	.pragma "nounroll";
	mov.f32 	%f371, %f1846;
	mov.u64 	%rd50, %rd172;
	ld.local.f32 	%f1735, [%rd50];
	ld.local.f32 	%f1736, [%rd171+-48];
	fma.rn.f32 	%f1845, %f1736, %f1735, %f371;
	add.s32 	%r226, %r270, 1;
	setp.gt.s32	%p276, %r226, %r223;
	@%p276 bra 	BB19_244;

	ld.local.f32 	%f1737, [%rd50+4];
	ld.local.f32 	%f1738, [%rd171+-24];
	fma.rn.f32 	%f1845, %f1738, %f1737, %f1845;
	add.s32 	%r228, %r270, 2;
	setp.gt.s32	%p277, %r228, %r223;
	@%p277 bra 	BB19_244;

	ld.local.f32 	%f1739, [%rd50+8];
	ld.local.f32 	%f1740, [%rd171];
	fma.rn.f32 	%f1845, %f1740, %f1739, %f1845;
	add.s32 	%r230, %r270, 3;
	setp.gt.s32	%p278, %r230, %r223;
	@%p278 bra 	BB19_244;

	ld.local.f32 	%f1741, [%rd50+12];
	ld.local.f32 	%f1742, [%rd171+24];
	fma.rn.f32 	%f1846, %f1742, %f1741, %f1845;
	add.s64 	%rd51, %rd50, 16;
	add.s64 	%rd171, %rd171, 96;
	add.s32 	%r270, %r270, 4;
	setp.le.s32	%p279, %r270, %r223;
	mov.u64 	%rd172, %rd51;
	mov.f32 	%f1845, %f1846;
	@%p279 bra 	BB19_240;

BB19_244:
	setp.eq.s32	%p280, %r269, %r268;
	selp.f32	%f1744, 0f3F800000, 0f00000000, %p280;
	mul.wide.s32 	%rd120, %r269, 4;
	add.s64 	%rd121, %rd71, %rd120;
	sub.f32 	%f1745, %f1744, %f1845;
	st.local.f32 	[%rd121], %f1745;
	add.s32 	%r269, %r269, 1;
	setp.lt.s32	%p281, %r269, 6;
	add.s64 	%rd170, %rd170, 1;
	@%p281 bra 	BB19_237;

	ld.local.f32 	%f1746, [%rd71+20];
	div.rn.f32 	%f1747, %f1746, %f370;
	mul.lo.s32 	%r53, %r268, 6;
	add.s32 	%r233, %r53, 5;
	mul.wide.s32 	%rd123, %r233, 4;
	add.s64 	%rd124, %rd73, %rd123;
	st.local.f32 	[%rd124], %f1747;
	mov.u32 	%r271, 4;
	mov.u64 	%rd173, 0;

BB19_246:
	mov.u32 	%r54, %r271;
	mul.lo.s64 	%rd125, %rd173, -7;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd126, %rd72;
	add.s64 	%rd175, %rd127, 136;
	sub.s64 	%rd128, %rd45, %rd173;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd174, %rd73, %rd129;
	add.s32 	%r272, %r54, 1;
	mov.f32 	%f1847, 0f00000000;
	setp.lt.s32	%p282, %r272, 6;
	@%p282 bra 	BB19_247;
	bra.uni 	BB19_248;

BB19_247:
	ld.local.f32 	%f1750, [%rd174];
	ld.local.f32 	%f1751, [%rd175];
	fma.rn.f32 	%f1847, %f1751, %f1750, %f1847;
	add.s64 	%rd175, %rd175, 24;
	add.s64 	%rd174, %rd174, 4;
	add.s32 	%r272, %r272, 1;
	setp.lt.s32	%p283, %r272, 6;
	@%p283 bra 	BB19_247;

BB19_248:
	mul.lo.s32 	%r234, %r54, 7;
	mul.wide.s32 	%rd130, %r234, 4;
	add.s64 	%rd131, %rd72, %rd130;
	ld.local.f32 	%f1752, [%rd131];
	rcp.rn.f32 	%f1753, %f1752;
	mul.wide.s32 	%rd132, %r54, 4;
	add.s64 	%rd133, %rd71, %rd132;
	ld.local.f32 	%f1754, [%rd133];
	sub.f32 	%f1755, %f1754, %f1847;
	mul.f32 	%f1756, %f1753, %f1755;
	add.s32 	%r235, %r54, %r53;
	mul.wide.s32 	%rd134, %r235, 4;
	add.s64 	%rd135, %rd73, %rd134;
	st.local.f32 	[%rd135], %f1756;
	add.s32 	%r271, %r54, -1;
	add.s64 	%rd173, %rd173, 1;
	setp.gt.s32	%p284, %r54, 0;
	@%p284 bra 	BB19_246;

	add.s32 	%r268, %r268, 1;
	setp.lt.s32	%p285, %r268, 6;
	@%p285 bra 	BB19_236;

	ld.param.u64 	%rd156, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_9];
	ld.param.u64 	%rd155, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_8];
	ld.param.u32 	%r240, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_10];
	ld.param.u64 	%rd154, [_Z28kernel_MLEFit_SCMOSXYNBSXSY_PKfS0_S0_fiiiPfS1_S1_i_param_7];
	ld.local.f32 	%f1757, [%rd73];
	ld.local.f32 	%f1758, [%rd73+28];
	ld.local.f32 	%f1759, [%rd73+56];
	ld.local.f32 	%f1760, [%rd73+84];
	ld.local.f32 	%f1761, [%rd73+112];
	ld.local.f32 	%f1762, [%rd73+140];
	cvta.to.global.u64 	%rd136, %rd154;
	mul.wide.s32 	%rd137, %r65, 4;
	add.s64 	%rd138, %rd136, %rd137;
	st.global.f32 	[%rd138], %f1805;
	mul.wide.s32 	%rd139, %r240, 4;
	add.s64 	%rd140, %rd138, %rd139;
	st.global.f32 	[%rd140], %f1806;
	add.s64 	%rd141, %rd140, %rd139;
	st.global.f32 	[%rd141], %f1807;
	add.s64 	%rd142, %rd141, %rd139;
	st.global.f32 	[%rd142], %f1808;
	add.s64 	%rd143, %rd142, %rd139;
	st.global.f32 	[%rd143], %f1815;
	add.s64 	%rd144, %rd143, %rd139;
	st.global.f32 	[%rd144], %f1814;
	cvta.to.global.u64 	%rd145, %rd155;
	add.s64 	%rd146, %rd145, %rd137;
	st.global.f32 	[%rd146], %f1757;
	add.s64 	%rd147, %rd146, %rd139;
	st.global.f32 	[%rd147], %f1758;
	add.s64 	%rd148, %rd147, %rd139;
	st.global.f32 	[%rd148], %f1759;
	add.s64 	%rd149, %rd148, %rd139;
	st.global.f32 	[%rd149], %f1760;
	add.s64 	%rd150, %rd149, %rd139;
	st.global.f32 	[%rd150], %f1761;
	add.s64 	%rd151, %rd150, %rd139;
	st.global.f32 	[%rd151], %f1762;
	cvta.to.global.u64 	%rd152, %rd156;
	add.s64 	%rd153, %rd152, %rd137;
	st.global.f32 	[%rd153], %f1837;

BB19_251:
	ret;

BB19_252:
	ld.local.f32 	%f380, [%rd160];
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd163, %rd163, 24;
	add.s64 	%rd160, %rd160, 4;
	add.s32 	%r261, %r261, 1;
	mov.f32 	%f1833, %f380;
	bra.uni 	BB19_193;
}


