<stg><name>slide_window</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:3 %line_buff_2_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_2_offset

]]></Node>
<StgValue><ssdm name="line_buff_2_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:4 %line_buff_1_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_1_offset

]]></Node>
<StgValue><ssdm name="line_buff_1_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:5 %line_buff_0_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_0_offset

]]></Node>
<StgValue><ssdm name="line_buff_0_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="3">
<![CDATA[
entry:7 %zext_ln984 = zext i3 %line_buff_2_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:8 %mul_ln984 = mul i12 %zext_ln984, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="3">
<![CDATA[
entry:9 %zext_ln984_1 = zext i3 %line_buff_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:10 %mul_ln984_1 = mul i12 %zext_ln984_1, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="3">
<![CDATA[
entry:11 %zext_ln984_2 = zext i3 %line_buff_0_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln984_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:12 %mul_ln984_2 = mul i12 %zext_ln984_2, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln984_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %conv_count_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %conv_count

]]></Node>
<StgValue><ssdm name="conv_count_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="9">
<![CDATA[
entry:13 %zext_ln984_3 = zext i9 %conv_count_read

]]></Node>
<StgValue><ssdm name="zext_ln984_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:14 %add_ln984 = add i12 %mul_ln984_2, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
entry:15 %zext_ln984_4 = zext i12 %add_ln984

]]></Node>
<StgValue><ssdm name="zext_ln984_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %line_buff_0_addr = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_4

]]></Node>
<StgValue><ssdm name="line_buff_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:17 %add_ln984_1 = add i12 %mul_ln984_1, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="12">
<![CDATA[
entry:18 %zext_ln984_5 = zext i12 %add_ln984_1

]]></Node>
<StgValue><ssdm name="zext_ln984_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %line_buff_1_addr = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_5

]]></Node>
<StgValue><ssdm name="line_buff_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:20 %add_ln984_2 = add i12 %mul_ln984, i12 %zext_ln984_3

]]></Node>
<StgValue><ssdm name="add_ln984_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="12">
<![CDATA[
entry:21 %zext_ln984_6 = zext i12 %add_ln984_2

]]></Node>
<StgValue><ssdm name="zext_ln984_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %line_buff_2_addr = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_6

]]></Node>
<StgValue><ssdm name="line_buff_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="12">
<![CDATA[
entry:23 %kernel_window_val_V = load i12 %line_buff_0_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:24 %add_ln262 = add i9 %conv_count_read, i9 1

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
entry:48 %kernel_window_val_V_3 = load i12 %line_buff_1_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
entry:51 %kernel_window_val_V_6 = load i12 %line_buff_2_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="12">
<![CDATA[
entry:23 %kernel_window_val_V = load i12 %line_buff_0_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="9">
<![CDATA[
entry:25 %zext_ln984_7 = zext i9 %add_ln262

]]></Node>
<StgValue><ssdm name="zext_ln984_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:26 %add_ln984_3 = add i12 %mul_ln984_2, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
entry:27 %zext_ln984_8 = zext i12 %add_ln984_3

]]></Node>
<StgValue><ssdm name="zext_ln984_8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %line_buff_0_addr_1 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_8

]]></Node>
<StgValue><ssdm name="line_buff_0_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %add_ln984_4 = add i12 %mul_ln984_1, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
entry:30 %zext_ln984_9 = zext i12 %add_ln984_4

]]></Node>
<StgValue><ssdm name="zext_ln984_9"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %line_buff_1_addr_1 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_9

]]></Node>
<StgValue><ssdm name="line_buff_1_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:32 %add_ln984_5 = add i12 %mul_ln984, i12 %zext_ln984_7

]]></Node>
<StgValue><ssdm name="add_ln984_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
entry:33 %zext_ln984_10 = zext i12 %add_ln984_5

]]></Node>
<StgValue><ssdm name="zext_ln984_10"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %line_buff_2_addr_1 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_10

]]></Node>
<StgValue><ssdm name="line_buff_2_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
entry:35 %kernel_window_val_V_1 = load i12 %line_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:36 %add_ln262_1 = add i9 %conv_count_read, i9 2

]]></Node>
<StgValue><ssdm name="add_ln262_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="9">
<![CDATA[
entry:37 %zext_ln984_11 = zext i9 %add_ln262_1

]]></Node>
<StgValue><ssdm name="zext_ln984_11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:38 %add_ln984_6 = add i12 %mul_ln984_2, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %add_ln984_7 = add i12 %mul_ln984_1, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %add_ln984_8 = add i12 %mul_ln984, i12 %zext_ln984_11

]]></Node>
<StgValue><ssdm name="add_ln984_8"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
entry:48 %kernel_window_val_V_3 = load i12 %line_buff_1_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="12">
<![CDATA[
entry:49 %kernel_window_val_V_4 = load i12 %line_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
entry:51 %kernel_window_val_V_6 = load i12 %line_buff_2_addr

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
entry:52 %kernel_window_val_V_7 = load i12 %line_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="12">
<![CDATA[
entry:35 %kernel_window_val_V_1 = load i12 %line_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
entry:39 %zext_ln984_12 = zext i12 %add_ln984_6

]]></Node>
<StgValue><ssdm name="zext_ln984_12"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %line_buff_0_addr_2 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_12

]]></Node>
<StgValue><ssdm name="line_buff_0_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
entry:42 %zext_ln984_13 = zext i12 %add_ln984_7

]]></Node>
<StgValue><ssdm name="zext_ln984_13"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %line_buff_1_addr_2 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_13

]]></Node>
<StgValue><ssdm name="line_buff_1_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
entry:45 %zext_ln984_14 = zext i12 %add_ln984_8

]]></Node>
<StgValue><ssdm name="zext_ln984_14"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %line_buff_2_addr_2 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_14

]]></Node>
<StgValue><ssdm name="line_buff_2_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
entry:47 %kernel_window_val_V_2 = load i12 %line_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="12">
<![CDATA[
entry:49 %kernel_window_val_V_4 = load i12 %line_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
entry:50 %kernel_window_val_V_5 = load i12 %line_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
entry:52 %kernel_window_val_V_7 = load i12 %line_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="12">
<![CDATA[
entry:53 %kernel_window_val_V_8 = load i12 %line_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
entry:47 %kernel_window_val_V_2 = load i12 %line_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
entry:50 %kernel_window_val_V_5 = load i12 %line_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="12">
<![CDATA[
entry:53 %kernel_window_val_V_8 = load i12 %line_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:54 %mrv = insertvalue i144 <undef>, i16 %kernel_window_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:55 %mrv_1 = insertvalue i144 %mrv, i16 %kernel_window_val_V_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:56 %mrv_2 = insertvalue i144 %mrv_1, i16 %kernel_window_val_V_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:57 %mrv_3 = insertvalue i144 %mrv_2, i16 %kernel_window_val_V_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:58 %mrv_4 = insertvalue i144 %mrv_3, i16 %kernel_window_val_V_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:59 %mrv_5 = insertvalue i144 %mrv_4, i16 %kernel_window_val_V_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:60 %mrv_6 = insertvalue i144 %mrv_5, i16 %kernel_window_val_V_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:61 %mrv_7 = insertvalue i144 %mrv_6, i16 %kernel_window_val_V_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:62 %mrv_8 = insertvalue i144 %mrv_7, i16 %kernel_window_val_V_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="144">
<![CDATA[
entry:63 %ret_ln267 = ret i144 %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="conv_count" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv_count"/></StgValue>
</port>
<port id="89" name="line_buff_0" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="line_buff_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="line_buff_0_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="line_buff_0_offset"/></StgValue>
</port>
<port id="91" name="line_buff_1" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="line_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="line_buff_1_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="line_buff_1_offset"/></StgValue>
</port>
<port id="93" name="line_buff_2" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="line_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="line_buff_2_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="line_buff_2_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i3" to="line_buff_2_offset_read" fromId="95" toId="6">
</dataflow>
<dataflow id="97" from="line_buff_2_offset" to="line_buff_2_offset_read" fromId="94" toId="6">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i3" to="line_buff_1_offset_read" fromId="95" toId="7">
</dataflow>
<dataflow id="99" from="line_buff_1_offset" to="line_buff_1_offset_read" fromId="92" toId="7">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i3" to="line_buff_0_offset_read" fromId="95" toId="8">
</dataflow>
<dataflow id="101" from="line_buff_0_offset" to="line_buff_0_offset_read" fromId="90" toId="8">
</dataflow>
<dataflow id="102" from="line_buff_2_offset_read" to="zext_ln984" fromId="6" toId="9">
</dataflow>
<dataflow id="103" from="zext_ln984" to="mul_ln984" fromId="9" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_104" to="mul_ln984" fromId="104" toId="10">
</dataflow>
<dataflow id="106" from="line_buff_1_offset_read" to="zext_ln984_1" fromId="7" toId="11">
</dataflow>
<dataflow id="107" from="zext_ln984_1" to="mul_ln984_1" fromId="11" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_104" to="mul_ln984_1" fromId="104" toId="12">
</dataflow>
<dataflow id="109" from="line_buff_0_offset_read" to="zext_ln984_2" fromId="8" toId="13">
</dataflow>
<dataflow id="110" from="zext_ln984_2" to="mul_ln984_2" fromId="13" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_104" to="mul_ln984_2" fromId="104" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i9" to="conv_count_read" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="conv_count" to="conv_count_read" fromId="88" toId="15">
</dataflow>
<dataflow id="115" from="conv_count_read" to="zext_ln984_3" fromId="15" toId="16">
</dataflow>
<dataflow id="116" from="mul_ln984_2" to="add_ln984" fromId="14" toId="17">
</dataflow>
<dataflow id="117" from="zext_ln984_3" to="add_ln984" fromId="16" toId="17">
</dataflow>
<dataflow id="118" from="add_ln984" to="zext_ln984_4" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="line_buff_0" to="line_buff_0_addr" fromId="89" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_120" to="line_buff_0_addr" fromId="120" toId="19">
</dataflow>
<dataflow id="122" from="zext_ln984_4" to="line_buff_0_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="123" from="mul_ln984_1" to="add_ln984_1" fromId="12" toId="20">
</dataflow>
<dataflow id="124" from="zext_ln984_3" to="add_ln984_1" fromId="16" toId="20">
</dataflow>
<dataflow id="125" from="add_ln984_1" to="zext_ln984_5" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="line_buff_1" to="line_buff_1_addr" fromId="91" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_120" to="line_buff_1_addr" fromId="120" toId="22">
</dataflow>
<dataflow id="128" from="zext_ln984_5" to="line_buff_1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="129" from="mul_ln984" to="add_ln984_2" fromId="10" toId="23">
</dataflow>
<dataflow id="130" from="zext_ln984_3" to="add_ln984_2" fromId="16" toId="23">
</dataflow>
<dataflow id="131" from="add_ln984_2" to="zext_ln984_6" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="line_buff_2" to="line_buff_2_addr" fromId="93" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_120" to="line_buff_2_addr" fromId="120" toId="25">
</dataflow>
<dataflow id="134" from="zext_ln984_6" to="line_buff_2_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="line_buff_0_addr" to="kernel_window_val_V" fromId="19" toId="26">
</dataflow>
<dataflow id="136" from="conv_count_read" to="add_ln262" fromId="15" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln262" fromId="137" toId="27">
</dataflow>
<dataflow id="139" from="line_buff_1_addr" to="kernel_window_val_V_3" fromId="22" toId="28">
</dataflow>
<dataflow id="140" from="line_buff_2_addr" to="kernel_window_val_V_6" fromId="25" toId="29">
</dataflow>
<dataflow id="141" from="line_buff_0_addr" to="kernel_window_val_V" fromId="19" toId="30">
</dataflow>
<dataflow id="142" from="add_ln262" to="zext_ln984_7" fromId="27" toId="31">
</dataflow>
<dataflow id="143" from="mul_ln984_2" to="add_ln984_3" fromId="14" toId="32">
</dataflow>
<dataflow id="144" from="zext_ln984_7" to="add_ln984_3" fromId="31" toId="32">
</dataflow>
<dataflow id="145" from="add_ln984_3" to="zext_ln984_8" fromId="32" toId="33">
</dataflow>
<dataflow id="146" from="line_buff_0" to="line_buff_0_addr_1" fromId="89" toId="34">
</dataflow>
<dataflow id="147" from="StgValue_120" to="line_buff_0_addr_1" fromId="120" toId="34">
</dataflow>
<dataflow id="148" from="zext_ln984_8" to="line_buff_0_addr_1" fromId="33" toId="34">
</dataflow>
<dataflow id="149" from="mul_ln984_1" to="add_ln984_4" fromId="12" toId="35">
</dataflow>
<dataflow id="150" from="zext_ln984_7" to="add_ln984_4" fromId="31" toId="35">
</dataflow>
<dataflow id="151" from="add_ln984_4" to="zext_ln984_9" fromId="35" toId="36">
</dataflow>
<dataflow id="152" from="line_buff_1" to="line_buff_1_addr_1" fromId="91" toId="37">
</dataflow>
<dataflow id="153" from="StgValue_120" to="line_buff_1_addr_1" fromId="120" toId="37">
</dataflow>
<dataflow id="154" from="zext_ln984_9" to="line_buff_1_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="mul_ln984" to="add_ln984_5" fromId="10" toId="38">
</dataflow>
<dataflow id="156" from="zext_ln984_7" to="add_ln984_5" fromId="31" toId="38">
</dataflow>
<dataflow id="157" from="add_ln984_5" to="zext_ln984_10" fromId="38" toId="39">
</dataflow>
<dataflow id="158" from="line_buff_2" to="line_buff_2_addr_1" fromId="93" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_120" to="line_buff_2_addr_1" fromId="120" toId="40">
</dataflow>
<dataflow id="160" from="zext_ln984_10" to="line_buff_2_addr_1" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="line_buff_0_addr_1" to="kernel_window_val_V_1" fromId="34" toId="41">
</dataflow>
<dataflow id="162" from="conv_count_read" to="add_ln262_1" fromId="15" toId="42">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln262_1" fromId="163" toId="42">
</dataflow>
<dataflow id="165" from="add_ln262_1" to="zext_ln984_11" fromId="42" toId="43">
</dataflow>
<dataflow id="166" from="mul_ln984_2" to="add_ln984_6" fromId="14" toId="44">
</dataflow>
<dataflow id="167" from="zext_ln984_11" to="add_ln984_6" fromId="43" toId="44">
</dataflow>
<dataflow id="168" from="mul_ln984_1" to="add_ln984_7" fromId="12" toId="45">
</dataflow>
<dataflow id="169" from="zext_ln984_11" to="add_ln984_7" fromId="43" toId="45">
</dataflow>
<dataflow id="170" from="mul_ln984" to="add_ln984_8" fromId="10" toId="46">
</dataflow>
<dataflow id="171" from="zext_ln984_11" to="add_ln984_8" fromId="43" toId="46">
</dataflow>
<dataflow id="172" from="line_buff_1_addr" to="kernel_window_val_V_3" fromId="22" toId="47">
</dataflow>
<dataflow id="173" from="line_buff_1_addr_1" to="kernel_window_val_V_4" fromId="37" toId="48">
</dataflow>
<dataflow id="174" from="line_buff_2_addr" to="kernel_window_val_V_6" fromId="25" toId="49">
</dataflow>
<dataflow id="175" from="line_buff_2_addr_1" to="kernel_window_val_V_7" fromId="40" toId="50">
</dataflow>
<dataflow id="176" from="line_buff_0_addr_1" to="kernel_window_val_V_1" fromId="34" toId="51">
</dataflow>
<dataflow id="177" from="add_ln984_6" to="zext_ln984_12" fromId="44" toId="52">
</dataflow>
<dataflow id="178" from="line_buff_0" to="line_buff_0_addr_2" fromId="89" toId="53">
</dataflow>
<dataflow id="179" from="StgValue_120" to="line_buff_0_addr_2" fromId="120" toId="53">
</dataflow>
<dataflow id="180" from="zext_ln984_12" to="line_buff_0_addr_2" fromId="52" toId="53">
</dataflow>
<dataflow id="181" from="add_ln984_7" to="zext_ln984_13" fromId="45" toId="54">
</dataflow>
<dataflow id="182" from="line_buff_1" to="line_buff_1_addr_2" fromId="91" toId="55">
</dataflow>
<dataflow id="183" from="StgValue_120" to="line_buff_1_addr_2" fromId="120" toId="55">
</dataflow>
<dataflow id="184" from="zext_ln984_13" to="line_buff_1_addr_2" fromId="54" toId="55">
</dataflow>
<dataflow id="185" from="add_ln984_8" to="zext_ln984_14" fromId="46" toId="56">
</dataflow>
<dataflow id="186" from="line_buff_2" to="line_buff_2_addr_2" fromId="93" toId="57">
</dataflow>
<dataflow id="187" from="StgValue_120" to="line_buff_2_addr_2" fromId="120" toId="57">
</dataflow>
<dataflow id="188" from="zext_ln984_14" to="line_buff_2_addr_2" fromId="56" toId="57">
</dataflow>
<dataflow id="189" from="line_buff_0_addr_2" to="kernel_window_val_V_2" fromId="53" toId="58">
</dataflow>
<dataflow id="190" from="line_buff_1_addr_1" to="kernel_window_val_V_4" fromId="37" toId="59">
</dataflow>
<dataflow id="191" from="line_buff_1_addr_2" to="kernel_window_val_V_5" fromId="55" toId="60">
</dataflow>
<dataflow id="192" from="line_buff_2_addr_1" to="kernel_window_val_V_7" fromId="40" toId="61">
</dataflow>
<dataflow id="193" from="line_buff_2_addr_2" to="kernel_window_val_V_8" fromId="57" toId="62">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="194" toId="63">
</dataflow>
<dataflow id="196" from="line_buff_2" to="specmemcore_ln0" fromId="93" toId="63">
</dataflow>
<dataflow id="198" from="StgValue_197" to="specmemcore_ln0" fromId="197" toId="63">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="63">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="63">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="194" toId="64">
</dataflow>
<dataflow id="204" from="line_buff_1" to="specmemcore_ln0" fromId="91" toId="64">
</dataflow>
<dataflow id="205" from="StgValue_197" to="specmemcore_ln0" fromId="197" toId="64">
</dataflow>
<dataflow id="206" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="64">
</dataflow>
<dataflow id="207" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="64">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="194" toId="65">
</dataflow>
<dataflow id="209" from="line_buff_0" to="specmemcore_ln0" fromId="89" toId="65">
</dataflow>
<dataflow id="210" from="StgValue_197" to="specmemcore_ln0" fromId="197" toId="65">
</dataflow>
<dataflow id="211" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="65">
</dataflow>
<dataflow id="212" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="65">
</dataflow>
<dataflow id="213" from="line_buff_0_addr_2" to="kernel_window_val_V_2" fromId="53" toId="66">
</dataflow>
<dataflow id="214" from="line_buff_1_addr_2" to="kernel_window_val_V_5" fromId="55" toId="67">
</dataflow>
<dataflow id="215" from="line_buff_2_addr_2" to="kernel_window_val_V_8" fromId="57" toId="68">
</dataflow>
<dataflow id="217" from="StgValue_216" to="mrv" fromId="216" toId="69">
</dataflow>
<dataflow id="218" from="kernel_window_val_V" to="mrv" fromId="30" toId="69">
</dataflow>
<dataflow id="219" from="mrv" to="mrv_1" fromId="69" toId="70">
</dataflow>
<dataflow id="220" from="kernel_window_val_V_1" to="mrv_1" fromId="51" toId="70">
</dataflow>
<dataflow id="221" from="mrv_1" to="mrv_2" fromId="70" toId="71">
</dataflow>
<dataflow id="222" from="kernel_window_val_V_2" to="mrv_2" fromId="66" toId="71">
</dataflow>
<dataflow id="223" from="mrv_2" to="mrv_3" fromId="71" toId="72">
</dataflow>
<dataflow id="224" from="kernel_window_val_V_3" to="mrv_3" fromId="47" toId="72">
</dataflow>
<dataflow id="225" from="mrv_3" to="mrv_4" fromId="72" toId="73">
</dataflow>
<dataflow id="226" from="kernel_window_val_V_4" to="mrv_4" fromId="59" toId="73">
</dataflow>
<dataflow id="227" from="mrv_4" to="mrv_5" fromId="73" toId="74">
</dataflow>
<dataflow id="228" from="kernel_window_val_V_5" to="mrv_5" fromId="67" toId="74">
</dataflow>
<dataflow id="229" from="mrv_5" to="mrv_6" fromId="74" toId="75">
</dataflow>
<dataflow id="230" from="kernel_window_val_V_6" to="mrv_6" fromId="49" toId="75">
</dataflow>
<dataflow id="231" from="mrv_6" to="mrv_7" fromId="75" toId="76">
</dataflow>
<dataflow id="232" from="kernel_window_val_V_7" to="mrv_7" fromId="61" toId="76">
</dataflow>
<dataflow id="233" from="mrv_7" to="mrv_8" fromId="76" toId="77">
</dataflow>
<dataflow id="234" from="kernel_window_val_V_8" to="mrv_8" fromId="68" toId="77">
</dataflow>
<dataflow id="235" from="mrv_8" to="ret_ln267" fromId="77" toId="78">
</dataflow>
</dataflows>


</stg>
