
synthesis -f "FPGASDR_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 05 22:59:27 2020


Command Line:  synthesis -f FPGASDR_impl1_lattice.synproj -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 80.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/user/lattice/1BitADCFPGASDR (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/user/lattice/1BitADCFPGASDR/impl1 (searchpath added)
-p C:/Users/user/lattice/1BitADCFPGASDR (searchpath added)
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/impl1/source/top.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/impl1/source/UartRX.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/NCO.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/Mixer.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/CIC.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/PWM.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/Multiplier.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/AMDemod.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/SinCos.v
Verilog design file = C:/Users/user/lattice/1BitADCFPGASDR/NCOAdder.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/impl1/source/uartrx.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/nco.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/mixer.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/cic.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/pwm.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/multiplier.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/amdemod.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/sincos.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/1bitadcfpgasdr/ncoadder.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/impl1/source/top.v(45): " arg1="top" arg2="c:/users/user/lattice/1bitadcfpgasdr/impl1/source/top.v" arg3="45"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;88.67&quot;)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1032): " arg1="PUR" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1032"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/sincos.v(8): " arg1="SinCos" arg2="c:/users/user/lattice/1bitadcfpgasdr/sincos.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(563): " arg1="INV" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="563"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1173): " arg1="XOR2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1173"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051): " arg1="ROM16X1A(initval=16&apos;b1111111111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1051"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): " arg1="FD1P3DX" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="187"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(723): " arg1="MUX21" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="723"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111111111111111111111111110000000000000000000000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111111111111100000000000001111111111100000000000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111100000000011111110000001111110000011111000000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111111111100000011111000011110001110001110001110011100111000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111111000011100011100110011001001101101101001001011010110100)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111111000110011011010010101010100101001001001101100110001100110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111100100101010110011000000000001110011011010110101010110101010)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1110010110011100010101001111111101101010110011100000000011110000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1101000010100011001111010111110011001100010101100000000011001100)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1111011011100010010110111011101001110011000000100111110010101010)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1000100101001010011001010111111001010010011110001001001001111000)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b01)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b01111111111111111111111111111111111111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b0111111111110000000000000111111111111111111111111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b011111000001111110000001111111000000000111111111111111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b011100111001110001110001110001111000011111000000111111111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b0101101011010010010110110110010011001100111000111000011111111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1100110001100110110010010010100101010101001011011001100011111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1010101101010101101011011001110000000000011001101010100100111110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b01111000000000111001101010110111111110010101000111001101001110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b0110011000000000110101000110011001111101011110011000101000010110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b1010101001111100100000011001110010111011101101001000111011011110)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1089): " arg1="ROM64X1A(initval=64&apos;b011110010010010001111001001010011111101010011001010010100100010)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1089"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/nco.v(13): " arg1="nco_sig" arg2="c:/users/user/lattice/1bitadcfpgasdr/nco.v" arg3="13"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/mixer.v(2): " arg1="Mixer" arg2="c:/users/user/lattice/1bitadcfpgasdr/mixer.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/cic.v(20): " arg1="CIC(width=72,decimation_ratio=4096)" arg2="c:/users/user/lattice/1bitadcfpgasdr/cic.v" arg3="20"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/cic.v(119): " arg1="72" arg2="12" arg3="c:/users/user/lattice/1bitadcfpgasdr/cic.v" arg4="119"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/pwm.v(1): " arg1="PWM" arg2="c:/users/user/lattice/1bitadcfpgasdr/pwm.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/amdemod.v(8): " arg1="AMDemodulator" arg2="c:/users/user/lattice/1bitadcfpgasdr/amdemod.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/multiplier.v(8): " arg1="Multiplier" arg2="c:/users/user/lattice/1bitadcfpgasdr/multiplier.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(797): " arg1="ND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="797"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
Removed duplicate sequential element MultDataD(12 bit), because it is equivalent to MultDataC

Removed duplicate sequential element MultDataA(12 bit), because it is equivalent to MultDataB

    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/1bitadcfpgasdr/impl1/source/uartrx.v(19): " arg1="uart_rx(CLKS_PER_BIT=87)" arg2="c:/users/user/lattice/1bitadcfpgasdr/impl1/source/uartrx.v" arg3="19"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="o_Tx_Serial"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="MYLED[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="XOut"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="sin_out"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CIC_out_clkSin"  />
######## Missing driver on net o_Tx_Serial. Patching with GND.
######## Missing driver on net MYLED[7]. Patching with GND.
######## Missing driver on net XOut. Patching with GND.
######## Missing driver on net sin_out. Patching with GND.
######## Missing driver on net CIC_out_clkSin. Patching with GND.



Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="CICGain"  />
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Applying 80.000000 MHz constraint to all clocks

Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier1/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier1/FF_76.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_98 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_86.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_97 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_85.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_96 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_84.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_95 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_83.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_94 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_82.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_93 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_81.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_92 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_80.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_91 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_79.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_90 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_78.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_89 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_77.
Duplicate register/latch removal. \AMDemodulator1/Multiplier2/FF_88 is a one-to-one match with \AMDemodulator1/Multiplier2/FF_76.
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   5154 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGASDR_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 2891 of 7209 (40 % )
AND2 => 13
CCU2D => 1438
FADD2B => 134
FD1P3AX => 1590
FD1P3DX => 259
FD1P3IX => 16
FD1S3AX => 985
FD1S3AY => 4
FD1S3IX => 36
FD1S3JX => 1
GSR => 1
IB => 2
INV => 33
LUT4 => 398
MULT2 => 72
MUX21 => 54
ND2 => 44
OB => 32
OSCH => 1
PFUMX => 9
PUR => 1
ROM16X1A => 2
ROM64X1A => 26
XOR2 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : osc_clk, loads : 2583
  Net : CIC1Sin/CIC1_out_clkSin, loads : 267
  Net : uart_rx1/UartClk_2, loads : 42
Clock Enable Nets
Number of Clock Enables: 50
Top 10 highest fanout Clock Enables:
  Net : CIC1Cos/osc_clk_enable_744, loads : 63
  Net : CIC1Sin/osc_clk_enable_297, loads : 50
  Net : CIC1Sin/osc_clk_enable_347, loads : 50
  Net : CIC1Sin/osc_clk_enable_397, loads : 50
  Net : CIC1Sin/osc_clk_enable_647, loads : 50
  Net : CIC1Cos/osc_clk_enable_1384, loads : 50
  Net : CIC1Sin/osc_clk_enable_697, loads : 50
  Net : CIC1Cos/osc_clk_enable_1334, loads : 50
  Net : CIC1Cos/osc_clk_enable_1284, loads : 50
  Net : CIC1Sin/osc_clk_enable_75, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CIC1Sin/osc_clk_enable_1458, loads : 100
  Net : CIC1Sin/osc_clk_enable_547, loads : 100
  Net : CIC1Sin/osc_clk_enable_147, loads : 100
  Net : CIC1Sin/osc_clk_enable_247, loads : 100
  Net : CIC1Sin/osc_clk_enable_197, loads : 100
  Net : CIC1Sin/osc_clk_enable_447, loads : 100
  Net : CIC1Sin/osc_clk_enable_497, loads : 100
  Net : CIC1Sin/osc_clk_enable_597, loads : 100
  Net : CIC1Cos/osc_clk_enable_784, loads : 100
  Net : CIC1Cos/osc_clk_enable_834, loads : 100
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 12.500000 -name    |             |             |
clk2 [get_nets \uart_rx1/UartClk[2]]    |   80.000 MHz|   93.563 MHz|     6  
                                        |             |             |
create_clock -period 12.500000 -name    |             |             |
clk1 [get_nets CIC1_out_clkSin]         |   80.000 MHz|   16.267 MHz|   105 *
                                        |             |             |
create_clock -period 12.500000 -name    |             |             |
clk0 [get_nets osc_clk]                 |   80.000 MHz|   52.835 MHz|    36 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 149.137  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 25.428  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "FPGASDR_impl1.ngd" -o "FPGASDR_impl1_map.ncd" -pr "FPGASDR_impl1.prf" -mp "FPGASDR_impl1.mrp" -lpf "C:/Users/user/lattice/1BitADCFPGASDR/impl1/FPGASDR_impl1.lpf" -lpf "C:/Users/user/lattice/1BitADCFPGASDR/FPGASDR.lpf"            
map:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FPGASDR_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/user/lattice/1BitADCFPGASDR/FPGASDR.lpf(54): Semantic error in &quot;MULTICYCLE FROM CELL &quot;uart_rx1/o_Rx_Byte_i6&quot; CLKNET &quot;uart_tx1/UartClk[2]&quot; TO CELL &quot;phase_inc_carrGen_i0_i63&quot; CLKNET &quot;osc_clk&quot; 8.000000 X ;&quot;: " arg1="&quot;uart_tx1/UartClk[2]&quot; matches no clknets in the design. " arg2="C:/Users/user/lattice/1BitADCFPGASDR/FPGASDR.lpf" arg3="54"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/user/lattice/1BitADCFPGASDR/FPGASDR.lpf(55): Semantic error in &quot;MULTICYCLE FROM CELL &quot;uart_rx1/o_Rx_Byte_i6&quot; CLKNET &quot;uart_tx1/UartClk[2]&quot; TO CELL &quot;phase_inc_carrGen_i0_i62&quot; CLKNET &quot;osc_clk&quot; 8.000000 X ;&quot;: " arg1="&quot;uart_tx1/UartClk[2]&quot; matches no clknets in the design. " arg2="C:/Users/user/lattice/1BitADCFPGASDR/FPGASDR.lpf" arg3="55"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:   2891 out of  7209 (40%)
      PFU registers:         2891 out of  6864 (42%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:      2559 out of  3432 (75%)
      SLICEs as Logic/ROM:   2559 out of  3432 (75%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:       1644 out of  3432 (48%)
   Number of LUT4s:        3864 out of  6864 (56%)
      Number used as logic LUTs:        576
      Number used as distributed RAM:     0
      Number used as ripple logic:      3288
      Number used as shift registers:     0
   Number of PIO sites used: 35 + 4(JTAG) out of 115 (34%)
      Number of PIO sites used for single ended IOs: 37
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO comps in NCD)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net osc_clk: 1362 loads, 1362 rising, 0 falling (Driver: OSCH_inst )
     Net uart_rx1/UartClk[2]: 29 loads, 29 rising, 0 falling (Driver: uart_rx1/UartClk_1000_1022__i2 )
     Net CIC1_out_clkSin: 153 loads, 153 rising, 0 falling (Driver: CIC1Sin/d_clk_67 )
   Number of Clock Enables:  50
     Net PWM1/osc_clk_enable_1393: 6 loads, 6 LSLICEs
     Net osc_clk_enable_1394: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_18: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_3: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_1: 1 loads, 1 LSLICEs
     Net uart_rx1/r_Rx_DV_N_2484: 5 loads, 5 LSLICEs
     Net uart_rx1/UartClk_2_enable_25: 2 loads, 2 LSLICEs
     Net osc_clk_enable_1447: 25 loads, 25 LSLICEs
     Net osc_clk_enable_1457: 5 loads, 5 LSLICEs
     Net uart_rx1/UartClk_2_enable_5: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_4: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_23: 9 loads, 9 LSLICEs
     Net osc_clk_enable_128: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_26: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_28: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_27: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_11: 1 loads, 1 LSLICEs
     Net osc_clk_enable_1397: 2 loads, 2 LSLICEs
     Net CIC1Sin/osc_clk_enable_75: 31 loads, 31 LSLICEs
     Net CIC1Sin/osc_clk_enable_1458: 17 loads, 17 LSLICEs
     Net CIC1Sin/v_comb: 16 loads, 16 LSLICEs
     Net CIC1Sin/osc_clk_enable_547: 25 loads, 25 LSLICEs
     Net CIC1Sin/osc_clk_enable_147: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_297: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_247: 25 loads, 25 LSLICEs
     Net CIC1Sin/d_clk_tmp_N_1831: 20 loads, 20 LSLICEs
     Net CIC1Sin/osc_clk_enable_197: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_347: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_397: 25 loads, 25 LSLICEs
     Net CIC1Sin/osc_clk_enable_447: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_497: 25 loads, 25 LSLICEs
     Net CIC1Sin/osc_clk_enable_597: 26 loads, 26 LSLICEs
     Net CIC1Sin/osc_clk_enable_647: 25 loads, 25 LSLICEs
     Net CIC1Sin/osc_clk_enable_697: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_744: 24 loads, 24 LSLICEs
     Net CIC1Cos/osc_clk_enable_784: 30 loads, 30 LSLICEs
     Net CIC1Cos/v_comb: 15 loads, 15 LSLICEs
     Net CIC1Cos/count_15__N_1458: 12 loads, 12 LSLICEs
     Net CIC1Cos/osc_clk_enable_834: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_884: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_934: 25 loads, 25 LSLICEs
     Net CIC1Cos/osc_clk_enable_984: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_1034: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_1084: 25 loads, 25 LSLICEs
     Net CIC1Cos/osc_clk_enable_1134: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_1184: 25 loads, 25 LSLICEs
     Net CIC1Cos/osc_clk_enable_1234: 25 loads, 25 LSLICEs
     Net CIC1Cos/osc_clk_enable_1284: 26 loads, 26 LSLICEs
     Net CIC1Cos/osc_clk_enable_1334: 25 loads, 25 LSLICEs
     Net CIC1Cos/osc_clk_enable_1384: 26 loads, 26 LSLICEs
   Number of LSRs:  10
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/r_Rx_DV: 1 loads, 1 LSLICEs
     Net uart_rx1/n12819: 1 loads, 1 LSLICEs
     Net uart_rx1/n8374: 9 loads, 9 LSLICEs
     Net CIC1Sin/osc_clk_enable_1458: 2 loads, 2 LSLICEs
     Net CIC1Sin/n8376: 8 loads, 8 LSLICEs
     Net CIC1Sin/d_clk_tmp_N_1831: 1 loads, 1 LSLICEs
     Net CIC1Cos/osc_clk_enable_744: 1 loads, 1 LSLICEs
     Net CIC1Cos/count_15__N_1458: 1 loads, 1 LSLICEs
     Net CIC1Cos/n8387: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net MixerOutCos_11: 98 loads
     Net MixerOutSin_11: 98 loads
     Net SinCos1/rom_addr0_r_10: 86 loads
     Net SinCos1/rom_addr0_r_8: 86 loads
     Net SinCos1/rom_addr0_r_9: 86 loads
     Net SinCos1/rom_addr0_r_7: 83 loads
     Net o_Rx_Byte_c_3: 77 loads
     Net n9000: 75 loads
     Net CICGain_0: 62 loads
     Net n13376: 52 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 86 MB

Dumping design to file FPGASDR_impl1_map.ncd.

ncd2vdb "FPGASDR_impl1_map.ncd" ".vdbs/FPGASDR_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

trce -f "FPGASDR_impl1.mt" -o "FPGASDR_impl1.tw1" "FPGASDR_impl1_map.ncd" "FPGASDR_impl1.prf"
trce:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpgasdr_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 22:59:59 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 13047644
Cumulative negative slack: 13047644

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:00:00 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 13047644 (setup), 0 (hold)
Cumulative negative slack: 13047644 (13047644+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 97 MB


ldbanno "FPGASDR_impl1_map.ncd" -n Verilog -o "FPGASDR_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.11.2.446
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the FPGASDR_impl1_map design file.


Loading design for application ldbanno from file FPGASDR_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FPGASDR_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file FPGASDR_impl1_mapvo.vo
Writing SDF timing to file FPGASDR_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 9 secs 
Total REAL Time: 10 secs 
Peak Memory Usage: 128 MB

mpartrce -p "FPGASDR_impl1.p2t" -f "FPGASDR_impl1.p3t" -tf "FPGASDR_impl1.pt" "FPGASDR_impl1_map.ncd" "FPGASDR_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FPGASDR_impl1_map.ncd"
Sun Apr 05 23:00:11 2020

PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF FPGASDR_impl1_map.ncd FPGASDR_impl1.dir/5_1.ncd FPGASDR_impl1.prf
Preference file: FPGASDR_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FPGASDR_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   35+4(JTAG)/336     12% used
                  35+4(JTAG)/115     34% bonded

   SLICE           2559/3432         74% used

   OSC                1/1           100% used


Number of Signals: 7846
Number of Connections: 16500

Pin Constraint Summary:
   24 out of 34 pins locked (70% locked).

The following 3 signals are selected to use the primary clock routing resources:
    osc_clk (driver: OSCH_inst, clk load #: 1362)
    CIC1_out_clkSin (driver: CIC1Sin/SLICE_2199, clk load #: 153)
    uart_rx1/UartClk[2] (driver: uart_rx1/SLICE_12, clk load #: 29)


The following 8 signals are selected to use the secondary clock routing resources:
    CIC1Sin/osc_clk_enable_75 (driver: CIC1Sin/SLICE_2179, clk load #: 0, sr load #: 0, ce load #: 31)
    CIC1Cos/osc_clk_enable_784 (driver: CIC1Cos/SLICE_1928, clk load #: 0, sr load #: 0, ce load #: 30)
    CIC1Sin/osc_clk_enable_147 (driver: CIC1Sin/SLICE_2179, clk load #: 0, sr load #: 0, ce load #: 26)
    CIC1Sin/osc_clk_enable_297 (driver: CIC1Sin/SLICE_2181, clk load #: 0, sr load #: 0, ce load #: 26)
    CIC1Sin/osc_clk_enable_197 (driver: CIC1Sin/SLICE_2180, clk load #: 0, sr load #: 0, ce load #: 26)
    CIC1Sin/osc_clk_enable_347 (driver: CIC1Sin/SLICE_2181, clk load #: 0, sr load #: 0, ce load #: 26)
    CIC1Sin/osc_clk_enable_447 (driver: CIC1Sin/SLICE_2182, clk load #: 0, sr load #: 0, ce load #: 26)
    CIC1Sin/osc_clk_enable_597 (driver: CIC1Sin/SLICE_2184, clk load #: 0, sr load #: 0, ce load #: 26)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 17 secs 

Starting Placer Phase 1.
....................
Placer score = 1390016.
Finished Placer Phase 1.  REAL time: 40 secs 

Starting Placer Phase 2.
.
Placer score =  1341507
Finished Placer Phase 2.  REAL time: 41 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "osc_clk" from OSC on comp "OSCH_inst" on site "OSC", clk load = 1362
  PRIMARY "CIC1_out_clkSin" from Q0 on comp "CIC1Sin/SLICE_2199" on site "R2C19B", clk load = 153
  PRIMARY "uart_rx1/UartClk[2]" from Q1 on comp "uart_rx1/SLICE_12" on site "R21C2B", clk load = 29
  SECONDARY "CIC1Sin/osc_clk_enable_75" from Q0 on comp "CIC1Sin/SLICE_2179" on site "R21C18D", clk load = 0, ce load = 31, sr load = 0
  SECONDARY "CIC1Cos/osc_clk_enable_784" from Q0 on comp "CIC1Cos/SLICE_1928" on site "R22C18B", clk load = 0, ce load = 30, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_147" from Q1 on comp "CIC1Sin/SLICE_2179" on site "R21C18D", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_297" from Q0 on comp "CIC1Sin/SLICE_2181" on site "R21C20B", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_197" from Q0 on comp "CIC1Sin/SLICE_2180" on site "R21C20C", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_347" from Q1 on comp "CIC1Sin/SLICE_2181" on site "R21C20B", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_447" from Q1 on comp "CIC1Sin/SLICE_2182" on site "R21C20D", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "CIC1Sin/osc_clk_enable_597" from Q0 on comp "CIC1Sin/SLICE_2184" on site "R15C40A", clk load = 0, ce load = 26, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   35 + 4(JTAG) out of 336 (11.6%) PIO sites used.
   35 + 4(JTAG) out of 115 (33.9%) bonded PIO sites used.
   Number of PIO comps: 34; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 28 ( 39%) | 2.5V       | -         |
| 1        | 10 / 29 ( 34%) | 3.3V       | -         |
| 2        | 12 / 29 ( 41%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 2 / 10 ( 20%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 39 secs 

Dumping design to file FPGASDR_impl1.dir/5_1.ncd.

0 connections routed; 16500 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 53 secs 

Start NBR router at 23:01:04 04/05/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:01:05 04/05/20

Start NBR section for initial routing at 23:01:06 04/05/20
Level 1, iteration 1
262(0.07%) conflicts; 10836(65.67%) untouched conns; 5260364 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.069ns/-5260.364ns; real time: 59 secs 
Level 2, iteration 1
216(0.06%) conflicts; 9411(57.04%) untouched conns; 5472331 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.145ns/-5472.331ns; real time: 1 mins 2 secs 
Level 3, iteration 1
308(0.08%) conflicts; 5459(33.08%) untouched conns; 5911700 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.153ns/-5911.701ns; real time: 1 mins 8 secs 
Level 4, iteration 1
482(0.13%) conflicts; 0(0.00%) untouched conn; 6238485 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.150ns/-6238.485ns; real time: 1 mins 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:01:23 04/05/20
Level 4, iteration 1
360(0.10%) conflicts; 0(0.00%) untouched conn; 6204268 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.103ns/-6204.268ns; real time: 1 mins 13 secs 
Level 4, iteration 2
248(0.07%) conflicts; 0(0.00%) untouched conn; 6242991 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.172ns/-6242.991ns; real time: 1 mins 15 secs 
Level 4, iteration 3
135(0.04%) conflicts; 0(0.00%) untouched conn; 6297486 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.172ns/-6297.486ns; real time: 1 mins 16 secs 
Level 4, iteration 4
65(0.02%) conflicts; 0(0.00%) untouched conn; 6297486 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.172ns/-6297.486ns; real time: 1 mins 17 secs 
Level 4, iteration 5
45(0.01%) conflicts; 0(0.00%) untouched conn; 6331036 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.180ns/-6331.036ns; real time: 1 mins 18 secs 
Level 4, iteration 6
38(0.01%) conflicts; 0(0.00%) untouched conn; 6331036 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.180ns/-6331.036ns; real time: 1 mins 18 secs 
Level 4, iteration 7
27(0.01%) conflicts; 0(0.00%) untouched conn; 6377519 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.164ns/-6377.519ns; real time: 1 mins 19 secs 
Level 4, iteration 8
33(0.01%) conflicts; 0(0.00%) untouched conn; 6377519 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.164ns/-6377.519ns; real time: 1 mins 19 secs 
Level 4, iteration 9
20(0.01%) conflicts; 0(0.00%) untouched conn; 6434028 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.164ns/-6434.028ns; real time: 1 mins 20 secs 
Level 4, iteration 10
20(0.01%) conflicts; 0(0.00%) untouched conn; 6434028 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.164ns/-6434.028ns; real time: 1 mins 20 secs 
Level 4, iteration 11
15(0.00%) conflicts; 0(0.00%) untouched conn; 6468145 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.279ns/-6468.145ns; real time: 1 mins 21 secs 
Level 4, iteration 12
11(0.00%) conflicts; 0(0.00%) untouched conn; 6468145 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.279ns/-6468.145ns; real time: 1 mins 21 secs 
Level 4, iteration 13
5(0.00%) conflicts; 0(0.00%) untouched conn; 6520140 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6520.140ns; real time: 1 mins 22 secs 
Level 4, iteration 14
4(0.00%) conflicts; 0(0.00%) untouched conn; 6520140 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6520.140ns; real time: 1 mins 22 secs 
Level 4, iteration 15
3(0.00%) conflicts; 0(0.00%) untouched conn; 6577992 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6577.992ns; real time: 1 mins 22 secs 
Level 4, iteration 16
3(0.00%) conflicts; 0(0.00%) untouched conn; 6577992 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6577.992ns; real time: 1 mins 22 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 6583032 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.032ns; real time: 1 mins 23 secs 
Level 4, iteration 18
2(0.00%) conflicts; 0(0.00%) untouched conn; 6583032 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.032ns; real time: 1 mins 23 secs 
Level 4, iteration 19
2(0.00%) conflicts; 0(0.00%) untouched conn; 6586934 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.484ns/-6586.934ns; real time: 1 mins 24 secs 
Level 4, iteration 20
2(0.00%) conflicts; 0(0.00%) untouched conn; 6586934 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.484ns/-6586.934ns; real time: 1 mins 24 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 6582569 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6582.569ns; real time: 1 mins 24 secs 
Level 4, iteration 22
2(0.00%) conflicts; 0(0.00%) untouched conn; 6582569 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6582.569ns; real time: 1 mins 25 secs 
Level 4, iteration 23
2(0.00%) conflicts; 0(0.00%) untouched conn; 6583032 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.032ns; real time: 1 mins 25 secs 
Level 4, iteration 24
2(0.00%) conflicts; 0(0.00%) untouched conn; 6583032 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.032ns; real time: 1 mins 25 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 6583840 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.840ns; real time: 1 mins 26 secs 
Level 4, iteration 26
1(0.00%) conflict; 0(0.00%) untouched conn; 6583840 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.840ns; real time: 1 mins 26 secs 
Level 4, iteration 27
0(0.00%) conflict; 0(0.00%) untouched conn; 6583751 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.477ns/-6583.751ns; real time: 1 mins 27 secs 

Start NBR section for performance tuning (iteration 1) at 23:01:38 04/05/20
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 6525434 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6525.434ns; real time: 1 mins 27 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 6526766 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6526.766ns; real time: 1 mins 28 secs 

Start NBR section for performance tuning (iteration 2) at 23:01:39 04/05/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 6526766 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6526.766ns; real time: 1 mins 28 secs 

Start NBR section for re-routing at 23:01:39 04/05/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 6526766 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -7.266ns/-6526.766ns; real time: 1 mins 29 secs 

Start NBR section for post-routing at 23:01:40 04/05/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 3366 (20.40%)
  Estimated worst slack<setup> : -7.266ns
  Timing score<setup> : 21275096
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 32 secs 
Total REAL time: 1 mins 36 secs 
Completely routed.
End of route.  16500 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 21275096 

Dumping design to file FPGASDR_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -7.266
PAR_SUMMARY::Timing score<setup/<ns>> = 21275.096
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.302
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 33 secs 
Total REAL time to completion: 1 mins 38 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "FPGASDR_impl1.pt" -o "FPGASDR_impl1.twr" "FPGASDR_impl1.ncd" "FPGASDR_impl1.prf"
trce:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:01:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 21275096
Cumulative negative slack: 21275096

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:01:52 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 21275096 (setup), 0 (hold)
Cumulative negative slack: 21275096 (21275096+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 100 MB


iotiming  "FPGASDR_impl1.ncd" "FPGASDR_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application iotiming from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 6
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "FPGASDR_impl1.par" 

bitgen -f "FPGASDR_impl1.t2b" -w "FPGASDR_impl1.ncd"  -jedec "FPGASDR_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.2.446
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FPGASDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FPGASDR_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "FPGASDR_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 305 MB
