<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】Synopsys数字IC设计流程 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】Synopsys数字IC设计流程">
<meta property="og:url" content="https://www.whyc.fun/2023/Q2/ic-design-synopsys-digital-ic-design-flow/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2023-06-11T21:27:02.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:02.886Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="EDA工具">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】Synopsys数字IC设计流程",
  "url": "https://www.whyc.fun/2023/Q2/ic-design-synopsys-digital-ic-design-flow/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2023-06-11T21:27:02.000Z",
  "dateModified": "2026-01-18T08:18:02.886Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2023/Q2/ic-design-synopsys-digital-ic-design-flow/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】Synopsys数字IC设计流程',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】Synopsys数字IC设计流程</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】Synopsys数字IC设计流程</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-06-11T21:27:02.000Z" title="发表于 2023-06-11 21:27:02">2023-06-11</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:02.886Z" title="更新于 2026-01-18 08:18:02">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="数字IC设计流程"><a href="#数字IC设计流程" class="headerlink" title="数字IC设计流程"></a>数字IC设计流程</h1><p>数字IC设计流程如下：<br>需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，PT时序分析，DRC&amp;LVS等）</p>
<h2 id="前端设计"><a href="#前端设计" class="headerlink" title="前端设计"></a>前端设计</h2><h3 id="RTL编写和HDL仿真"><a href="#RTL编写和HDL仿真" class="headerlink" title="RTL编写和HDL仿真"></a>RTL编写和HDL仿真</h3><img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/1.png" class="" title="在这里插入图片描述">

<p>用Verilog实现芯片各个模块的功能，如写一个四位乘法器multipleir.v和它的测试文件tb_multiplier.v并使用VCS编译并仿真，使用Verdi查看波形，通过RTL功能验证。</p>
<h3 id="逻辑综合"><a href="#逻辑综合" class="headerlink" title="逻辑综合"></a>逻辑综合</h3><p>使用DC（Design Compiler）综合RTL代码，生成门级网表（Gate-Level Netlist）。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/2.png" class="" title="在这里插入图片描述">

<p>具体来说，DC实际上将RTL先翻译成 了内部可识别的GTECH形式的中间代码，然后再根据所提供的<strong>目标库</strong>和<strong>设计约束</strong>来映射和优化出最终的网表文件netlist.v。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/3.png" class="" title="在这里插入图片描述">

<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/4.png" class="" title="在这里插入图片描述">

<p>在使用Synopsys DC进行逻辑综合时，基本可以分为四步：</p>
<ol>
<li>预综合过程（设置目标库、链接库等）</li>
<li>施加设计约束（如信号从0到1需要的transition time）</li>
<li>设计综合（指使用compile命令后进行编译的过程）</li>
<li>后综合过程（如将网表文件从内存写出为netlist.v）</li>
</ol>
<h3 id="门级仿真"><a href="#门级仿真" class="headerlink" title="门级仿真"></a>门级仿真</h3><p>使用VCS编译dc生成的网表文件和tb文件，对门级网表进行仿真，进行该仿真的原因是dc设置了时序约束，该仿真会比HDL仿真更加真实。</p>
<h3 id="形式化验证"><a href="#形式化验证" class="headerlink" title="形式化验证"></a>形式化验证</h3><p>使用formality进行形式化验证，是对网表文件和RTL代码之间映射的检验，在数学上验证该网表能实现对应RTL的功能。</p>
<h2 id="后端设计"><a href="#后端设计" class="headerlink" title="后端设计"></a>后端设计</h2><img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/5.png" class="" title="在这里插入图片描述">

<p>后端工作的<strong>输入</strong>是前端生成的网表文件和sdc约束文件<br>后端工作的<strong>输出</strong>的是GDS（Geometry Data Standard）版图，GDS是描述电路版图的格式，包含制造一颗芯片所需的全部信息，芯片制造商（fab）只需要IC设计公司提交GDS用于芯片生产。<br>后端工作的<strong>目标</strong>是生成符合要求的GDS版图，理想的GDS版图要求包括：</p>
<ol>
<li>功能上和RTL一样</li>
<li>物理规则上，fab能拿它正常制造</li>
<li>PPA，即性能，功耗，面积尽可能达到最优</li>
</ol>
<p>后端设计的**基本流程（basic flow）**如下图所示：</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/6.png" class="" title="在这里插入图片描述">
<h3 id="数据准备"><a href="#数据准备" class="headerlink" title="数据准备"></a>数据准备</h3><p>下面将介绍数据准备工作中涉及重要命令及相关概念。</p>
<h4 id="set-mw-phys-refs"><a href="#set-mw-phys-refs" class="headerlink" title="set mw_phys_refs *"></a>set mw_phys_refs *</h4><p>  set mw_phys_refs *<br> 物理库文件以LEF为后缀 (Cadence)或以Milkyway database(Synopsys) 形式出现，包含PR 所需的必要 的物理信息和几何信息。<br> 物理库文件分为两种，一种与工艺相关，包含金属层的所有几何定义，通常foundry 提供不同的金属 层范围供设计者选择。另外一种和IP 包含的CELL 相关， 所有的standard cell 、IO cell 、Macro 都需要提 供相应的物理库文件。<br> 导入数据时需要导入一个工艺相关的LEF文件和所有CELL 的LEF 文件。<br> <img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/7.png" class="" title="在这里插入图片描述"> <img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/8.png" class="" title="在这里插入图片描述"></p>
<h4 id="set-link-library"><a href="#set-link-library" class="headerlink" title="set link_library *"></a>set link_library *</h4><p>•  用于描述物理单元的时序和功耗信息的重要库文 件<br>•  时序库可以依据不同的延时模型来建库，常用的 有NLDM 和CCS 两种模型， CCS 比NLDM 更精确。 一个IP 库通常提供一套lib 文件，分别对应不同的 PVT corner ，通常lib 文件数量是PVT corner 的各种 排列组合。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/9.png" class="" title="在这里插入图片描述">
<h4 id="数据准备-SDC"><a href="#数据准备-SDC" class="headerlink" title="数据准备 (SDC)"></a>数据准备 (SDC)</h4><p>•  SDC是一个设计中至关重要的一部分，它对电路的时序、面积、功耗进行约束，是设计的命 脉，决定了芯片是否满足设计要求的规范。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/10.png" class="" title="在这里插入图片描述">
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/11.png" class="" title="在这里插入图片描述">
<h4 id="数据准备-RC-Techfile-set-tlu-plus-files"><a href="#数据准备-RC-Techfile-set-tlu-plus-files" class="headerlink" title="数据准备 (RC Techfile) set_tlu_plus_files"></a>数据准备 (RC Techfile) set_tlu_plus_files</h4><p>•  RC techfile 包含了对金属层做RC 提取所需的所有信息，通常以qrcTechfile  (Cadence)或者 tluplus  (Synopsys)两种形式出现，保存在foundry 提供的PDK 中。<br>•  65nm 以下设计需要5种RC corner：typical, cbest, cworst, rcbest,rcworst。 每个corner 对应一份RC techfile，均需要导入PR 工具用以计算线延时。<br>•  准备好物理文件及时序文件，即可建立相应的database，<br>如图所示，在做floor plan之前，芯片的IO、Macro全部堆叠在一起。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/12.png" class="" title="在这里插入图片描述">


<h3 id="floor-plan"><a href="#floor-plan" class="headerlink" title="floor plan"></a>floor plan</h3><p> 整个流程中，除了floorplan阶段需要较多的手工活之外，placement、CTS、routing阶段可以说就是设计者通过修改脚本和约束，然后让工具自动完成工作。这也是IC Compiler工具强大之处。
 </p>
<ul>
<li>Floorplan的好坏直接影响到设计频率和布线效率</li>
</ul>
<h4 id="Floorplan阶段的主要内容："><a href="#Floorplan阶段的主要内容：" class="headerlink" title="Floorplan阶段的主要内容："></a>Floorplan阶段的主要内容：</h4><ul>
<li>芯片尺寸形状的确定</li>
<li>IO单元、 filler填充和corner pad的位置摆放</li>
<li>宏单元的放置及blockages的规划</li>
<li>电源地网络的分布</li>
</ul>
<h4 id="常用命令："><a href="#常用命令：" class="headerlink" title="常用命令："></a>常用命令：</h4><ul>
<li>create_floorplan</li>
<li>drive_pg_connection</li>
<li>add_end_cap</li>
<li>insert_stdcell_filler</li>
<li>add_tap_cell_array</li>
<li>create_power_straps</li>
<li>create_fp_placement</li>
</ul>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/13.png" class="" title="在这里插入图片描述">

<h3 id="placement"><a href="#placement" class="headerlink" title="placement"></a>placement</h3><p>布局 (Placement)</p>
<h4 id="概念："><a href="#概念：" class="headerlink" title="概念："></a>概念：</h4><p>布局规划阶段完成芯片的整体规划，而布局阶段主要是软件<strong>自动</strong>进行标准单元的摆放。  </p>
<ul>
<li>完成布局和时序优化的设置</li>
<li>完成DFT和功耗优化的设置</li>
<li>完成标准单元的摆放(主要是宏单元)</li>
<li>分析拥塞、时序和功耗</li>
<li>优化</li>
</ul>
<h4 id="常用命令：-1"><a href="#常用命令：-1" class="headerlink" title="常用命令："></a>常用命令：</h4><p>• place_opt</p>
<ul>
<li>Coarse placement:将标准单元粗略摆放好</li>
<li>Auto High Fanout Synthesis(AHFS) : 解high fanout操作，优化时序</li>
<li>Logic Optimization:根据需要个性优化,过程主要有cell sizing, moving, net spitting,</li>
<li>gate cloning, buffer insertion和area recovery等小步骤组成</li>
<li>Placement Legalization：标准单元放置在row上，保证所有cell处于legal的状态<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/14.png" class="" title="在这里插入图片描述"></li>
</ul>
<h3 id="cts"><a href="#cts" class="headerlink" title="cts"></a>cts</h3><p>• 时钟树综合(CTS)</p>
<h4 id="为什么要时钟树综合？"><a href="#为什么要时钟树综合？" class="headerlink" title="为什么要时钟树综合？"></a>为什么要时钟树综合？</h4><p>   在大规模集成电路中，大部分时序元件的数据传输是由时钟同步控制的时钟频率决定了数据处理和传输的速度，时钟频率是电路性能的最主要的标志。在集成电路进入深亚微米阶段，决定时钟频率的主要因素有两个，一是组合逻辑部分的最长电路延时，二是同步元件内的时钟偏斜(clock skew),随着晶体管尺寸的减小，组合逻辑电路的开关速度不断提高，时钟偏斜成为影响电路性能的制约因素。时钟树综合的主要目的是减小时钟偏斜。<br>    <strong>以一个时钟域为例，一个时钟源点(source )最终要扇出到很多寄存器的时钟端(sink)，从时钟源扇出很大，负载很大，时钟源是无法驱动后面如此之多的负载的。这样就需要一个时钟树结构，通过一级一级的buffer去驱动最终的叶子结点(寄存器)。</strong></p>
<h4 id="时钟树综合的概念"><a href="#时钟树综合的概念" class="headerlink" title="时钟树综合的概念"></a>时钟树综合的概念</h4><p>•  时钟树综合是指从clock的root点长到各个sink点的clock buffer&#x2F;inverter tree。目的是将某个 clock所属的所有sinks尽可能做到相同长度，尽可能的使一个时钟信号到达各个终端节点的 时间相同。</p>
<h4 id="一般要求"><a href="#一般要求" class="headerlink" title="一般要求"></a>一般要求</h4><p> clock skew尽量小，特别是对时钟质量要求比较高或者高频时钟；<br> clock latency尽量短</p>
<h4 id="常用命令：-2"><a href="#常用命令：-2" class="headerlink" title="常用命令："></a>常用命令：</h4><p>  set_clock_tree_exceptions<br>  remove_clock_tree<br>  compile_clock_tree<br>  optimize_clock_tree<br>  clock_opt</p>
<p>时钟树相关连线高亮图如下，其中时钟分4级，分别用黄色、紫色、蓝色、橙色表示，其中时钟源从clk_iopad引出，用黄色表示。</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/15.png" class="" title="在这里插入图片描述">


<h3 id="route"><a href="#route" class="headerlink" title="route"></a>route</h3><p>布线 (Route)</p>
<h4 id="作用："><a href="#作用：" class="headerlink" title="作用："></a>作用：</h4><p>•  完成标准单元的信号线的连接， 布线工具会自动进行布线拥塞消除、优化时序、减小耦合 效应、消除窜扰、降低功耗、保证信号完整性等问题。</p>
<ul>
<li>Track: 黄色和蓝色的虚线。 Track没有实际宽度， 只用于布线走线的轨迹。</li>
<li>Pitch:Track之间的间距。定义于TF文件。</li>
<li>Grid Point:横纵Track的交点</li>
<li>Trace:相比Track ，Trace是实际的金属线，具有宽度。</li>
</ul>
<h4 id="route-opt"><a href="#route-opt" class="headerlink" title="route_opt:"></a>route_opt:</h4><ul>
<li>Global routing: 对整块芯片的走线做布局规划，并没有进行任何实际走线<br>为指定的金属层和Gcells分配线路</li>
<li>Track assignment: 将GR设计的每一跟连线分配到track上， 并对连线进行实际布线<br>这个阶段不做DRC检查</li>
<li>Detail routing: 将TA产生的DRC violation移除，使用固定尺寸的switch box来修复违规</li>
<li>Search and repair: 通过逐渐增大Sbox的尺寸,寻找和消除Detail routing中没有完全消除的DRC违规。</li>
</ul>
  <img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/16.png" class="" title="在这里插入图片描述">
<p>  布线后的图（可以看到除了之前时钟树的连线外，增加了对各个模块的连线）</p>
<img src="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/17.png" class="" title="在这里插入图片描述">

<h3 id="签核（sign-off）"><a href="#签核（sign-off）" class="headerlink" title="签核（sign off）"></a>签核（sign off）</h3><p>签核包括chip finish、后仿工作</p>
<h4 id="chip-finish"><a href="#chip-finish" class="headerlink" title="chip finish"></a>chip finish</h4><p>Chip finish 为提高良率和解决物理规则违规做的工作，一般包括插入filler cells、insert metal fill、修复antenna等</p>
<h4 id="后仿"><a href="#后仿" class="headerlink" title="后仿"></a>后仿</h4><p> 为什么要后仿？<br> 后仿的目的在于消除或减小理论结果与实际结果之间的差异 ，前仿的网表中认为<strong>各根连线的电阻电容均为零</strong>，而事实并非如此。如果这些寄生电阻电容效应足够大，那么实际做出的电路就和前仿差别较大。<br> ICC将版图生成以后，版图中的连线及连线间的寄生电阻（Resistance），寄生电容（Capacitance），都是前仿中没有添加的。使用StarRC工具抽取ICC写出的电路网表中的寄生参数，接着，使用PrimeTime工具获得寄生参数信息后写出sdf（standard delay format文件），再将该文件反标入ICC的电路网表，输出仿真结果，此时后仿考虑了实际连线的RC延时。</p>
<h4 id="DRC-LVS"><a href="#DRC-LVS" class="headerlink" title="DRC&amp;LVS"></a>DRC&amp;LVS</h4><p>用 Calibre DRC&amp;LVS 物理验证</p>
<h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h2><p>1.VLSI数字后端设计入门 ，来自上海科技大学VLSI课程<br>2.数字IC后端设计技术全局观<br>3.<a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_42759162/article/details/105541240">Synopsys逻辑综合及DesignCompiler的使用</a><br>4.<a target="_blank" rel="noopener" href="https://blog.csdn.net/mjwwzs/article/details/77413454">关于数字IC后端设计的一些基础概念与常识</a><br>5.IC Compiler I Lab Guide ，来自Synopsys ICC官方文档</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2023/Q2/ic-design-synopsys-digital-ic-design-flow/">https://www.whyc.fun/2023/Q2/ic-design-synopsys-digital-ic-design-flow/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA%E5%B7%A5%E5%85%B7/">EDA工具</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/Q2/ic-design-digital-ic-design-reading-notes/" title="【IC设计】数字IC设计读书笔记"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】数字IC设计读书笔记</div></div><div class="info-2"><div class="info-item-1"> 打算后面将IC设计流程方面的书籍笔记记在这里，近期每天持续更新（除非导师换方向 ）  《专用集成电路设计实用教程》集成电路系统的组成 数字电路模块：RISC_CORE 大部分数字电路使用同一个时钟源，经过时钟产生电路，协同各部分运行。即同步电路。 数字电路大致可以分为数据通路和控制通路。数据通路指进行加减乘除的运算器，控制通路是控制数据流通和信号开关等的逻辑电路。  模拟电路模块：A&#x2F;D模拟电路相关的有模数转换器ADC，数模转换器DAC，可编程增益放大器PGA，通过数字电路来控制模拟增益锁相环PLL，用于产生高频时钟和进行时钟信号的相位校正  IP核模块：MPEG4、DSP、CONDEC、USBIP核的出现是IC产业分工的结果，使得一些公司写IP，一些公司复用IP，从而IP用的放心，也开发的更快。USB是IP核，也是输入输出设备。  内存模块：RAM内存占据了大部分芯片面积，在低功耗设计中要注意内存功耗在芯片功耗中的比例。  输入输出PAD 这里的PAD就是端口的意思，USB接口就是一种I&#x2F;O PAD。 由于I&#x2F;O PAD是直接与外部世界相连接的特...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-verilog-based-8-layer-matrix-multiplication-design/" title="【IC设计】基于Verilog的8层矩阵乘法设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】基于Verilog的8层矩阵乘法设计</div></div><div class="info-2"><div class="info-item-1">项目要求基本要求输入有9个矩阵，权重矩阵有8个，分别是Weight I0I7，Input矩阵I ~-1。8个矩阵都是都是16行*16列的，且矩阵中的每个元素是16位补码形式的有符号定点数（1位符号位，6位整数位，9位小数位）  要求将Weight I0依次乘以Input I-1 ，Weight I1 ，Weight I2 ，Weight I3 ，Weight I4，  Weight I5，  Weight I6 ， Weight I7，依次得到Input I0 ，Input I1 ，Input I2 ，Input I3 ，Input I4 ，Input I5 ，Input I6 ，Input I7最终输出Input I7 截断要求对于矩阵AB&#x3D;C，C矩阵的第i行第j列元素是A的第i行和B的第j列进行乘加运算得到的，由于矩阵的元素是16位，两个16位元素相乘结果需要用216-1&#x3D;31位表示，再考虑相加，因此需要31+4&#x3D;35位来表示。在这个项目中不考虑相加后会超过31位的情况，只用31位表示。对于Weight I0 * Input I-1&#x3D;I...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-18</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</div></div><div class="info-2"><div class="info-item-1">Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。 All of these cells are instantiated cells in the netlist.所有这些单元格都是网络列表中的实例化单元格。 They are all stacked o...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary-1/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-21</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow</div></div><div class="info-2"><div class="info-item-1">Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等的路径，以方便在后面使用icc时能直接调用。 启动icc_shell后会自动调用.synopsys_dc.setup，可以通过printvar来验证变量是否已设置 了解了.synopsys_dc.setup后，下面就创建设计库（即Milkyway library)写入库的路径、库名、tf文件路径、添加reference libraries，这些都可以使用刚刚加载的变量名来替代。其中reference libraries需要添加ref&#x2F;mw_lib&#x2F;的sc、ram16x128、io三个库 这些库是Milkyway参考库：  信息是以被称为“views”的形式存储的，例如...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task5-9/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-07-08</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9</div></div><div class="info-2"><div class="info-item-1">ICC1 workshop lab guide2.5 Create P&#x2F;G Rings Around Macro GroupsIn the task following this one you will use “Power Network Synthesis” (PNS) toautomate the creation of power&#x2F;ground core and individual macro rings, as well asvertical and horizontal straps. If you want to create rings around groups of macros,that is done prior to PNS, which is what this task will accomplish.在接下来的任务中，你将使用电源网络综合去自动地创建P&#x2F;G核心和单个宏环，以及垂直和水平绑带。如果你想在宏组周围创建环，则需要在PNS之前完成，这就是这次要完成的任务。  We have created a script...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/" title="【IC设计】DC工具的target、link、synthetic、symbol库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-01</div><div class="info-item-2">【IC设计】DC工具的target、link、synthetic、symbol库</div></div><div class="info-2"><div class="info-item-1">Specifying Libraries You use dc_shell variables to specify the libraries used by Design  Compiler.Table 4-1 lists  the variables for each library type as well  as the typical file extension for the library.  你使用dc_shell变量去指定dc要使用的库。下表列出了每种库以及对应的常用扩展名    Library type Variable Default File extension    Target library target_library {“your_library.db”} .db   Link library link_library {“*”,”your_library.db”} .db   Symbol library symbol_library {“your_library.sdb”} .sdb   DesignWare library synthe...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B"><span class="toc-number">1.</span> <span class="toc-text">数字IC设计流程</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.1.</span> <span class="toc-text">前端设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#RTL%E7%BC%96%E5%86%99%E5%92%8CHDL%E4%BB%BF%E7%9C%9F"><span class="toc-number">1.1.1.</span> <span class="toc-text">RTL编写和HDL仿真</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88"><span class="toc-number">1.1.2.</span> <span class="toc-text">逻辑综合</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%97%A8%E7%BA%A7%E4%BB%BF%E7%9C%9F"><span class="toc-number">1.1.3.</span> <span class="toc-text">门级仿真</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BD%A2%E5%BC%8F%E5%8C%96%E9%AA%8C%E8%AF%81"><span class="toc-number">1.1.4.</span> <span class="toc-text">形式化验证</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8E%E7%AB%AF%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.2.</span> <span class="toc-text">后端设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E5%87%86%E5%A4%87"><span class="toc-number">1.2.1.</span> <span class="toc-text">数据准备</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#set-mw-phys-refs"><span class="toc-number">1.2.1.1.</span> <span class="toc-text">set mw_phys_refs *</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#set-link-library"><span class="toc-number">1.2.1.2.</span> <span class="toc-text">set link_library *</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E5%87%86%E5%A4%87-SDC"><span class="toc-number">1.2.1.3.</span> <span class="toc-text">数据准备 (SDC)</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E5%87%86%E5%A4%87-RC-Techfile-set-tlu-plus-files"><span class="toc-number">1.2.1.4.</span> <span class="toc-text">数据准备 (RC Techfile) set_tlu_plus_files</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#floor-plan"><span class="toc-number">1.2.2.</span> <span class="toc-text">floor plan</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Floorplan%E9%98%B6%E6%AE%B5%E7%9A%84%E4%B8%BB%E8%A6%81%E5%86%85%E5%AE%B9%EF%BC%9A"><span class="toc-number">1.2.2.1.</span> <span class="toc-text">Floorplan阶段的主要内容：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4%EF%BC%9A"><span class="toc-number">1.2.2.2.</span> <span class="toc-text">常用命令：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#placement"><span class="toc-number">1.2.3.</span> <span class="toc-text">placement</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%A6%82%E5%BF%B5%EF%BC%9A"><span class="toc-number">1.2.3.1.</span> <span class="toc-text">概念：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4%EF%BC%9A-1"><span class="toc-number">1.2.3.2.</span> <span class="toc-text">常用命令：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#cts"><span class="toc-number">1.2.4.</span> <span class="toc-text">cts</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%BC%E5%90%88%EF%BC%9F"><span class="toc-number">1.2.4.1.</span> <span class="toc-text">为什么要时钟树综合？</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%BC%E5%90%88%E7%9A%84%E6%A6%82%E5%BF%B5"><span class="toc-number">1.2.4.2.</span> <span class="toc-text">时钟树综合的概念</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%80%E8%88%AC%E8%A6%81%E6%B1%82"><span class="toc-number">1.2.4.3.</span> <span class="toc-text">一般要求</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4%EF%BC%9A-2"><span class="toc-number">1.2.4.4.</span> <span class="toc-text">常用命令：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#route"><span class="toc-number">1.2.5.</span> <span class="toc-text">route</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BD%9C%E7%94%A8%EF%BC%9A"><span class="toc-number">1.2.5.1.</span> <span class="toc-text">作用：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#route-opt"><span class="toc-number">1.2.5.2.</span> <span class="toc-text">route_opt:</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AD%BE%E6%A0%B8%EF%BC%88sign-off%EF%BC%89"><span class="toc-number">1.2.6.</span> <span class="toc-text">签核（sign off）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#chip-finish"><span class="toc-number">1.2.6.1.</span> <span class="toc-text">chip finish</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%90%8E%E4%BB%BF"><span class="toc-number">1.2.6.2.</span> <span class="toc-text">后仿</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#DRC-LVS"><span class="toc-number">1.2.6.3.</span> <span class="toc-text">DRC&amp;LVS</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">1.3.</span> <span class="toc-text">参考资料</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>