Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 02:25:17 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.679       -0.913                      2                  669        0.097        0.000                      0                  669        4.500        0.000                       0                   255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.679       -0.913                      2                  669        0.097        0.000                      0                  669        4.500        0.000                       0                   255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.679ns,  Total Violation       -0.913ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 4.717ns (44.289%)  route 5.934ns (55.711%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.571     5.155    auto/test_shifter/CLK
    SLICE_X52Y43         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  auto/test_shifter/M_current_test_case_register_q_reg[1]/Q
                         net (fo=71, routed)          0.939     6.613    auto/test_shifter/M_current_test_case_register_q_reg[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.737 r  auto/test_shifter/out_intermediate0__20_carry_i_9/O
                         net (fo=1, routed)           0.464     7.201    auto/test_shifter_n_32
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.838 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.995 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.499     8.494    auto/test_shifter/CO[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.294 r  auto/test_shifter/M_track_failure_q_reg_i_54/CO[2]
                         net (fo=3, routed)           0.351     9.645    auto/test_shifter/M_track_failure_q_reg_i_54_n_1
    SLICE_X50Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.429 r  auto/test_shifter/M_track_failure_q_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.429    auto/test_shifter/M_track_failure_q_reg_i_58_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.683 r  auto/test_shifter/M_track_failure_q_reg_i_56/CO[0]
                         net (fo=3, routed)           0.493    11.176    auto/test_shifter/M_track_failure_q_reg_i_56_n_3
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.999 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_50/CO[3]
                         net (fo=3, routed)           0.750    12.749    auto/test_shifter/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.124    12.873 f  auto/test_shifter/io_seg_OBUF[6]_inst_i_58/O
                         net (fo=10, routed)          0.891    13.764    auto/test_shifter/io_dip[0]_3
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.888 f  auto/test_shifter/M_track_failure_q_i_12__0_comp/O
                         net (fo=9, routed)           0.701    14.589    auto/test_shifter/M_track_failure_q_i_12__0_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.124    14.713 r  auto/test_shifter/M_track_failure_q_i_7__0/O
                         net (fo=2, routed)           0.437    15.150    auto/test_shifter/M_track_failure_q_i_7__0_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    15.274 f  auto/test_shifter/M_track_failure_q_i_2__1/O
                         net (fo=1, routed)           0.408    15.682    auto/test_shifter/M_track_failure_q_i_2__1_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I3_O)        0.124    15.806 r  auto/test_shifter/M_track_failure_q_i_1__1_comp/O
                         net (fo=1, routed)           0.000    15.806    auto/test_shifter/M_track_failure_q_i_1__1_n_0
    SLICE_X51Y45         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.452    14.857    auto/test_shifter/CLK
    SLICE_X51Y45         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X51Y45         FDRE (Setup_fdre_C_D)        0.032    15.127    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -15.806    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 5.227ns (51.299%)  route 4.962ns (48.701%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X54Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=28, routed)          1.096     6.769    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__2/O
                         net (fo=1, routed)           0.154     7.046    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__2_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.170 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.592     7.762    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    11.603 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[9]
                         net (fo=4, routed)           1.001    12.605    auto/test_multiply/alu_unit/multiplyUnit/out0_n_96
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    12.729 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_20__1/O
                         net (fo=8, routed)           0.862    13.591    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_20__1_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.715 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_25__0/O
                         net (fo=3, routed)           0.372    14.087    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_25__0_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.211 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_18__0/O
                         net (fo=1, routed)           0.595    14.805    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_18__0_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.929 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__2/O
                         net (fo=2, routed)           0.290    15.220    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__2_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    15.344 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.344    auto/test_multiply/alu_unit_n_7
    SLICE_X48Y41         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.450    14.855    auto/test_multiply/CLK
    SLICE_X48Y41         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.031    15.110    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.906ns (35.217%)  route 5.346ns (64.783%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.560     5.144    auto/test_adder/CLK
    SLICE_X51Y51         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=6, routed)           0.863     6.426    auto/test_adder/M_state_q_0[0]
    SLICE_X51Y51         LUT3 (Prop_lut3_I1_O)        0.299     6.725 r  auto/test_adder/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=37, routed)          0.531     7.257    auto/test_adder/FSM_sequential_M_state_q[1]_i_2_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.381 r  auto/test_adder/out_intermediate0_carry_i_1/O
                         net (fo=1, routed)           0.332     7.713    auto/M_alu_unit_a[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.308 r  auto/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.308    auto/alu_unit/out_intermediate0_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  auto/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.425    auto/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.740 r  auto/alu_unit/out_intermediate0_carry__1/O[3]
                         net (fo=4, routed)           0.690     9.430    auto/test_adder/M_track_failure_q_i_29_1[3]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.307     9.737 r  auto/test_adder/M_track_failure_q_i_15__0/O
                         net (fo=6, routed)           1.038    10.775    auto/test_adder/M_track_failure_q_i_15__0_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.899 f  auto/test_adder/M_track_failure_q_i_9__1/O
                         net (fo=2, routed)           0.744    11.643    auto/test_adder/M_track_failure_q_i_9__1_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.767 f  auto/test_adder/M_track_failure_q_i_13/O
                         net (fo=2, routed)           0.724    12.491    auto/test_adder/M_track_failure_q_i_13_n_0
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.150    12.641 r  auto/test_adder/M_track_failure_q_i_5/O
                         net (fo=2, routed)           0.423    13.064    auto/test_adder/M_track_failure_d
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.332    13.396 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    13.396    auto/test_adder/M_track_failure_q_i_1_n_0
    SLICE_X51Y51         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.443    14.847    auto/test_adder/CLK
    SLICE_X51Y51         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X51Y51         FDRE (Setup_fdre_C_D)        0.029    15.138    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 4.375ns (59.471%)  route 2.982ns (40.529%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     9.254 r  manual/aluUnit/multiplyUnit/out0/P[9]
                         net (fo=1, routed)           1.143    10.397    manual/aluUnit/multiplyUnit/out0_n_96
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.521 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_3/O
                         net (fo=1, routed)           0.513    11.034    manual/aluUnit/multiplyUnit/M_result_q[9]_i_3_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.158 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_2/O
                         net (fo=2, routed)           0.754    11.912    manual/aluUnit/multiplyUnit/M_result_q[9]_i_2_n_0
    SLICE_X57Y46         LUT3 (Prop_lut3_I1_O)        0.118    12.030 r  manual/aluUnit/multiplyUnit/M_segs_q[9]_i_1/O
                         net (fo=1, routed)           0.572    12.601    manual/M_segs_d[9]
    SLICE_X56Y46         FDRE                                         r  manual/M_segs_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.453    14.858    manual/CLK
    SLICE_X56Y46         FDRE                                         r  manual/M_segs_q_reg[9]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)       -0.247    14.835    manual/M_segs_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 4.407ns (60.752%)  route 2.847ns (39.248%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.254 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           1.203    10.457    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.581 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.581    11.162    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.735    12.021    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X60Y45         LUT3 (Prop_lut3_I1_O)        0.150    12.171 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.328    12.499    manual/M_segs_d[7]
    SLICE_X59Y45         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.518    14.923    manual/CLK
    SLICE_X59Y45         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.285    14.862    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 4.381ns (59.425%)  route 2.991ns (40.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.254 f  manual/aluUnit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           1.261    10.515    manual/aluUnit/multiplyUnit/out0_n_101
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.639 f  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6/O
                         net (fo=1, routed)           0.293    10.932    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.056 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2/O
                         net (fo=1, routed)           0.811    11.867    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2_n_0
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    11.991 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_1/O
                         net (fo=2, routed)           0.626    12.617    manual/M_segs_d[4]
    SLICE_X60Y46         FDRE                                         r  manual/M_segs_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.518    14.923    manual/CLK
    SLICE_X60Y46         FDRE                                         r  manual/M_segs_q_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X60Y46         FDRE (Setup_fdre_C_D)       -0.031    15.116    manual/M_segs_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 4.505ns (60.667%)  route 2.921ns (39.333%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.254 f  manual/aluUnit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           1.261    10.515    manual/aluUnit/multiplyUnit/out0_n_101
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.639 f  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6/O
                         net (fo=1, routed)           0.293    10.932    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.056 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2/O
                         net (fo=1, routed)           0.811    11.867    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2_n_0
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    11.991 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_1/O
                         net (fo=2, routed)           0.555    12.547    manual/aluUnit/multiplyUnit/M_state_q_reg[0][4]
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.671 r  manual/aluUnit/multiplyUnit/M_result_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.671    manual/aluUnit_n_47
    SLICE_X61Y46         FDRE                                         r  manual/M_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.518    14.923    manual/CLK
    SLICE_X61Y46         FDRE                                         r  manual/M_result_q_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.029    15.176    manual/M_result_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.598ns (37.507%)  route 4.329ns (62.493%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.637     5.221    manual/CLK
    SLICE_X61Y43         FDRE                                         r  manual/M_alufn_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.419     5.640 f  manual/M_alufn_q_reg[3]/Q
                         net (fo=37, routed)          1.059     6.700    manual/aluUnit/out_intermediate0_carry_i_8__0_0[3]
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.296     6.996 r  manual/aluUnit/out_intermediate0_carry_i_10/O
                         net (fo=28, routed)          1.043     8.038    manual/aluUnit/out_intermediate0_carry_i_10_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.162 r  manual/aluUnit/out_intermediate0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.162    manual/aluUnit/out_intermediate0_carry__0_i_7__0_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.712 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.712    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.826    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.139 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.840     9.979    manual/aluUnit/M_adderUnit_n
    SLICE_X59Y43         LUT5 (Prop_lut5_I0_O)        0.336    10.315 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.407    10.722    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I2_O)        0.327    11.049 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.407    11.456    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.119    11.575 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.573    12.148    manual/M_segs_d[15]
    SLICE_X57Y45         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.453    14.858    manual/CLK
    SLICE_X57Y45         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)       -0.275    14.807    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 4.407ns (61.286%)  route 2.784ns (38.714%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.254 r  manual/aluUnit/multiplyUnit/out0/P[3]
                         net (fo=1, routed)           1.331    10.585    manual/aluUnit/multiplyUnit/out0_n_102
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.709 r  manual/aluUnit/multiplyUnit/M_result_q[3]_i_3/O
                         net (fo=1, routed)           0.433    11.142    manual/aluUnit/multiplyUnit/M_result_q[3]_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.266 f  manual/aluUnit/multiplyUnit/M_result_q[3]_i_2/O
                         net (fo=2, routed)           1.019    12.286    manual/aluUnit/multiplyUnit/M_result_q[3]_i_2_n_0
    SLICE_X57Y44         LUT3 (Prop_lut3_I2_O)        0.150    12.436 r  manual/aluUnit/multiplyUnit/M_segs_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.436    manual/M_segs_d[3]
    SLICE_X57Y44         FDRE                                         r  manual/M_segs_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.453    14.858    manual/CLK
    SLICE_X57Y44         FDRE                                         r  manual/M_segs_q_reg[3]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.075    15.157    manual/M_segs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 4.701ns (65.261%)  route 2.502ns (34.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.661     5.245    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y17          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.254 f  manual/aluUnit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.725     9.978    manual/aluUnit/multiplyUnit/out0_n_100
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.102 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.555    10.658    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           0.768    11.550    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.116    11.666 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.454    12.120    manual/aluUnit/multiplyUnit/M_state_q_reg[0][5]
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.328    12.448 r  manual/aluUnit/multiplyUnit/M_result_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.448    manual/aluUnit_n_46
    SLICE_X61Y46         FDRE                                         r  manual/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.518    14.923    manual/CLK
    SLICE_X61Y46         FDRE                                         r  manual/M_result_q_reg[5]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.031    15.178    manual/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.789%)  route 0.270ns (59.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.540    auto/test_compare/CLK
    SLICE_X62Y49         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  auto/test_compare/M_current_test_case_register_q_reg[2]/Q
                         net (fo=19, routed)          0.270     1.951    auto/test_compare/M_current_test_case_register_q_reg[2]
    SLICE_X61Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  auto/test_compare/M_current_test_case_register_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    auto/test_compare/p_0_in__0[4]
    SLICE_X61Y50         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.863     2.052    auto/test_compare/CLK
    SLICE_X61Y50         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.899    auto/test_compare/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.185ns (34.684%)  route 0.348ns (65.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.537    auto/test_compare/CLK
    SLICE_X61Y50         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto/test_compare/M_current_test_case_register_q_reg[0]/Q
                         net (fo=22, routed)          0.348     2.026    auto/test_compare/M_current_test_case_register_q_reg[0]
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.044     2.070 r  auto/test_compare/M_current_test_case_register_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    auto/test_compare/p_0_in__0[3]
    SLICE_X62Y49         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.867     2.057    auto/test_compare/CLK
    SLICE_X62Y49         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.107     1.918    auto/test_compare/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.834     2.024    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.806%)  route 0.348ns (65.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.537    auto/test_compare/CLK
    SLICE_X61Y50         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto/test_compare/M_current_test_case_register_q_reg[0]/Q
                         net (fo=22, routed)          0.348     2.026    auto/test_compare/M_current_test_case_register_q_reg[0]
    SLICE_X62Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.071 r  auto/test_compare/M_current_test_case_register_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.071    auto/test_compare/p_0_in__0[2]
    SLICE_X62Y49         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.867     2.057    auto/test_compare/CLK
    SLICE_X62Y49         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.091     1.902    auto/test_compare/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.509    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X53Y52         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.116     1.766    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X53Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X53Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.070     1.595    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y44   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y44   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y45   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   seg/ctr/M_ctr_q_reg[17]/C



