/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisims_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unisims_ver /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisims_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source -32 -work unisims_ver -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source -32 -sv -work unisims_ver -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf
/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unimacro_ver /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source -32 -work unimacro_ver -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf
/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unifast_ver /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source -32 -work unifast_ver -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf
