// Seed: 239320568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_8;
  initial begin
    if (id_6) id_3 <= id_3;
    id_5 <= id_3 != id_2;
    wait (1);
    if (id_7 | 1)
      if (id_8)
        if (id_8) id_1 = id_8;
        else begin
          id_2 <= id_7;
        end
      else begin
        id_8 <= 1;
        id_5 <= 1'b0;
      end
  end
  logic id_9 = 1;
  type_12(
      "", 1
  );
endmodule
