

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri Jun 27 14:57:03 2025

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataCOMMON,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	dataCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    15                           	dabs	1,0x7E,2
    16     0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC16F887 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52     0000                     	;# 
    53     0001                     	;# 
    54     0002                     	;# 
    55     0003                     	;# 
    56     0004                     	;# 
    57     0005                     	;# 
    58     0006                     	;# 
    59     0007                     	;# 
    60     0008                     	;# 
    61     0009                     	;# 
    62     000A                     	;# 
    63     000B                     	;# 
    64     000C                     	;# 
    65     000D                     	;# 
    66     000E                     	;# 
    67     000E                     	;# 
    68     000F                     	;# 
    69     0010                     	;# 
    70     0011                     	;# 
    71     0012                     	;# 
    72     0013                     	;# 
    73     0014                     	;# 
    74     0015                     	;# 
    75     0015                     	;# 
    76     0016                     	;# 
    77     0017                     	;# 
    78     0018                     	;# 
    79     0019                     	;# 
    80     001A                     	;# 
    81     001B                     	;# 
    82     001B                     	;# 
    83     001C                     	;# 
    84     001D                     	;# 
    85     001E                     	;# 
    86     001F                     	;# 
    87     0081                     	;# 
    88     0085                     	;# 
    89     0086                     	;# 
    90     0087                     	;# 
    91     0088                     	;# 
    92     0089                     	;# 
    93     008C                     	;# 
    94     008D                     	;# 
    95     008E                     	;# 
    96     008F                     	;# 
    97     0090                     	;# 
    98     0091                     	;# 
    99     0092                     	;# 
   100     0093                     	;# 
   101     0093                     	;# 
   102     0093                     	;# 
   103     0094                     	;# 
   104     0095                     	;# 
   105     0096                     	;# 
   106     0097                     	;# 
   107     0098                     	;# 
   108     0099                     	;# 
   109     009A                     	;# 
   110     009B                     	;# 
   111     009C                     	;# 
   112     009D                     	;# 
   113     009E                     	;# 
   114     009F                     	;# 
   115     0105                     	;# 
   116     0107                     	;# 
   117     0108                     	;# 
   118     0109                     	;# 
   119     010C                     	;# 
   120     010C                     	;# 
   121     010D                     	;# 
   122     010E                     	;# 
   123     010F                     	;# 
   124     0185                     	;# 
   125     0187                     	;# 
   126     0188                     	;# 
   127     0189                     	;# 
   128     018C                     	;# 
   129     018D                     	;# 
   130     0000                     	;# 
   131     0001                     	;# 
   132     0002                     	;# 
   133     0003                     	;# 
   134     0004                     	;# 
   135     0005                     	;# 
   136     0006                     	;# 
   137     0007                     	;# 
   138     0008                     	;# 
   139     0009                     	;# 
   140     000A                     	;# 
   141     000B                     	;# 
   142     000C                     	;# 
   143     000D                     	;# 
   144     000E                     	;# 
   145     000E                     	;# 
   146     000F                     	;# 
   147     0010                     	;# 
   148     0011                     	;# 
   149     0012                     	;# 
   150     0013                     	;# 
   151     0014                     	;# 
   152     0015                     	;# 
   153     0015                     	;# 
   154     0016                     	;# 
   155     0017                     	;# 
   156     0018                     	;# 
   157     0019                     	;# 
   158     001A                     	;# 
   159     001B                     	;# 
   160     001B                     	;# 
   161     001C                     	;# 
   162     001D                     	;# 
   163     001E                     	;# 
   164     001F                     	;# 
   165     0081                     	;# 
   166     0085                     	;# 
   167     0086                     	;# 
   168     0087                     	;# 
   169     0088                     	;# 
   170     0089                     	;# 
   171     008C                     	;# 
   172     008D                     	;# 
   173     008E                     	;# 
   174     008F                     	;# 
   175     0090                     	;# 
   176     0091                     	;# 
   177     0092                     	;# 
   178     0093                     	;# 
   179     0093                     	;# 
   180     0093                     	;# 
   181     0094                     	;# 
   182     0095                     	;# 
   183     0096                     	;# 
   184     0097                     	;# 
   185     0098                     	;# 
   186     0099                     	;# 
   187     009A                     	;# 
   188     009B                     	;# 
   189     009C                     	;# 
   190     009D                     	;# 
   191     009E                     	;# 
   192     009F                     	;# 
   193     0105                     	;# 
   194     0107                     	;# 
   195     0108                     	;# 
   196     0109                     	;# 
   197     010C                     	;# 
   198     010C                     	;# 
   199     010D                     	;# 
   200     010E                     	;# 
   201     010F                     	;# 
   202     0185                     	;# 
   203     0187                     	;# 
   204     0188                     	;# 
   205     0189                     	;# 
   206     018C                     	;# 
   207     018D                     	;# 
   208                           
   209                           	psect	idataCOMMON
   210     072A                     __pidataCOMMON:
   211                           
   212                           ;initializer for _ch
   213     072A  3441               	retlw	65
   214     072B  3442               	retlw	66
   215     072C  3443               	retlw	67
   216     072D  3444               	retlw	68
   217     0013                     _SSPBUF	set	19
   218     0014                     _SSPCON	set	20
   219     0009                     _PORTE	set	9
   220     0007                     _PORTC	set	7
   221     0005                     _PORTA	set	5
   222     0008                     _PORTD	set	8
   223     0063                     _SSPIF	set	99
   224     0048                     _RE0	set	72
   225     0049                     _RE1	set	73
   226     0094                     _SSPSTAT	set	148
   227     0089                     _TRISE	set	137
   228     0088                     _TRISD	set	136
   229     0087                     _TRISC	set	135
   230     0085                     _TRISA	set	133
   231     0189                     _ANSELH	set	393
   232     0188                     _ANSEL	set	392
   233                           
   234                           	psect	cinit
   235     07E3                     start_initialization:	
   236                           ; #config settings
   237                           
   238     07E3                     __initialization:
   239                           
   240                           ; Initialize objects allocated to COMMON
   241     07E3  120A  118A  272A  120A  118A  	fcall	__pidataCOMMON	;fetch initializer
   242     07E8  00F7               	movwf	__pdataCOMMON& (0+127)
   243     07E9  120A  118A  272B  120A  118A  	fcall	__pidataCOMMON+1	;fetch initializer
   244     07EE  00F8               	movwf	(__pdataCOMMON+1)& (0+127)
   245     07EF  120A  118A  272C  120A  118A  	fcall	__pidataCOMMON+2	;fetch initializer
   246     07F4  00F9               	movwf	(__pdataCOMMON+2)& (0+127)
   247     07F5  120A  118A  272D  120A  118A  	fcall	__pidataCOMMON+3	;fetch initializer
   248     07FA  00FA               	movwf	(__pdataCOMMON+3)& (0+127)
   249                           
   250                           ; Clear objects allocated to COMMON
   251     07FB  01FB               	clrf	__pbssCOMMON& (0+127)
   252     07FC                     end_of_initialization:	
   253                           ;End of C runtime variable initialization code
   254                           
   255     07FC                     __end_of__initialization:
   256     07FC  0183               	clrf	3
   257     07FD  120A  118A  2F68   	ljmp	_main	;jump to C main() function
   258                           
   259                           	psect	bssCOMMON
   260     007B                     __pbssCOMMON:
   261     007B                     _data:
   262     007B                     	ds	1
   263                           
   264                           	psect	dataCOMMON
   265     0077                     __pdataCOMMON:
   266     0077                     _ch:
   267     0077                     	ds	4
   268                           
   269                           	psect	cstackCOMMON
   270     0070                     __pcstackCOMMON:
   271     0070                     ?_delay:
   272     0070                     ?_enable:	
   273                           ; 1 bytes @ 0x0
   274                           
   275     0070                     ?_main:	
   276                           ; 1 bytes @ 0x0
   277                           
   278     0070                     delay@t:	
   279                           ; 1 bytes @ 0x0
   280                           
   281                           
   282                           ; 2 bytes @ 0x0
   283     0070                     	ds	2
   284     0072                     ??_delay:
   285     0072                     ??_enable:	
   286                           ; 1 bytes @ 0x2
   287                           
   288     0072                     ?_lcd:	
   289                           ; 1 bytes @ 0x2
   290                           
   291     0072                     lcd@rs:	
   292                           ; 1 bytes @ 0x2
   293                           
   294                           
   295                           ; 2 bytes @ 0x2
   296     0072                     	ds	2
   297     0074                     lcd@data:
   298                           
   299                           ; 1 bytes @ 0x4
   300     0074                     	ds	1
   301     0075                     ??_lcd:
   302     0075                     ??_main:	
   303                           ; 1 bytes @ 0x5
   304                           
   305     0075                     main@i:	
   306                           ; 1 bytes @ 0x5
   307                           
   308                           
   309                           ; 2 bytes @ 0x5
   310     0075                     	ds	2
   311                           
   312                           	psect	maintext
   313     0768                     __pmaintext:	
   314 ;;
   315 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   316 ;;
   317 ;; *************** function _main *****************
   318 ;; Defined at:
   319 ;;		line 67 in file "master2.c"
   320 ;; Parameters:    Size  Location     Type
   321 ;;		None
   322 ;; Auto vars:     Size  Location     Type
   323 ;;  i               2    5[COMMON] int 
   324 ;; Return value:  Size  Location     Type
   325 ;;                  1    wreg      void 
   326 ;; Registers used:
   327 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
   328 ;; Tracked objects:
   329 ;;		On entry : B00/0
   330 ;;		On exit  : 0/0
   331 ;;		Unchanged: 0/0
   332 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   333 ;;      Params:         0       0       0       0       0
   334 ;;      Locals:         2       0       0       0       0
   335 ;;      Temps:          0       0       0       0       0
   336 ;;      Totals:         2       0       0       0       0
   337 ;;Total ram usage:        2 bytes
   338 ;; Hardware stack levels required when called: 3
   339 ;; This function calls:
   340 ;;		_delay
   341 ;;		_lcd
   342 ;; This function is called by:
   343 ;;		Startup code after reset
   344 ;; This function uses a non-reentrant model
   345 ;;
   346                           
   347     0768                     _main:	
   348                           ;psect for function _main
   349                           
   350     0768                     l724:	
   351                           ;incstack = 0
   352                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+btemp+1+pclath+cstack]
   353                           
   354                           
   355                           ;master2.c: 69:     PORTA=0X00;
   356     0768  1283               	bcf	3,5	;RP0=0, select bank0
   357     0769  1303               	bcf	3,6	;RP1=0, select bank0
   358     076A  0185               	clrf	5	;volatile
   359                           
   360                           ;master2.c: 70:     TRISA=0X00;
   361     076B  1683               	bsf	3,5	;RP0=1, select bank1
   362     076C  1303               	bcf	3,6	;RP1=0, select bank1
   363     076D  0185               	clrf	5	;volatile
   364                           
   365                           ;master2.c: 71:     PORTC=0x00;
   366     076E  1283               	bcf	3,5	;RP0=0, select bank0
   367     076F  1303               	bcf	3,6	;RP1=0, select bank0
   368     0770  0187               	clrf	7	;volatile
   369     0771                     l726:
   370                           
   371                           ;master2.c: 72:     TRISC=0x10;
   372     0771  3010               	movlw	16
   373     0772  1683               	bsf	3,5	;RP0=1, select bank1
   374     0773  1303               	bcf	3,6	;RP1=0, select bank1
   375     0774  0087               	movwf	7	;volatile
   376     0775                     l728:
   377                           
   378                           ;master2.c: 73:     PORTD=0x00;
   379     0775  1283               	bcf	3,5	;RP0=0, select bank0
   380     0776  1303               	bcf	3,6	;RP1=0, select bank0
   381     0777  0188               	clrf	8	;volatile
   382     0778                     l730:
   383                           
   384                           ;master2.c: 74:     TRISD=0x00;
   385     0778  1683               	bsf	3,5	;RP0=1, select bank1
   386     0779  1303               	bcf	3,6	;RP1=0, select bank1
   387     077A  0188               	clrf	8	;volatile
   388     077B                     l732:
   389                           
   390                           ;master2.c: 75:     PORTE=0x00;
   391     077B  1283               	bcf	3,5	;RP0=0, select bank0
   392     077C  1303               	bcf	3,6	;RP1=0, select bank0
   393     077D  0189               	clrf	9	;volatile
   394     077E                     l734:
   395                           
   396                           ;master2.c: 76:     TRISE=0x00;
   397     077E  1683               	bsf	3,5	;RP0=1, select bank1
   398     077F  1303               	bcf	3,6	;RP1=0, select bank1
   399     0780  0189               	clrf	9	;volatile
   400     0781                     l736:
   401                           
   402                           ;master2.c: 77:     ANSEL=ANSELH=0x00;
   403     0781  1683               	bsf	3,5	;RP0=1, select bank3
   404     0782  1703               	bsf	3,6	;RP1=1, select bank3
   405     0783  0189               	clrf	9	;volatile
   406     0784  0188               	clrf	8	;volatile
   407                           
   408                           ;master2.c: 79:     SSPCON=0x20;
   409     0785  3020               	movlw	32
   410     0786  1283               	bcf	3,5	;RP0=0, select bank0
   411     0787  1303               	bcf	3,6	;RP1=0, select bank0
   412     0788  0094               	movwf	20	;volatile
   413     0789                     l738:
   414                           
   415                           ;master2.c: 80:     SSPSTAT=0x00;
   416     0789  1683               	bsf	3,5	;RP0=1, select bank1
   417     078A  1303               	bcf	3,6	;RP1=0, select bank1
   418     078B  0194               	clrf	20	;volatile
   419     078C                     l740:
   420                           
   421                           ;master2.c: 82:     lcd(0,0x38);
   422     078C  3000               	movlw	0
   423     078D  00F2               	movwf	lcd@rs
   424     078E  00F3               	movwf	lcd@rs+1
   425     078F  3038               	movlw	56
   426     0790  00F4               	movwf	lcd@data
   427     0791  120A  118A  273D  120A  118A  	fcall	_lcd
   428     0796                     l742:
   429                           
   430                           ;master2.c: 83:     lcd(0,0x0E);
   431     0796  3000               	movlw	0
   432     0797  00F2               	movwf	lcd@rs
   433     0798  00F3               	movwf	lcd@rs+1
   434     0799  300E               	movlw	14
   435     079A  00F4               	movwf	lcd@data
   436     079B  120A  118A  273D  120A  118A  	fcall	_lcd
   437     07A0                     l744:
   438                           
   439                           ;master2.c: 84:     lcd(0,0x80);
   440     07A0  3000               	movlw	0
   441     07A1  00F2               	movwf	lcd@rs
   442     07A2  00F3               	movwf	lcd@rs+1
   443     07A3  3080               	movlw	128
   444     07A4  00F4               	movwf	lcd@data
   445     07A5  120A  118A  273D  120A  118A  	fcall	_lcd
   446     07AA                     l746:
   447                           
   448                           ;master2.c: 93:     {;master2.c: 94:         for(int i=0;i<7;i++)
   449     07AA  01F5               	clrf	main@i
   450     07AB  01F6               	clrf	main@i+1
   451     07AC                     l752:
   452                           
   453                           ;master2.c: 95:         {;master2.c: 96:             SSPBUF=ch[i];
   454     07AC  0875               	movf	main@i,w
   455     07AD  3E77               	addlw	(low (_ch| 0))& (0+255)
   456     07AE  0084               	movwf	4
   457     07AF  0800               	movf	0,w
   458     07B0  1283               	bcf	3,5	;RP0=0, select bank0
   459     07B1  1303               	bcf	3,6	;RP1=0, select bank0
   460     07B2  0093               	movwf	19	;volatile
   461     07B3                     l754:
   462                           
   463                           ;master2.c: 97:             delay(10000);
   464     07B3  3010               	movlw	16
   465     07B4  00F0               	movwf	delay@t
   466     07B5  3027               	movlw	39
   467     07B6  00F1               	movwf	delay@t+1
   468     07B7  120A  118A  272E  120A  118A  	fcall	_delay
   469     07BC                     l756:
   470                           
   471                           ;master2.c: 98:             data=SSPBUF;
   472     07BC  1283               	bcf	3,5	;RP0=0, select bank0
   473     07BD  1303               	bcf	3,6	;RP1=0, select bank0
   474     07BE  0813               	movf	19,w	;volatile
   475     07BF  00FB               	movwf	_data
   476     07C0                     l758:
   477                           
   478                           ;master2.c: 99:             SSPIF=0;
   479     07C0  118C               	bcf	12,3	;volatile
   480     07C1                     l760:
   481                           
   482                           ;master2.c: 100:             lcd(1,data);
   483     07C1  3001               	movlw	1
   484     07C2  00F2               	movwf	lcd@rs
   485     07C3  3000               	movlw	0
   486     07C4  00F3               	movwf	lcd@rs+1
   487     07C5  087B               	movf	_data,w
   488     07C6  00F4               	movwf	lcd@data
   489     07C7  120A  118A  273D  120A  118A  	fcall	_lcd
   490     07CC                     l762:
   491                           
   492                           ;master2.c: 101:         }
   493     07CC  3001               	movlw	1
   494     07CD  07F5               	addwf	main@i,f
   495     07CE  1803               	skipnc
   496     07CF  0AF6               	incf	main@i+1,f
   497     07D0  3000               	movlw	0
   498     07D1  07F6               	addwf	main@i+1,f
   499     07D2                     l764:
   500     07D2  0876               	movf	main@i+1,w
   501     07D3  3A80               	xorlw	128
   502     07D4  00FF               	movwf	btemp+1
   503     07D5  3080               	movlw	128
   504     07D6  027F               	subwf	btemp+1,w
   505     07D7  1D03               	skipz
   506     07D8  2FDB               	goto	u85
   507     07D9  3007               	movlw	7
   508     07DA  0275               	subwf	main@i,w
   509     07DB                     u85:
   510     07DB  1C03               	skipc
   511     07DC  2FDE               	goto	u81
   512     07DD  2FDF               	goto	u80
   513     07DE                     u81:
   514     07DE  2FAC               	goto	l752
   515     07DF                     u80:
   516     07DF  2FAA               	goto	l746
   517     07E0  120A  118A  2800   	ljmp	start
   518     07E3                     __end_of_main:
   519                           
   520                           	psect	text1
   521     073D                     __ptext1:	
   522 ;; *************** function _lcd *****************
   523 ;; Defined at:
   524 ;;		line 37 in file "master2.c"
   525 ;; Parameters:    Size  Location     Type
   526 ;;  rs              2    2[COMMON] int 
   527 ;;  data            1    4[COMMON] unsigned char 
   528 ;; Auto vars:     Size  Location     Type
   529 ;;		None
   530 ;; Return value:  Size  Location     Type
   531 ;;                  1    wreg      void 
   532 ;; Registers used:
   533 ;;		wreg, status,2, status,0, pclath, cstack
   534 ;; Tracked objects:
   535 ;;		On entry : 0/0
   536 ;;		On exit  : 0/0
   537 ;;		Unchanged: 0/0
   538 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   539 ;;      Params:         3       0       0       0       0
   540 ;;      Locals:         0       0       0       0       0
   541 ;;      Temps:          0       0       0       0       0
   542 ;;      Totals:         3       0       0       0       0
   543 ;;Total ram usage:        3 bytes
   544 ;; Hardware stack levels used: 1
   545 ;; Hardware stack levels required when called: 2
   546 ;; This function calls:
   547 ;;		_enable
   548 ;; This function is called by:
   549 ;;		_main
   550 ;; This function uses a non-reentrant model
   551 ;;
   552                           
   553     073D                     _lcd:	
   554                           ;psect for function _lcd
   555                           
   556     073D                     l718:	
   557                           ;incstack = 0
   558                           ; Regs used in _lcd: [wreg+status,2+status,0+pclath+cstack]
   559                           
   560                           
   561                           ;master2.c: 37: void lcd(int rs,char data);master2.c: 38: {;master2.c: 39:     RE0=rs;
   562     073D  1872               	btfsc	lcd@rs,0
   563     073E  2F40               	goto	u61
   564     073F  2F44               	goto	u60
   565     0740                     u61:
   566     0740  1283               	bcf	3,5	;RP0=0, select bank0
   567     0741  1303               	bcf	3,6	;RP1=0, select bank0
   568     0742  1409               	bsf	9,0	;volatile
   569     0743  2F47               	goto	u74
   570     0744                     u60:
   571     0744  1283               	bcf	3,5	;RP0=0, select bank0
   572     0745  1303               	bcf	3,6	;RP1=0, select bank0
   573     0746  1009               	bcf	9,0	;volatile
   574     0747                     u74:
   575     0747                     l720:
   576                           
   577                           ;master2.c: 40:     PORTD=data;
   578     0747  0874               	movf	lcd@data,w
   579     0748  0088               	movwf	8	;volatile
   580     0749                     l722:
   581                           
   582                           ;master2.c: 41:     enable();
   583     0749  120A  118A  274F  120A  118A  	fcall	_enable
   584     074E                     l48:
   585     074E  0008               	return
   586     074F                     __end_of_lcd:
   587                           
   588                           	psect	text2
   589     074F                     __ptext2:	
   590 ;; *************** function _enable *****************
   591 ;; Defined at:
   592 ;;		line 30 in file "master2.c"
   593 ;; Parameters:    Size  Location     Type
   594 ;;		None
   595 ;; Auto vars:     Size  Location     Type
   596 ;;		None
   597 ;; Return value:  Size  Location     Type
   598 ;;                  1    wreg      void 
   599 ;; Registers used:
   600 ;;		wreg, status,2, status,0, pclath, cstack
   601 ;; Tracked objects:
   602 ;;		On entry : 0/0
   603 ;;		On exit  : 0/0
   604 ;;		Unchanged: 0/0
   605 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   606 ;;      Params:         0       0       0       0       0
   607 ;;      Locals:         0       0       0       0       0
   608 ;;      Temps:          0       0       0       0       0
   609 ;;      Totals:         0       0       0       0       0
   610 ;;Total ram usage:        0 bytes
   611 ;; Hardware stack levels used: 1
   612 ;; Hardware stack levels required when called: 1
   613 ;; This function calls:
   614 ;;		_delay
   615 ;; This function is called by:
   616 ;;		_lcd
   617 ;; This function uses a non-reentrant model
   618 ;;
   619                           
   620     074F                     _enable:	
   621                           ;psect for function _enable
   622                           
   623     074F                     l712:	
   624                           ;incstack = 0
   625                           ; Regs used in _enable: [wreg+status,2+status,0+pclath+cstack]
   626                           
   627                           
   628                           ;master2.c: 32:     RE1=1;
   629     074F  1283               	bcf	3,5	;RP0=0, select bank0
   630     0750  1303               	bcf	3,6	;RP1=0, select bank0
   631     0751  1489               	bsf	9,1	;volatile
   632     0752                     l714:
   633                           
   634                           ;master2.c: 33:     delay(10);
   635     0752  300A               	movlw	10
   636     0753  00F0               	movwf	delay@t
   637     0754  3000               	movlw	0
   638     0755  00F1               	movwf	delay@t+1
   639     0756  120A  118A  272E  120A  118A  	fcall	_delay
   640     075B                     l716:
   641                           
   642                           ;master2.c: 34:     RE1=0;
   643     075B  1283               	bcf	3,5	;RP0=0, select bank0
   644     075C  1303               	bcf	3,6	;RP1=0, select bank0
   645     075D  1089               	bcf	9,1	;volatile
   646                           
   647                           ;master2.c: 35:     delay(10);
   648     075E  300A               	movlw	10
   649     075F  00F0               	movwf	delay@t
   650     0760  3000               	movlw	0
   651     0761  00F1               	movwf	delay@t+1
   652     0762  120A  118A  272E  120A  118A  	fcall	_delay
   653     0767                     l45:
   654     0767  0008               	return
   655     0768                     __end_of_enable:
   656                           
   657                           	psect	text3
   658     072E                     __ptext3:	
   659 ;; *************** function _delay *****************
   660 ;; Defined at:
   661 ;;		line 26 in file "master2.c"
   662 ;; Parameters:    Size  Location     Type
   663 ;;  t               2    0[COMMON] unsigned int 
   664 ;; Auto vars:     Size  Location     Type
   665 ;;		None
   666 ;; Return value:  Size  Location     Type
   667 ;;                  1    wreg      void 
   668 ;; Registers used:
   669 ;;		wreg, status,2, status,0
   670 ;; Tracked objects:
   671 ;;		On entry : 0/0
   672 ;;		On exit  : 0/0
   673 ;;		Unchanged: 0/0
   674 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   675 ;;      Params:         2       0       0       0       0
   676 ;;      Locals:         0       0       0       0       0
   677 ;;      Temps:          0       0       0       0       0
   678 ;;      Totals:         2       0       0       0       0
   679 ;;Total ram usage:        2 bytes
   680 ;; Hardware stack levels used: 1
   681 ;; This function calls:
   682 ;;		Nothing
   683 ;; This function is called by:
   684 ;;		_enable
   685 ;;		_main
   686 ;; This function uses a non-reentrant model
   687 ;;
   688                           
   689     072E                     _delay:	
   690                           ;psect for function _delay
   691                           
   692     072E                     l708:	
   693                           ;incstack = 0
   694                           ; Regs used in _delay: [wreg+status,2+status,0]
   695                           
   696     072E                     l710:	
   697                           ;master2.c: 26: void delay(unsigned int t);master2.c: 27: {;master2.c: 28:     while(t--
      +                          );
   698                           
   699     072E  3001               	movlw	1
   700     072F  02F0               	subwf	delay@t,f
   701     0730  3000               	movlw	0
   702     0731  1C03               	skipc
   703     0732  03F1               	decf	delay@t+1,f
   704     0733  02F1               	subwf	delay@t+1,f
   705     0734  0A70               	incf	delay@t,w
   706     0735  1D03               	skipz
   707     0736  2F3B               	goto	u51
   708     0737  0A71               	incf	delay@t+1,w
   709     0738  1D03               	btfss	3,2
   710     0739  2F3B               	goto	u51
   711     073A  2F3C               	goto	u50
   712     073B                     u51:
   713     073B  2F2E               	goto	l710
   714     073C                     u50:
   715     073C                     l42:
   716     073C  0008               	return
   717     073D                     __end_of_delay:
   718     007E                     btemp	set	126	;btemp
   719     007E                     wtemp0	set	126
   720                           
   721                           	psect	idloc
   722                           
   723                           ;Config register IDLOC0 @ 0x2000
   724                           ;	unspecified, using default values
   725     2000                     	org	8192
   726     2000  3FFF               	dw	16383
   727                           
   728                           ;Config register IDLOC1 @ 0x2001
   729                           ;	unspecified, using default values
   730     2001                     	org	8193
   731     2001  3FFF               	dw	16383
   732                           
   733                           ;Config register IDLOC2 @ 0x2002
   734                           ;	unspecified, using default values
   735     2002                     	org	8194
   736     2002  3FFF               	dw	16383
   737                           
   738                           ;Config register IDLOC3 @ 0x2003
   739                           ;	unspecified, using default values
   740     2003                     	org	8195
   741     2003  3FFF               	dw	16383
   742                           
   743                           	psect	config
   744                           
   745                           ;Config register CONFIG1 @ 0x2007
   746                           ;	Oscillator Selection bits
   747                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   748                           ;	Watchdog Timer Enable bit
   749                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   750                           ;	Power-up Timer Enable bit
   751                           ;	PWRTE = ON, PWRT enabled
   752                           ;	RE3/MCLR pin function select bit
   753                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   754                           ;	Code Protection bit
   755                           ;	CP = OFF, Program memory code protection is disabled
   756                           ;	Data Code Protection bit
   757                           ;	CPD = OFF, Data memory code protection is disabled
   758                           ;	Brown Out Reset Selection bits
   759                           ;	BOREN = OFF, BOR disabled
   760                           ;	Internal External Switchover bit
   761                           ;	IESO = ON, Internal/External Switchover mode is enabled
   762                           ;	Fail-Safe Clock Monitor Enabled bit
   763                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   764                           ;	Low Voltage Programming Enable bit
   765                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   766                           ;	In-Circuit Debugger Mode bit
   767                           ;	DEBUG = 0x1, unprogrammed default
   768     2007                     	org	8199
   769     2007  2CE4               	dw	11492
   770                           
   771                           ;Config register CONFIG2 @ 0x2008
   772                           ;	Brown-out Reset Selection bit
   773                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   774                           ;	Flash Program Memory Self Write Enable bits
   775                           ;	WRT = OFF, Write protection off
   776     2008                     	org	8200
   777     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        4
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7      12
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_lcd
    _enable->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1220
                                              5 COMMON     2     2      0
                              _delay
                                _lcd
 ---------------------------------------------------------------------------------
 (1) _lcd                                                  3     0      3     902
                                              2 COMMON     3     0      3
                             _enable
 ---------------------------------------------------------------------------------
 (2) _enable                                               0     0      0     250
                              _delay
 ---------------------------------------------------------------------------------
 (3) _delay                                                2     0      2     250
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay
   _lcd
     _enable
       _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50      0       0       5        0.0%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      7       C       1       85.7%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0       C      12        0.0%
ABS                  0      0       C       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri Jun 27 14:57:03 2025

                     l42 073C                       l45 0767                       l48 074E  
                     u50 073C                       u51 073B                       u60 0744  
                     u61 0740                       u80 07DF                       u81 07DE  
                     u74 0747                       u85 07DB                       _ch 0077  
                    l710 072E                      l712 074F                      l720 0747  
                    l714 0752                      l722 0749                      l730 0778  
                    l708 072E                      l716 075B                      l740 078C  
                    l732 077B                      l724 0768                      l718 073D  
                    l742 0796                      l734 077E                      l726 0771  
                    l760 07C1                      l752 07AC                      l744 07A0  
                    l736 0781                      l728 0775                      l762 07CC  
                    l754 07B3                      l746 07AA                      l738 0789  
                    l764 07D2                      l756 07BC                      l758 07C0  
                    _RE0 0048                      _RE1 0049                      _lcd 073D  
                    fsr0 0004                      indf 0000                     ?_lcd 0072  
                   _data 007B                     _main 0768                     btemp 007E  
                   start 0000                    ??_lcd 0075                    ?_main 0070  
                  _ANSEL 0188                    _PORTA 0005                    _PORTC 0007  
                  _PORTD 0008                    _PORTE 0009                    _TRISA 0085  
                  _TRISC 0087                    _TRISD 0088                    _TRISE 0089  
                  _SSPIF 0063                    _delay 072E                    lcd@rs 0072  
                  main@i 0075                    status 0003                    wtemp0 007E  
        __initialization 07E3             __end_of_main 07E3                   ??_main 0075  
                 ?_delay 0070                   _ANSELH 0189                   _SSPCON 0014  
                 _SSPBUF 0013                   _enable 074F                   delay@t 0070  
           __pdataCOMMON 0077  __end_of__initialization 07FC           __pcstackCOMMON 0070  
          __end_of_delay 073D                  ??_delay 0072               __pmaintext 0768  
                ?_enable 0070                  _SSPSTAT 0094                  __ptext1 073D  
                __ptext2 074F                  __ptext3 072E                  lcd@data 0074  
   end_of_initialization 07FC            __pidataCOMMON 072A           __end_of_enable 0768  
    start_initialization 07E3              __end_of_lcd 074F                 ??_enable 0072  
            __pbssCOMMON 007B                ___latbits 0002  
