Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 11 20:35:30 2025
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_dashboard_top_timing_summary_routed.rpt -pb car_dashboard_top_timing_summary_routed.pb -rpx car_dashboard_top_timing_summary_routed.rpx -warn_on_violation
| Design       : car_dashboard_top
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -59.947    -1431.325                     49                  370        0.199        0.000                      0                  370        9.500        0.000                       0                   263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk           -59.947    -1431.325                     49                  370        0.199        0.000                      0                  370        9.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           49  Failing Endpoints,  Worst Slack      -59.947ns,  Total Violation    -1431.325ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -59.947ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        79.452ns  (logic 50.996ns (64.185%)  route 28.456ns (35.816%))
  Logic Levels:           220  (CARRY4=188 DSP48E1=1 LUT3=4 LUT4=1 LUT6=26)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.481    71.855    u_piezo/divider10_in[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.367    72.222 r  u_piezo/divider[4]_i_39/O
                         net (fo=1, routed)           0.190    72.412    u_piezo/divider[4]_i_39_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.932 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.932    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.049 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.049    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.166 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.166    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.283 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.283    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.400    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.517    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.634    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.751    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    74.032 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=55, routed)          0.416    74.449    u_piezo/divider10_in[4]
    SLICE_X13Y124        LUT6 (Prop_lut6_I5_O)        0.367    74.816 r  u_piezo/divider[3]_i_39/O
                         net (fo=1, routed)           0.190    75.005    u_piezo/divider[3]_i_39_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    75.525 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009    75.534    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.651 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.651    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.768 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.768    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.885 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.885    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.002 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.002    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.119 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.119    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.236 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.236    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.353 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.353    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.634 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=55, routed)          0.450    77.084    u_piezo/divider10_in[3]
    SLICE_X11Y132        LUT6 (Prop_lut6_I5_O)        0.367    77.451 r  u_piezo/divider[2]_i_39/O
                         net (fo=1, routed)           0.348    77.799    u_piezo/divider[2]_i_39_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    78.306 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.306    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.420 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.420    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.534 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.534    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.648 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.648    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.762 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.762    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.876 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.876    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.990 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.990    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.104 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.104    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.375 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=55, routed)          0.600    79.975    u_piezo/divider10_in[2]
    SLICE_X13Y138        LUT6 (Prop_lut6_I5_O)        0.373    80.348 r  u_piezo/divider[1]_i_39/O
                         net (fo=1, routed)           0.190    80.538    u_piezo/divider[1]_i_39_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.058 r  u_piezo/divider_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.058    u_piezo/divider_reg[1]_i_34_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.175 r  u_piezo/divider_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.175    u_piezo/divider_reg[1]_i_29_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.292 r  u_piezo/divider_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.292    u_piezo/divider_reg[1]_i_24_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.409 r  u_piezo/divider_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.409    u_piezo/divider_reg[1]_i_19_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.526 r  u_piezo/divider_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.526    u_piezo/divider_reg[1]_i_14_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.643 r  u_piezo/divider_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    81.643    u_piezo/divider_reg[1]_i_9_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.760 r  u_piezo/divider_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.760    u_piezo/divider_reg[1]_i_4_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.877 r  u_piezo/divider_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.877    u_piezo/divider_reg[1]_i_2_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.131 r  u_piezo/divider_reg[1]_i_1/CO[0]
                         net (fo=55, routed)          0.809    82.939    u_piezo/divider10_in[1]
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.367    83.306 r  u_piezo/divider[0]_i_41/O
                         net (fo=1, routed)           0.415    83.722    u_piezo/divider[0]_i_41_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    84.359 r  u_piezo/divider_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.359    u_piezo/divider_reg[0]_i_32_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.476 r  u_piezo/divider_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    84.476    u_piezo/divider_reg[0]_i_27_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.593 r  u_piezo/divider_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.593    u_piezo/divider_reg[0]_i_22_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.710 r  u_piezo/divider_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.710    u_piezo/divider_reg[0]_i_17_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.827 r  u_piezo/divider_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    84.827    u_piezo/divider_reg[0]_i_12_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.944 r  u_piezo/divider_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.944    u_piezo/divider_reg[0]_i_7_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.061 r  u_piezo/divider_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.061    u_piezo/divider_reg[0]_i_2_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.178 r  u_piezo/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.178    u_piezo/divider10_in[0]
    SLICE_X10Y145        FDCE                                         r  u_piezo/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.505    25.221    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y145        FDCE                                         r  u_piezo/divider_reg[0]/C
                         clock pessimism              0.195    25.416    
                         clock uncertainty           -0.035    25.381    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.150    25.231    u_piezo/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         25.231    
                         arrival time                         -85.178    
  -------------------------------------------------------------------
                         slack                                -59.947    

Slack (VIOLATED) :        -58.038ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        77.393ns  (logic 49.173ns (63.537%)  route 28.220ns (36.463%))
  Logic Levels:           211  (CARRY4=180 DSP48E1=1 LUT3=4 LUT4=1 LUT6=25)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.481    71.855    u_piezo/divider10_in[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.367    72.222 r  u_piezo/divider[4]_i_39/O
                         net (fo=1, routed)           0.190    72.412    u_piezo/divider[4]_i_39_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.932 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.932    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.049 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.049    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.166 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.166    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.283 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.283    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.400    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.517    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.634    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.751    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    74.032 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=55, routed)          0.416    74.449    u_piezo/divider10_in[4]
    SLICE_X13Y124        LUT6 (Prop_lut6_I5_O)        0.367    74.816 r  u_piezo/divider[3]_i_39/O
                         net (fo=1, routed)           0.190    75.005    u_piezo/divider[3]_i_39_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    75.525 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009    75.534    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.651 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.651    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.768 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.768    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.885 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.885    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.002 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.002    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.119 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.119    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.236 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.236    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.353 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.353    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.634 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=55, routed)          0.450    77.084    u_piezo/divider10_in[3]
    SLICE_X11Y132        LUT6 (Prop_lut6_I5_O)        0.367    77.451 r  u_piezo/divider[2]_i_39/O
                         net (fo=1, routed)           0.348    77.799    u_piezo/divider[2]_i_39_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    78.306 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.306    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.420 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.420    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.534 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.534    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.648 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.648    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.762 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.762    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.876 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.876    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.990 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.990    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.104 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.104    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.375 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=55, routed)          0.600    79.975    u_piezo/divider10_in[2]
    SLICE_X13Y138        LUT6 (Prop_lut6_I5_O)        0.373    80.348 r  u_piezo/divider[1]_i_39/O
                         net (fo=1, routed)           0.190    80.538    u_piezo/divider[1]_i_39_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.058 r  u_piezo/divider_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.058    u_piezo/divider_reg[1]_i_34_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.175 r  u_piezo/divider_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.175    u_piezo/divider_reg[1]_i_29_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.292 r  u_piezo/divider_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.292    u_piezo/divider_reg[1]_i_24_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.409 r  u_piezo/divider_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.409    u_piezo/divider_reg[1]_i_19_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.526 r  u_piezo/divider_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.526    u_piezo/divider_reg[1]_i_14_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.643 r  u_piezo/divider_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    81.643    u_piezo/divider_reg[1]_i_9_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.760 r  u_piezo/divider_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.760    u_piezo/divider_reg[1]_i_4_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.877 r  u_piezo/divider_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.877    u_piezo/divider_reg[1]_i_2_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.131 r  u_piezo/divider_reg[1]_i_1/CO[0]
                         net (fo=55, routed)          0.988    83.118    u_piezo/divider10_in[1]
    SLICE_X12Y144        FDCE                                         r  u_piezo/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.504    25.220    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  u_piezo/divider_reg[1]/C
                         clock pessimism              0.195    25.415    
                         clock uncertainty           -0.035    25.380    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)       -0.299    25.081    u_piezo/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         25.081    
                         arrival time                         -83.118    
  -------------------------------------------------------------------
                         slack                                -58.038    

Slack (VIOLATED) :        -54.906ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        74.243ns  (logic 47.207ns (63.585%)  route 27.036ns (36.415%))
  Logic Levels:           201  (CARRY4=171 DSP48E1=1 LUT3=4 LUT4=1 LUT6=24)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 25.219 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.481    71.855    u_piezo/divider10_in[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.367    72.222 r  u_piezo/divider[4]_i_39/O
                         net (fo=1, routed)           0.190    72.412    u_piezo/divider[4]_i_39_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.932 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.932    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.049 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.049    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.166 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.166    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.283 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.283    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.400    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.517    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.634    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.751    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    74.032 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=55, routed)          0.416    74.449    u_piezo/divider10_in[4]
    SLICE_X13Y124        LUT6 (Prop_lut6_I5_O)        0.367    74.816 r  u_piezo/divider[3]_i_39/O
                         net (fo=1, routed)           0.190    75.005    u_piezo/divider[3]_i_39_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    75.525 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009    75.534    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.651 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.651    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.768 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.768    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.885 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.885    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.002 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.002    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.119 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.119    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.236 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.236    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.353 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.353    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.634 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=55, routed)          0.450    77.084    u_piezo/divider10_in[3]
    SLICE_X11Y132        LUT6 (Prop_lut6_I5_O)        0.367    77.451 r  u_piezo/divider[2]_i_39/O
                         net (fo=1, routed)           0.348    77.799    u_piezo/divider[2]_i_39_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    78.306 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.306    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.420 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.420    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.534 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.534    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.648 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.648    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.762 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.762    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.876 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.876    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.990 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.990    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.104 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.104    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.375 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=55, routed)          0.593    79.968    u_piezo/divider10_in[2]
    SLICE_X11Y139        FDCE                                         r  u_piezo/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.503    25.219    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X11Y139        FDCE                                         r  u_piezo/divider_reg[2]/C
                         clock pessimism              0.195    25.414    
                         clock uncertainty           -0.035    25.379    
    SLICE_X11Y139        FDCE (Setup_fdce_C_D)       -0.316    25.063    u_piezo/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         25.063    
                         arrival time                         -79.968    
  -------------------------------------------------------------------
                         slack                                -54.906    

Slack (VIOLATED) :        -51.197ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        70.909ns  (logic 45.264ns (63.834%)  route 25.645ns (36.166%))
  Logic Levels:           191  (CARRY4=162 DSP48E1=1 LUT3=4 LUT4=1 LUT6=23)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 25.212 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.481    71.855    u_piezo/divider10_in[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.367    72.222 r  u_piezo/divider[4]_i_39/O
                         net (fo=1, routed)           0.190    72.412    u_piezo/divider[4]_i_39_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.932 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.932    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.049 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.049    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.166 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.166    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.283 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.283    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.400    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.517    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.634    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.751    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    74.032 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=55, routed)          0.416    74.449    u_piezo/divider10_in[4]
    SLICE_X13Y124        LUT6 (Prop_lut6_I5_O)        0.367    74.816 r  u_piezo/divider[3]_i_39/O
                         net (fo=1, routed)           0.190    75.005    u_piezo/divider[3]_i_39_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    75.525 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009    75.534    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.651 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.651    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.768 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.768    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.885 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.885    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.002 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.002    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.119 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.119    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.236 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.236    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.353 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.353    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.634 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=55, routed)          0.000    76.634    u_piezo/divider10_in[3]
    SLICE_X12Y132        FDCE                                         r  u_piezo/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.496    25.212    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y132        FDCE                                         r  u_piezo/divider_reg[3]/C
                         clock pessimism              0.195    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X12Y132        FDCE (Setup_fdce_C_D)        0.066    25.438    u_piezo/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         25.438    
                         arrival time                         -76.634    
  -------------------------------------------------------------------
                         slack                                -51.197    

Slack (VIOLATED) :        -48.601ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        68.306ns  (logic 43.277ns (63.357%)  route 25.029ns (36.643%))
  Logic Levels:           181  (CARRY4=153 DSP48E1=1 LUT3=4 LUT4=1 LUT6=22)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 25.205 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.481    71.855    u_piezo/divider10_in[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.367    72.222 r  u_piezo/divider[4]_i_39/O
                         net (fo=1, routed)           0.190    72.412    u_piezo/divider[4]_i_39_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    72.932 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.932    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.049 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.049    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.166 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.166    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.283 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.283    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.400 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.400    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.517 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.517    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.634 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.634    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.751 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.751    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    74.032 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=55, routed)          0.000    74.032    u_piezo/divider10_in[4]
    SLICE_X12Y123        FDCE                                         r  u_piezo/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.489    25.205    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y123        FDCE                                         r  u_piezo/divider_reg[4]/C
                         clock pessimism              0.195    25.400    
                         clock uncertainty           -0.035    25.365    
    SLICE_X12Y123        FDCE (Setup_fdce_C_D)        0.066    25.431    u_piezo/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         25.431    
                         arrival time                         -74.032    
  -------------------------------------------------------------------
                         slack                                -48.601    

Slack (VIOLATED) :        -45.933ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        65.648ns  (logic 41.290ns (62.896%)  route 24.359ns (37.104%))
  Logic Levels:           171  (CARRY4=144 DSP48E1=1 LUT3=4 LUT4=1 LUT6=21)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 25.215 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.405    69.064    u_piezo/divider10_in[6]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.367    69.431 r  u_piezo/divider[5]_i_39/O
                         net (fo=1, routed)           0.323    69.754    u_piezo/divider[5]_i_39_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.274 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.274    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.391 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.391    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.508 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.508    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.625 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.625    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.742 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.742    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.859 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.859    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.976 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.976    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.093 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.093    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.374 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=55, routed)          0.000    71.374    u_piezo/divider10_in[5]
    SLICE_X12Y114        FDPE                                         r  u_piezo/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.499    25.215    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y114        FDPE                                         r  u_piezo/divider_reg[5]/C
                         clock pessimism              0.195    25.410    
                         clock uncertainty           -0.035    25.375    
    SLICE_X12Y114        FDPE (Setup_fdpe_C_D)        0.066    25.441    u_piezo/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         25.441    
                         arrival time                         -71.374    
  -------------------------------------------------------------------
                         slack                                -45.933    

Slack (VIOLATED) :        -44.296ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        63.637ns  (logic 39.303ns (61.761%)  route 24.335ns (38.239%))
  Logic Levels:           161  (CARRY4=135 DSP48E1=1 LUT3=4 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 25.218 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          1.210    67.086    u_piezo/divider10_in[7]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    67.210 r  u_piezo/divider[6]_i_38/O
                         net (fo=1, routed)           0.000    67.210    u_piezo/divider[6]_i_38_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.586 r  u_piezo/divider_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.586    u_piezo/divider_reg[6]_i_33_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.703 r  u_piezo/divider_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.703    u_piezo/divider_reg[6]_i_28_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.820 r  u_piezo/divider_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.820    u_piezo/divider_reg[6]_i_23_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.937 r  u_piezo/divider_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.937    u_piezo/divider_reg[6]_i_18_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.054 r  u_piezo/divider_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.054    u_piezo/divider_reg[6]_i_13_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.171 r  u_piezo/divider_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.171    u_piezo/divider_reg[6]_i_8_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.288 r  u_piezo/divider_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.288    u_piezo/divider_reg[6]_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.405 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.405    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.659 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=55, routed)          0.705    69.363    u_piezo/divider10_in[6]
    SLICE_X13Y109        FDCE                                         r  u_piezo/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.502    25.218    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y109        FDCE                                         r  u_piezo/divider_reg[6]/C
                         clock pessimism              0.195    25.413    
                         clock uncertainty           -0.035    25.378    
    SLICE_X13Y109        FDCE (Setup_fdce_C_D)       -0.310    25.068    u_piezo/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                         -69.363    
  -------------------------------------------------------------------
                         slack                                -44.296    

Slack (VIOLATED) :        -40.309ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        60.150ns  (logic 37.730ns (62.727%)  route 22.420ns (37.273%))
  Logic Levels:           151  (CARRY4=126 DSP48E1=1 LUT3=4 LUT4=1 LUT6=19)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.374    63.894    u_piezo/divider10_in[8]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.310    64.204 r  u_piezo/divider[7]_i_36/O
                         net (fo=1, routed)           0.332    64.536    u_piezo/divider[7]_i_36_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    65.056 r  u_piezo/divider_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.056    u_piezo/divider_reg[7]_i_31_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.173 r  u_piezo/divider_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.173    u_piezo/divider_reg[7]_i_26_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.290 r  u_piezo/divider_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.290    u_piezo/divider_reg[7]_i_21_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.407 r  u_piezo/divider_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.407    u_piezo/divider_reg[7]_i_16_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.524 r  u_piezo/divider_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    65.524    u_piezo/divider_reg[7]_i_11_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.641 r  u_piezo/divider_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.641    u_piezo/divider_reg[7]_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.758 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.758    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.875 r  u_piezo/divider_reg[7]_i_1/CO[3]
                         net (fo=52, routed)          0.000    65.875    u_piezo/divider10_in[7]
    SLICE_X12Y102        FDCE                                         r  u_piezo/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.505    25.221    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y102        FDCE                                         r  u_piezo/divider_reg[7]/C
                         clock pessimism              0.195    25.416    
                         clock uncertainty           -0.035    25.381    
    SLICE_X12Y102        FDCE (Setup_fdce_C_D)        0.186    25.567    u_piezo/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         25.567    
                         arrival time                         -65.875    
  -------------------------------------------------------------------
                         slack                                -40.309    

Slack (VIOLATED) :        -38.051ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        57.794ns  (logic 36.081ns (62.430%)  route 21.713ns (37.570%))
  Logic Levels:           142  (CARRY4=118 DSP48E1=1 LUT3=4 LUT4=1 LUT6=18)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 25.237 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.607    61.524    u_piezo/divider10_in[9]
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332    61.856 r  u_piezo/divider[8]_i_35/O
                         net (fo=1, routed)           0.190    62.046    u_piezo/divider[8]_i_35_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    62.566 r  u_piezo/divider_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.566    u_piezo/divider_reg[8]_i_30_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.683 r  u_piezo/divider_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.683    u_piezo/divider_reg[8]_i_25_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.800 r  u_piezo/divider_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.800    u_piezo/divider_reg[8]_i_20_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.917 r  u_piezo/divider_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.917    u_piezo/divider_reg[8]_i_15_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.034 r  u_piezo/divider_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.034    u_piezo/divider_reg[8]_i_10_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.151 r  u_piezo/divider_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.151    u_piezo/divider_reg[8]_i_5_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.268 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.268    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.520 r  u_piezo/divider_reg[8]_i_1/CO[2]
                         net (fo=51, routed)          0.000    63.520    u_piezo/divider10_in[8]
    SLICE_X12Y94         FDPE                                         r  u_piezo/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.520    25.237    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y94         FDPE                                         r  u_piezo/divider_reg[8]/C
                         clock pessimism              0.202    25.439    
                         clock uncertainty           -0.035    25.403    
    SLICE_X12Y94         FDPE (Setup_fdpe_C_D)        0.066    25.469    u_piezo/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         25.469    
                         arrival time                         -63.520    
  -------------------------------------------------------------------
                         slack                                -38.051    

Slack (VIOLATED) :        -35.451ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        55.192ns  (logic 34.275ns (62.102%)  route 20.917ns (37.898%))
  Logic Levels:           133  (CARRY4=110 DSP48E1=1 LUT3=4 LUT4=1 LUT6=17)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 25.234 - 20.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.814     5.726    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  u_engine/rpm_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     6.182 r  u_engine/rpm_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     6.575    u_piezo/rpm_reg[12]_0[7]_repN_alias
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.416 r  u_piezo/freq4/P[4]
                         net (fo=6, routed)           0.811    11.227    u_piezo/freq4_n_101
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.351 r  u_piezo/divider[25]_i_91/O
                         net (fo=1, routed)           0.778    12.129    u_piezo/divider[25]_i_91_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.679 r  u_piezo/divider_reg[25]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.679    u_piezo/divider_reg[25]_i_67_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.796 r  u_piezo/divider_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_piezo/divider_reg[25]_i_35_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.913 r  u_piezo/divider_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.913    u_piezo/divider_reg[25]_i_15_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.030 r  u_piezo/divider_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.030    u_piezo/divider_reg[25]_i_16_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 r  u_piezo/divider_reg[25]_i_30/O[0]
                         net (fo=45, routed)          0.680    13.929    u_piezo_n_11
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    14.224 r  divider[25]_i_186/O
                         net (fo=1, routed)           0.648    14.872    divider[25]_i_186_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  divider_reg[25]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.268    divider_reg[25]_i_166_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.487 r  divider_reg[25]_i_142/O[0]
                         net (fo=3, routed)           0.362    15.849    u_piezo/divider_reg[25]_i_79_0[0]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.295    16.144 r  u_piezo/divider[25]_i_134/O
                         net (fo=1, routed)           0.776    16.920    u_piezo/divider[25]_i_134_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.316 r  u_piezo/divider_reg[25]_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.316    u_piezo/divider_reg[25]_i_105_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.639 r  u_piezo/divider_reg[25]_i_79/O[1]
                         net (fo=3, routed)           0.868    18.507    u_piezo/divider_reg[25]_i_79_n_6
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.306    18.813 r  u_piezo/divider[25]_i_103/O
                         net (fo=1, routed)           0.000    18.813    u_piezo/divider[25]_i_103_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.363 r  u_piezo/divider_reg[25]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.363    u_piezo/divider_reg[25]_i_76_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.634 f  u_piezo/divider_reg[25]_i_50/CO[0]
                         net (fo=51, routed)          0.722    20.356    u_piezo/divider_reg[25]_i_50_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.373    20.729 r  u_piezo/divider[25]_i_31_comp/O
                         net (fo=84, routed)          0.831    21.560    u_piezo/divider[25]_i_31_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    21.684 r  u_piezo/divider[25]_i_63/O
                         net (fo=1, routed)           0.000    21.684    u_piezo/divider[25]_i_63_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    22.142 f  u_piezo/divider_reg[25]_i_29/CO[1]
                         net (fo=192, routed)         0.687    22.829    u_piezo/freq1
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332    23.161 r  u_piezo/divider[25]_i_22/O
                         net (fo=1, routed)           0.494    23.655    u_piezo/divider[25]_i_22_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.162 r  u_piezo/divider_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.162    u_piezo/divider_reg[25]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.276 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.276    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.454 r  u_piezo/divider_reg[25]_i_1/CO[1]
                         net (fo=16, routed)          0.690    25.143    u_piezo/divider10_in[25]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.329    25.472 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    25.472    u_piezo/divider[24]_i_20_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.005 r  u_piezo/divider_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.005    u_piezo/divider_reg[24]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.122 r  u_piezo/divider_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.122    u_piezo/divider_reg[24]_i_5_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.239 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.239    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    26.491 r  u_piezo/divider_reg[24]_i_1/CO[2]
                         net (fo=19, routed)          0.724    27.216    u_piezo/divider10_in[24]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.310    27.526 r  u_piezo/divider[23]_i_16/O
                         net (fo=1, routed)           0.339    27.864    u_piezo/divider[23]_i_16_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.371 r  u_piezo/divider_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.371    u_piezo/divider_reg[23]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.485 r  u_piezo/divider_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.485    u_piezo/divider_reg[23]_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.599 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.599    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.713 r  u_piezo/divider_reg[23]_i_1/CO[3]
                         net (fo=20, routed)          0.955    29.669    u_piezo/divider10_in[23]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  u_piezo/divider[22]_i_20/O
                         net (fo=1, routed)           0.000    29.793    u_piezo/divider[22]_i_20_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.343 r  u_piezo/divider_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.343    u_piezo/divider_reg[22]_i_13_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  u_piezo/divider_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.457    u_piezo/divider_reg[22]_i_8_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.571 r  u_piezo/divider_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.571    u_piezo/divider_reg[22]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.685 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.685    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    30.978 r  u_piezo/divider_reg[22]_i_1/CO[0]
                         net (fo=22, routed)          0.479    31.457    u_piezo/divider10_in[22]
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.373    31.830 r  u_piezo/divider[21]_i_21/O
                         net (fo=1, routed)           0.000    31.830    u_piezo/divider[21]_i_21_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.380 r  u_piezo/divider_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.380    u_piezo/divider_reg[21]_i_14_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  u_piezo/divider_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.494    u_piezo/divider_reg[21]_i_9_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  u_piezo/divider_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.608    u_piezo/divider_reg[21]_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.722    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.900 r  u_piezo/divider_reg[21]_i_1/CO[1]
                         net (fo=24, routed)          0.858    33.758    u_piezo/divider10_in[21]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.087 r  u_piezo/divider[20]_i_18/O
                         net (fo=1, routed)           0.000    34.087    u_piezo/divider[20]_i_18_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.637 r  u_piezo/divider_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.637    u_piezo/divider_reg[20]_i_10_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.751 r  u_piezo/divider_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.751    u_piezo/divider_reg[20]_i_5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.865 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.865    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.115 r  u_piezo/divider_reg[20]_i_1/CO[2]
                         net (fo=26, routed)          0.525    35.640    u_piezo/divider10_in[20]
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.313    35.953 r  u_piezo/divider[19]_i_23/O
                         net (fo=1, routed)           0.000    35.953    u_piezo/divider[19]_i_23_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.486 r  u_piezo/divider_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.486    u_piezo/divider_reg[19]_i_16_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.603 r  u_piezo/divider_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.001    36.603    u_piezo/divider_reg[19]_i_11_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.720 r  u_piezo/divider_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.720    u_piezo/divider_reg[19]_i_6_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.837 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.837    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.954 r  u_piezo/divider_reg[19]_i_1/CO[3]
                         net (fo=28, routed)          0.994    37.948    u_piezo/divider10_in[19]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.124    38.072 r  u_piezo/divider[18]_i_25/O
                         net (fo=1, routed)           0.000    38.072    u_piezo/divider[18]_i_25_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.605 r  u_piezo/divider_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.605    u_piezo/divider_reg[18]_i_18_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.722 r  u_piezo/divider_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.722    u_piezo/divider_reg[18]_i_13_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.839 r  u_piezo/divider_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.839    u_piezo/divider_reg[18]_i_8_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  u_piezo/divider_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.956    u_piezo/divider_reg[18]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.073    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.354 r  u_piezo/divider_reg[18]_i_1/CO[0]
                         net (fo=31, routed)          0.585    39.939    u_piezo/divider10_in[18]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.367    40.306 r  u_piezo/divider[17]_i_24/O
                         net (fo=1, routed)           0.323    40.629    u_piezo/divider[17]_i_24_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.136 r  u_piezo/divider_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.136    u_piezo/divider_reg[17]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.250 r  u_piezo/divider_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.250    u_piezo/divider_reg[17]_i_14_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.364 r  u_piezo/divider_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.364    u_piezo/divider_reg[17]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.478 r  u_piezo/divider_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.478    u_piezo/divider_reg[17]_i_4_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.592    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.770 r  u_piezo/divider_reg[17]_i_1/CO[1]
                         net (fo=32, routed)          0.786    42.556    u_piezo/divider10_in[17]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.329    42.885 r  u_piezo/divider[16]_i_27/O
                         net (fo=1, routed)           0.000    42.885    u_piezo/divider[16]_i_27_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.435 r  u_piezo/divider_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.435    u_piezo/divider_reg[16]_i_20_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.549 r  u_piezo/divider_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.549    u_piezo/divider_reg[16]_i_15_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.663 r  u_piezo/divider_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.663    u_piezo/divider_reg[16]_i_10_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.777 r  u_piezo/divider_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.777    u_piezo/divider_reg[16]_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.891 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.891    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.141 r  u_piezo/divider_reg[16]_i_1/CO[2]
                         net (fo=35, routed)          0.898    45.040    u_piezo/divider10_in[16]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.313    45.353 r  u_piezo/divider[15]_i_29/O
                         net (fo=1, routed)           0.000    45.353    u_piezo/divider[15]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.903 r  u_piezo/divider_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.903    u_piezo/divider_reg[15]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.016 r  u_piezo/divider_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.016    u_piezo/divider_reg[15]_i_16_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.130 r  u_piezo/divider_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.130    u_piezo/divider_reg[15]_i_11_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.244 r  u_piezo/divider_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.244    u_piezo/divider_reg[15]_i_6_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.358 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.358    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.472 r  u_piezo/divider_reg[15]_i_1/CO[3]
                         net (fo=36, routed)          0.989    47.462    u_piezo/divider10_in[15]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.124    47.586 r  u_piezo/divider[14]_i_30/O
                         net (fo=1, routed)           0.000    47.586    u_piezo/divider[14]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.119 r  u_piezo/divider_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.119    u_piezo/divider_reg[14]_i_23_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.236 r  u_piezo/divider_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.236    u_piezo/divider_reg[14]_i_18_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.353 r  u_piezo/divider_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.353    u_piezo/divider_reg[14]_i_13_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.470 r  u_piezo/divider_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.470    u_piezo/divider_reg[14]_i_8_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.587 r  u_piezo/divider_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.587    u_piezo/divider_reg[14]_i_3_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.704 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.704    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    48.985 r  u_piezo/divider_reg[14]_i_1/CO[0]
                         net (fo=38, routed)          0.764    49.749    u_piezo/divider10_in[14]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    50.587 r  u_piezo/divider_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.587    u_piezo/divider_reg[13]_i_24_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.704 r  u_piezo/divider_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.704    u_piezo/divider_reg[13]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.821 r  u_piezo/divider_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.821    u_piezo/divider_reg[13]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.938 r  u_piezo/divider_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.938    u_piezo/divider_reg[13]_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.055 r  u_piezo/divider_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.055    u_piezo/divider_reg[13]_i_4_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.172 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.172    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.351 r  u_piezo/divider_reg[13]_i_1/CO[1]
                         net (fo=40, routed)          0.537    51.888    u_piezo/divider10_in[13]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.332    52.220 r  u_piezo/divider[12]_i_32/O
                         net (fo=1, routed)           0.000    52.220    u_piezo/divider[12]_i_32_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.770 r  u_piezo/divider_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.770    u_piezo/divider_reg[12]_i_25_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.884 r  u_piezo/divider_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.884    u_piezo/divider_reg[12]_i_20_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.998 r  u_piezo/divider_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.998    u_piezo/divider_reg[12]_i_15_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.112 r  u_piezo/divider_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.112    u_piezo/divider_reg[12]_i_10_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.226 r  u_piezo/divider_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.226    u_piezo/divider_reg[12]_i_5_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.340 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.340    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.590 r  u_piezo/divider_reg[12]_i_1/CO[2]
                         net (fo=42, routed)          0.547    54.137    u_piezo/divider10_in[12]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.313    54.450 r  u_piezo/divider[11]_i_33/O
                         net (fo=1, routed)           0.000    54.450    u_piezo/divider[11]_i_33_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.983 r  u_piezo/divider_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.983    u_piezo/divider_reg[11]_i_26_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  u_piezo/divider_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.100    u_piezo/divider_reg[11]_i_21_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  u_piezo/divider_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.217    u_piezo/divider_reg[11]_i_16_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  u_piezo/divider_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.334    u_piezo/divider_reg[11]_i_11_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  u_piezo/divider_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.451    u_piezo/divider_reg[11]_i_6_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.568    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.685 r  u_piezo/divider_reg[11]_i_1/CO[3]
                         net (fo=45, routed)          0.754    56.439    u_piezo/divider10_in[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    56.563 r  u_piezo/divider[10]_i_33/O
                         net (fo=1, routed)           0.348    56.911    u_piezo/divider[10]_i_33_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.418 r  u_piezo/divider_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.418    u_piezo/divider_reg[10]_i_28_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.532 r  u_piezo/divider_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    57.541    u_piezo/divider_reg[10]_i_23_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.655 r  u_piezo/divider_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.655    u_piezo/divider_reg[10]_i_18_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  u_piezo/divider_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.769    u_piezo/divider_reg[10]_i_13_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  u_piezo/divider_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.883    u_piezo/divider_reg[10]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  u_piezo/divider_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.997    u_piezo/divider_reg[10]_i_3_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.111    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.382 r  u_piezo/divider_reg[10]_i_1/CO[0]
                         net (fo=47, routed)          0.429    58.812    u_piezo/divider10_in[10]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.373    59.185 r  u_piezo/divider[9]_i_34/O
                         net (fo=1, routed)           0.332    59.516    u_piezo/divider[9]_i_34_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.036 r  u_piezo/divider_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.036    u_piezo/divider_reg[9]_i_29_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.153 r  u_piezo/divider_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.153    u_piezo/divider_reg[9]_i_24_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.270 r  u_piezo/divider_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.270    u_piezo/divider_reg[9]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.387 r  u_piezo/divider_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    60.387    u_piezo/divider_reg[9]_i_14_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.504 r  u_piezo/divider_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.504    u_piezo/divider_reg[9]_i_9_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.621 r  u_piezo/divider_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.621    u_piezo/divider_reg[9]_i_4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.738 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.738    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.917 r  u_piezo/divider_reg[9]_i_1/CO[1]
                         net (fo=49, routed)          0.000    60.917    u_piezo/divider10_in[9]
    SLICE_X10Y87         FDCE                                         r  u_piezo/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.517    25.234    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  u_piezo/divider_reg[9]/C
                         clock pessimism              0.202    25.436    
                         clock uncertainty           -0.035    25.400    
    SLICE_X10Y87         FDCE (Setup_fdce_C_D)        0.066    25.466    u_piezo/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -60.917    
  -------------------------------------------------------------------
                         slack                                -35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_accel/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.631     1.733    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_accel/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164     1.897 r  u_accel/sync_0_reg/Q
                         net (fo=1, routed)           0.110     2.007    u_accel/sync_0
    SLICE_X38Y38         FDCE                                         r  u_accel/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.905     2.260    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  u_accel/sync_1_reg/C
                         clock pessimism             -0.512     1.749    
    SLICE_X38Y38         FDCE (Hold_fdce_C_D)         0.059     1.808    u_accel/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_accel/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/stable_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.213ns (52.981%)  route 0.189ns (47.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.631     1.733    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  u_accel/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164     1.897 r  u_accel/sync_1_reg/Q
                         net (fo=33, routed)          0.189     2.086    u_accel/sync_1
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.049     2.135 r  u_accel/stable_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.135    u_accel/p_0_in[28]
    SLICE_X37Y38         FDCE                                         r  u_accel/stable_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.907     2.262    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  u_accel/stable_cnt_reg[28]/C
                         clock pessimism             -0.492     1.771    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.107     1.878    u_accel/stable_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_piezo/piezo_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/piezo_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.592     1.693    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  u_piezo/piezo_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.857 r  u_piezo/piezo_out_reg/Q
                         net (fo=2, routed)           0.175     2.032    u_piezo/piezo_out_OBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.045     2.077 r  u_piezo/piezo_out_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_piezo/piezo_out_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  u_piezo/piezo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.862     2.217    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  u_piezo/piezo_out_reg/C
                         clock pessimism             -0.524     1.693    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.120     1.813    u_piezo/piezo_out_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_accel/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/stable_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.509%)  route 0.189ns (47.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.631     1.733    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  u_accel/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164     1.897 r  u_accel/sync_1_reg/Q
                         net (fo=33, routed)          0.189     2.086    u_accel/sync_1
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.045     2.131 r  u_accel/stable_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.131    u_accel/p_0_in[27]
    SLICE_X37Y38         FDCE                                         r  u_accel/stable_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.907     2.262    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  u_accel/stable_cnt_reg[27]/C
                         clock pessimism             -0.492     1.771    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.092     1.863    u_accel/stable_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_divider/cnt_10hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_divider/cnt_10hz_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.635     1.737    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  u_divider/cnt_10hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141     1.878 r  u_divider/cnt_10hz_reg[30]/Q
                         net (fo=3, routed)           0.122     1.999    u_divider/cnt_10hz_reg[30]
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.045     2.044 r  u_divider/cnt_10hz[28]_i_3/O
                         net (fo=1, routed)           0.000     2.044    u_divider/cnt_10hz[28]_i_3_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.110 r  u_divider/cnt_10hz_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.110    u_divider/cnt_10hz_reg[28]_i_1_n_5
    SLICE_X29Y42         FDCE                                         r  u_divider/cnt_10hz_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.910     2.265    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  u_divider/cnt_10hz_reg[30]/C
                         clock pessimism             -0.529     1.737    
    SLICE_X29Y42         FDCE (Hold_fdce_C_D)         0.105     1.842    u_divider/cnt_10hz_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_brake/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_brake/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.621     1.723    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  u_brake/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  u_brake/btn_state_reg/Q
                         net (fo=42, routed)          0.184     2.048    u_brake/deb_brake
    SLICE_X35Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.093 r  u_brake/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.093    u_brake/btn_state_i_1__0_n_0
    SLICE_X35Y24         FDCE                                         r  u_brake/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.893     2.248    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  u_brake/btn_state_reg/C
                         clock pessimism             -0.526     1.723    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.091     1.814    u_brake/btn_state_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_divider/cnt_10hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_divider/tick_10hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.293ns (68.765%)  route 0.133ns (31.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.635     1.737    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  u_divider/cnt_10hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.878 r  u_divider/cnt_10hz_reg[23]/Q
                         net (fo=3, routed)           0.133     2.011    u_divider/cnt_10hz_reg[23]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.124 r  u_divider/tick_10hz_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.124    u_divider/tick_10hz_reg_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.163 r  u_divider/tick_10hz_reg_i_1/CO[3]
                         net (fo=34, routed)          0.000     2.163    u_divider/tick_10hz_reg_i_1_n_0
    SLICE_X28Y40         FDCE                                         r  u_divider/tick_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.910     2.265    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  u_divider/tick_10hz_reg/C
                         clock pessimism             -0.516     1.750    
    SLICE_X28Y40         FDCE (Hold_fdce_C_D)         0.130     1.880    u_divider/tick_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_piezo/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.663    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  u_piezo/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  u_piezo/counter_reg[19]/Q
                         net (fo=3, routed)           0.148     1.975    u_piezo/counter_reg[19]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  u_piezo/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     2.020    u_piezo/counter[16]_i_2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  u_piezo/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    u_piezo/counter_reg[16]_i_1_n_4
    SLICE_X8Y71          FDCE                                         r  u_piezo/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.831     2.186    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  u_piezo/counter_reg[19]/C
                         clock pessimism             -0.523     1.663    
    SLICE_X8Y71          FDCE (Hold_fdce_C_D)         0.134     1.797    u_piezo/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_piezo/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.563     1.664    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  u_piezo/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.164     1.828 r  u_piezo/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.976    u_piezo/counter_reg[15]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  u_piezo/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.021    u_piezo/counter[12]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.085 r  u_piezo/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    u_piezo/counter_reg[12]_i_1_n_4
    SLICE_X8Y70          FDCE                                         r  u_piezo/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     2.187    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  u_piezo/counter_reg[15]/C
                         clock pessimism             -0.523     1.664    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.134     1.798    u_piezo/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_piezo/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.663    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  u_piezo/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  u_piezo/counter_reg[23]/Q
                         net (fo=3, routed)           0.149     1.976    u_piezo/counter_reg[23]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  u_piezo/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     2.021    u_piezo/counter[20]_i_2_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.085 r  u_piezo/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    u_piezo/counter_reg[20]_i_1_n_4
    SLICE_X8Y72          FDCE                                         r  u_piezo/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.830     2.185    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  u_piezo/counter_reg[23]/C
                         clock pessimism             -0.522     1.663    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.134     1.797    u_piezo/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y25    u_accel/btn_state_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X9Y42     u_engine/rpm_reg[9]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y41     u_engine/rpm_reg[6]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y42     u_engine/rpm_reg[11]_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X9Y41     u_engine/rpm_reg[5]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X11Y44    u_engine/rpm_reg[12]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X11Y42    u_engine/rpm_reg[10]_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X11Y43    u_engine/rpm_reg[8]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y41     u_engine/rpm_reg[7]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y25    u_accel/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78     u_piezo/piezo_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y35    u_accel/stable_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y37    u_accel/stable_cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38    u_accel/stable_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38    u_accel/stable_cnt_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38    u_accel/stable_cnt_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38    u_accel/stable_cnt_reg[29]/C



