#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct  8 20:56:55 2025
# Process ID: 17520
# Current directory: C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1
# Command line: vivado.exe -log JESD204_UDP_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source JESD204_UDP_TOP.tcl
# Log file: C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/JESD204_UDP_TOP.vds
# Journal file: C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1\vivado.jou
# Running On: LAPTOP-QE70SMI5, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 17024 MB
#-----------------------------------------------------------
source JESD204_UDP_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/ip_rtl/RTL8211_Config_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/utils_1/imports/synth_1/top_jesd204.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/utils_1/imports/synth_1/top_jesd204.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top JESD204_UDP_TOP -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22112
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'sys_rst_n', assumed default net type 'wire' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:133]
INFO: [Synth 8-11241] undeclared symbol 'capture_en', assumed default net type 'wire' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:110]
WARNING: [Synth 8-8895] 'capture_en' is already implicitly declared on line 110 [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:155]
WARNING: [Synth 8-6901] identifier 'capture_en' is used before its declaration [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1823.012 ; gain = 408.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'JESD204_UDP_TOP' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk_wiz' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:70]
WARNING: [Synth 8-7023] instance 'u_clk_wiz' of module 'clk_wiz_0' has 8 connections declared, but only 7 given [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:70]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:88]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6157] synthesizing module 'net_udp_loop' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:1]
INFO: [Synth 8-6157] synthesizing module 'net_rstn' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_rstn.v:3]
INFO: [Synth 8-6155] done synthesizing module 'net_rstn' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_rstn.v:3]
INFO: [Synth 8-6157] synthesizing module 'RTL8211_Config_IP_0' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/synth/RTL8211_Config_IP_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RTL8211_Config_IP' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_rw_test.v:2]
INFO: [Synth 8-6157] synthesizing module 'mdio_dri' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_dri.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mdio_dri' (0#1) [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_dri.v:2]
INFO: [Synth 8-6157] synthesizing module 'mdio_ctrl' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mdio_ctrl' (0#1) [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RTL8211_Config_IP' (0#1) [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_rw_test.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RTL8211_Config_IP_0' (0#1) [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/synth/RTL8211_Config_IP_0.v:53]
WARNING: [Synth 8-7071] port 'led' of module 'RTL8211_Config_IP_0' is unconnected for instance 'inst_RTL8211_Config_IP_0' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:83]
WARNING: [Synth 8-7023] instance 'inst_RTL8211_Config_IP_0' of module 'RTL8211_Config_IP_0' has 5 connections declared, but only 4 given [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:83]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/gmii_to_rgmii.v:1]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/rgmii_rx.v:1]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/rgmii_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/rgmii_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/rgmii_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731408 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp_rx.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp_tx.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731408 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/crc32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/crc32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/arp.v:2]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731408 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_rx.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:2]
	Parameter BOARD_MAC bound to: 48'b100110010000000000110011000100010000000000000000 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731408 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:192]
INFO: [Synth 8-6157] synthesizing module 'fifo_4096x32' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/fifo_4096x32_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_4096x32' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/fifo_4096x32_stub.v:5]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_4096x32' is unconnected for instance 'u_fifo_4096x32' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:260]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_4096x32' is unconnected for instance 'u_fifo_4096x32' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:260]
WARNING: [Synth 8-7023] instance 'u_fifo_4096x32' of module 'fifo_4096x32' has 11 connections declared, but only 9 given [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:260]
INFO: [Synth 8-6157] synthesizing module 'net_ctrl' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'net_ctrl' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'net_udp_loop' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/net_udp_loop.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_jesd_2_eth' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/fifo_jesd_2_eth_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_jesd_2_eth' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/fifo_jesd_2_eth_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_jesd204' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: FALSE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6157] synthesizing module 'reset_204' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/reset_204.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_204' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/reset_204.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:127]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_phy_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_phy_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'txoutclk' of module 'design_1_jesd204_phy_0_0' is unconnected for instance 'jesd204_phy_0' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:262]
WARNING: [Synth 8-7071] port 'rxoutclk' of module 'design_1_jesd204_phy_0_0' is unconnected for instance 'jesd204_phy_0' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:262]
WARNING: [Synth 8-7023] instance 'jesd204_phy_0' of module 'design_1_jesd204_phy_0_0' has 66 connections declared, but only 64 given [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:262]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_1' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_1' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rx_aresetn' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7071] port 'rx_start_of_frame' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7071] port 'rx_end_of_frame' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7071] port 'rx_start_of_multiframe' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7071] port 'rx_end_of_multiframe' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7071] port 'rx_frame_error' of module 'design_1_jesd204_0_1' is unconnected for instance 'jesd204_rec' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
WARNING: [Synth 8-7023] instance 'jesd204_rec' of module 'design_1_jesd204_0_1' has 66 connections declared, but only 60 given [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:327]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/.Xil/Vivado-17520-LAPTOP-QE70SMI5/realtime/design_1_jesd204_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'tx_aresetn' of module 'design_1_jesd204_0_0' is unconnected for instance 'jesd204_trans' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'tx_start_of_frame' of module 'design_1_jesd204_0_0' is unconnected for instance 'jesd204_trans' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'tx_start_of_multiframe' of module 'design_1_jesd204_0_0' is unconnected for instance 'jesd204_trans' [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7023] instance 'jesd204_trans' of module 'design_1_jesd204_0_0' has 39 connections declared, but only 36 given [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:388]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-689] width (4) of port connection 'txn_out_0' does not match port width (8) of module 'design_1_wrapper' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:190]
WARNING: [Synth 8-689] width (4) of port connection 'txp_out_0' does not match port width (8) of module 'design_1_wrapper' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:191]
INFO: [Synth 8-6155] done synthesizing module 'top_jesd204' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:23]
INFO: [Synth 8-6157] synthesizing module 'TX7332' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/TX7332.v:23]
INFO: [Synth 8-3876] $readmem data file 'reg_init_data.mem' is read successfully [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/TX7332.v:78]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/TX7332.v:295]
	Parameter DIVISOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/TX7332.v:295]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_42Bit' [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/SPI_Master_42Bit.v:23]
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_42Bit' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/SPI_Master_42Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TX7332' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/TX7332.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JESD204_UDP_TOP' (0#1) [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:28]
WARNING: [Synth 8-6014] Unused sequential element link_error_reg was removed.  [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_ctrl.v:55]
WARNING: [Synth 8-3848] Net led in module/entity RTL8211_Config_IP does not have driver. [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/PZ_UDP_RGMII.gen/sources_1/ip/RTL8211_Config_IP_0/src/mdio_rw_test.v:9]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/udp_tx.v:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_wrapper_inst'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'top_jesd204_inst'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/JESD204_UDP_TOP.v:223]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'OBUFDS_rx_sync_0'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IBUFDS_sysref'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_204_inst'. This will prevent further optimization [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:116]
WARNING: [Synth 8-3848] Net tx_ready in module/entity top_jesd204 does not have driver. [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/sources_1/new/top_jesd204.v:42]
WARNING: [Synth 8-7129] Port tx_ready in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[127] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[126] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[125] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[124] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[123] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[122] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[121] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[120] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[119] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[118] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[117] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[116] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[115] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[114] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[113] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[112] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[111] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[110] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[109] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[108] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[107] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[106] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[105] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[104] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[103] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[102] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[101] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[100] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[99] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[98] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[97] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[96] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[95] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[94] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[93] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[92] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[91] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[90] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[89] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[88] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[87] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[86] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[85] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[84] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[83] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[82] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[81] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[80] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[79] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[78] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[77] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[76] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[75] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[74] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[73] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[72] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[71] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[70] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[69] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[68] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[67] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[66] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[65] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[64] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[63] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[62] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[61] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[60] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[59] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[58] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[57] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[56] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[55] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[54] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[53] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[52] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[51] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[50] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[49] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[48] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[47] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[46] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[45] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[44] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[43] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[42] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[41] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[40] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[39] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[38] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[37] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[36] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[35] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[34] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[33] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[32] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[31] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[30] in module top_jesd204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[29] in module top_jesd204 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.945 ; gain = 534.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.945 ; gain = 534.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.945 ; gain = 534.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1948.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/design_1_jesd204_0_0/design_1_jesd204_0_0_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/design_1_jesd204_0_0/design_1_jesd204_0_0_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/design_1_jesd204_0_1/design_1_jesd204_0_1_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_1/design_1_jesd204_0_1/design_1_jesd204_0_1_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/design_1_jesd204_phy_0_0/design_1_jesd204_phy_0_0_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/design_1_jesd204_phy_0_0/design_1_jesd204_phy_0_0_in_context.xdc] for cell 'top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/fifo_jesd_2_eth/fifo_jesd_2_eth/fifo_jesd_2_eth_in_context.xdc] for cell 'fifo_jesd_2_eth_inst'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/fifo_jesd_2_eth/fifo_jesd_2_eth/fifo_jesd_2_eth_in_context.xdc] for cell 'fifo_jesd_2_eth_inst'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/fifo_4096x32/fifo_4096x32/fifo_4096x32_in_context.xdc] for cell 'net_udp_loop_inst1/u_fifo_4096x32'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/fifo_4096x32/fifo_4096x32/fifo_4096x32_in_context.xdc] for cell 'net_udp_loop_inst1/u_fifo_4096x32'
Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'top_jesd204_inst/ila_0_inst'
Finished Parsing XDC File [c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'top_jesd204_inst/ila_0_inst'
Parsing XDC File [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/JESD204_UDP_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/JESD204_UDP_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2027.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2027.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_jesd_2_eth_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'net_udp_loop_inst1/u_fifo_4096x32' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_jesd204_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for top_jesd204_inst/design_1_wrapper_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for net_udp_loop_inst1/inst_RTL8211_Config_IP_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo_jesd_2_eth_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for net_udp_loop_inst1/u_fifo_4096x32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_jesd204_inst/ila_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mdio_dri'
INFO: [Synth 8-802] inferred FSM for state register 'flow_cnt_reg' in module 'mdio_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_state_reg' in module 'net_udp_loop'
INFO: [Synth 8-802] inferred FSM for state register 'r_State_reg' in module 'SPI_Master_42Bit'
INFO: [Synth 8-802] inferred FSM for state register 'r_State_reg' in module 'TX7332'
INFO: [Synth 8-802] inferred FSM for state register 'capture_state_reg' in module 'JESD204_UDP_TOP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                           000001 |                           000001
                  st_pre |                           000010 |                           000010
                st_start |                           000100 |                           000100
                 st_addr |                           001000 |                           001000
              st_wr_data |                           010000 |                           010000
              st_rd_data |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'mdio_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE11 |                            00000 |                           000000
                 iSTATE9 |                            00001 |                           000001
                 iSTATE7 |                            00010 |                           000010
                 iSTATE5 |                            00011 |                           000011
                 iSTATE0 |                            00100 |                           000100
                iSTATE17 |                            00101 |                           000101
                iSTATE14 |                            00110 |                           000110
                iSTATE13 |                            00111 |                           000111
                iSTATE16 |                            01000 |                           001000
                iSTATE15 |                            01001 |                           001001
                iSTATE12 |                            01010 |                           001010
                iSTATE10 |                            01011 |                           001011
                 iSTATE3 |                            01100 |                           001100
                 iSTATE2 |                            01101 |                           001101
                 iSTATE1 |                            01110 |                           001110
                  iSTATE |                            01111 |                           001111
                 iSTATE8 |                            10000 |                           010000
                 iSTATE6 |                            10001 |                           010001
                 iSTATE4 |                            10010 |                           010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flow_cnt_reg' using encoding 'sequential' in module 'mdio_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
               st_rx_end |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
                  st_crc |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             udp_rx_idle |                          0000001 |                          0000001
         udp_rx_preamble |                          0000010 |                          0000010
         udp_rx_eth_head |                          0000100 |                          0000100
          udp_rx_ip_head |                          0001000 |                          0001000
         udp_rx_udp_head |                          0010000 |                          0010000
          udp_rx_rx_data |                          0100000 |                          0100000
           udp_rx_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             udp_tx_idle |                         00000001 |                          0000000
        udp_tx_check_sum |                         00000010 |                          0000001
         udp_tx_preamble |                         00000100 |                          0000010
         udp_tx_eth_head |                         00001000 |                          0000100
          udp_tx_ip_head |                         00010000 |                          0001000
        udp_tx_tx_data_1 |                         00100000 |                          0100000
          udp_tx_tx_data |                         01000000 |                          0010000
              udp_tx_crc |                         10000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                              000
                  iSTATE |                             0010 |                              001
                 iSTATE0 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_state_reg' using encoding 'one-hot' in module 'net_udp_loop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                TRANSFER |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_State_reg' using encoding 'one-hot' in module 'SPI_Master_42Bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                           000000
               RESET_00H |                             0001 |                           000001
             WAIT_50_CLK |                             0010 |                           000010
              RESET_DONE |                             0011 |                           000011
         WRITE_REG_START |                             0100 |                           000100
            WRITE_TO_00H |                             0101 |                           000101
          READ_CHECK_REG |                             0110 |                           000110
 WAIT_FOR_READ_AND_CHECK |                             0111 |                           000111
                ALL_DONE |                             1000 |                           001100
              SYNCP_HIGH |                             1001 |                           001101
               SYNCP_LOW |                             1010 |                           001110
          WAIT_FOR_RETRY |                             1011 |                           001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_State_reg' using encoding 'sequential' in module 'TX7332'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                 S_DELAY |                              010 |                               01
               S_CAPTURE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'capture_state_reg' using encoding 'one-hot' in module 'JESD204_UDP_TOP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	  10 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 10    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 14    
	  10 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 4     
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 45    
+---Muxes : 
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   3 Input   42 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	  12 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  22 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 17    
	   7 Input   16 Bit        Muxes := 3     
	  19 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	  12 Input   14 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 18    
	   6 Input    7 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	  22 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 12    
	   7 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	  12 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 47    
	  19 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 4     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 84    
	  22 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 22    
	  19 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sys_rst_n_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_jesd204_phy_0_0 |         1|
|2     |design_1_jesd204_0_1     |         1|
|3     |design_1_jesd204_0_0     |         1|
|4     |ila_0                    |         1|
|5     |clk_wiz_0                |         1|
|6     |fifo_jesd_2_eth          |         1|
|7     |fifo_4096x32             |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |clk_wiz                |     1|
|2     |design_1_jesd204_0     |     2|
|4     |design_1_jesd204_phy_0 |     1|
|5     |fifo_4096x32           |     1|
|6     |fifo_jesd_2_eth        |     1|
|7     |ila                    |     1|
|8     |BUFG                   |     3|
|9     |CARRY4                 |    90|
|10    |IBUFDS_GTE2            |     1|
|11    |IDDR                   |     5|
|12    |IDELAYCTRL             |     1|
|13    |IDELAYE2               |     5|
|14    |LUT1                   |    46|
|15    |LUT2                   |   273|
|16    |LUT3                   |   115|
|17    |LUT4                   |   273|
|18    |LUT5                   |   346|
|19    |LUT6                   |   533|
|20    |MUXF7                  |    13|
|21    |ODDR                   |     5|
|22    |FDCE                   |   860|
|23    |FDPE                   |   137|
|24    |FDRE                   |    37|
|25    |IBUF                   |    26|
|26    |IBUFDS                 |     1|
|27    |IOBUF                  |     1|
|28    |OBUF                   |    13|
|29    |OBUFDS                 |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 149 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2029.051 ; gain = 534.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2029.051 ; gain = 614.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2029.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Synth Design complete, checksum: d77739b3
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2029.051 ; gain = 1053.613
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/maoxi/Desktop/CUHKProject/Ultrasonic/Kintex7/Code/V7_204b_2/V7_204b.runs/synth_1/JESD204_UDP_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file JESD204_UDP_TOP_utilization_synth.rpt -pb JESD204_UDP_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 20:57:53 2025...
