Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 18:05:51 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                14442        0.040        0.000                      0                14442        3.750        0.000                       0                  5182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.419        0.000                      0                14442        0.040        0.000                      0                14442        3.750        0.000                       0                  5182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 0.456ns (5.030%)  route 8.609ns (94.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.609    12.012    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X43Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.496    12.675    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[1]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.431    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[1]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_6_reg_15594_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 0.456ns (5.030%)  route 8.609ns (94.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.609    12.012    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X43Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_6_reg_15594_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.496    12.675    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_6_reg_15594_reg[1]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.431    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_6_reg_15594_reg[1]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[0]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[0]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[1]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[1]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[2]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[2]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[3]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[3]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[8]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[8]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[9]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_instruction_reg_15280_reg[9]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/select_ln103_reg_15410_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.456ns (5.079%)  route 8.522ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.522    11.925    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/select_ln103_reg_15410_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.495    12.674    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/select_ln103_reg_15410_reg[1]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/select_ln103_reg_15410_reg[1]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.456ns (5.134%)  route 8.427ns (94.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.653     2.947    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_reg[1]/Q
                         net (fo=736, routed)         8.427    11.830    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1
    SLICE_X40Y47         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.496    12.675    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[0]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.431    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_rd_5_reg_15600_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_fu_432_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.229ns (52.885%)  route 0.204ns (47.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/Q
                         net (fo=3, routed)           0.204     1.231    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.101     1.332 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_fu_432[0]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_5_fu_8399_p3
    SLICE_X42Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_fu_432_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_fu_432_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.131     1.292    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_fu_432_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_1_fu_436_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.666%)  route 0.204ns (47.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309_reg[0]/Q
                         net (fo=3, routed)           0.204     1.231    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_is_load_reg_15309
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.330 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_1_fu_436[0]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_6_fu_8391_p3
    SLICE_X42Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_1_fu_436_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_1_fu_436_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_is_load_1_fu_436_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_fu_776_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.188ns (42.533%)  route 0.254ns (57.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/Q
                         net (fo=3, routed)           0.254     1.294    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315[2]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.047     1.341 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_fu_776[2]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_5_fu_8463_p3[2]
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_fu_776_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_fu_776_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.131     1.292    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_fu_776_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_fu_744_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.190ns (46.185%)  route 0.221ns (53.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.591     0.927    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/Q
                         net (fo=3, routed)           0.221     1.289    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg_n_0_[6]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.049     1.338 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_fu_744[6]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_3_fu_7636_p3[6]
    SLICE_X27Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_fu_744_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.843     1.209    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X27Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_fu_744_reg[6]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.107     1.286    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_fu_744_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.173     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.076     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_1_fu_780_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.272%)  route 0.254ns (57.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/Q
                         net (fo=3, routed)           0.254     1.294    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315[2]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.339 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_1_fu_780[2]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_6_fu_8455_p3[2]
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_1_fu_780_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_1_fu_780_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_func3_1_fu_780_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_1_fu_748_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.657%)  route 0.221ns (54.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.591     0.927    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg[6]/Q
                         net (fo=3, routed)           0.221     1.289    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720_reg_n_0_[6]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.334 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_1_fu_748[6]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_4_fu_7628_p3[6]
    SLICE_X27Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_1_fu_748_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.843     1.209    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X27Y53         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_1_fu_748_reg[6]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.092     1.271    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_1_fu_748_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_i_is_store_reg_15435_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_has_no_dest_2_fu_1524_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.978%)  route 0.218ns (51.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_i_is_store_reg_15435_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_i_is_store_reg_15435_reg[0]/Q
                         net (fo=3, routed)           0.218     1.280    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_i_is_store_reg_15435_reg_n_0_[0]
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.325 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_has_no_dest_2_fu_1524[0]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/or_ln229_fu_7823_p2
    SLICE_X40Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_has_no_dest_2_fu_1524_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_has_no_dest_2_fu_1524_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_state_d_i_has_no_dest_2_fu_1524_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.669%)  route 0.225ns (49.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.563     0.899    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315_reg[2]/Q
                         net (fo=3, routed)           0.169     1.209    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_to_i_d_i_func3_reg_15315[2]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.254 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704[2]_i_2/O
                         net (fo=1, routed)           0.056     1.309    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704[2]_i_2_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704[2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/i_to_e_d_i_func3_1_fu_9367_p3[2]
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.281    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_func3_2_fu_704_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.853%)  route 0.167ns (54.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.167     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.047     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y2   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y3   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y58  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.293ns  (logic 0.124ns (5.407%)  route 2.169ns (94.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.586     1.586    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.124     1.710 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.584     2.293    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        1.480     2.659    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.045ns (4.976%)  route 0.859ns (95.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.628     0.628    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.673 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.232     0.904    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5182, routed)        0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





