{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560260318993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560260319059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 10:38:38 2019 " "Processing started: Tue Jun 11 10:38:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560260319059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260319059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicaADA -c LogicaADA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicaADA -c LogicaADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260319059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560260321952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560260321952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260338457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260338457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sustain.v 1 1 " "Found 1 design units, including 1 entities, in source file sustain.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sustain " "Found entity 1: Sustain" {  } { { "Sustain.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/Sustain.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260338626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260338626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560260339080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "newstart.v 1 1 " "Using design file newstart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NewStart " "Found entity 1: NewStart" {  } { { "newstart.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/newstart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewStart NewStart:inst3 " "Elaborating entity \"NewStart\" for hierarchy \"NewStart:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 144 1456 1616 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sustain NewStart:inst3\|Sustain:inst " "Elaborating entity \"Sustain\" for hierarchy \"NewStart:inst3\|Sustain:inst\"" {  } { { "newstart.v" "inst" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/newstart.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Sustain.v(22) " "Verilog HDL assignment warning at Sustain.v(22): truncated value with size 32 to match size of target (2)" {  } { { "Sustain.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/Sustain.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560260339357 "|main|NewStart:inst3|Sustain:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst8 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 96 1232 1424 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sar.v(20) " "Verilog HDL information at sar.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "sar.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/sar.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560260339593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sar.v 1 1 " "Using design file sar.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "sar.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/sar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR SAR:inst5 " "Elaborating entity \"SAR\" for hierarchy \"SAR:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 96 448 616 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_counter_mod34.v 1 1 " "Using design file up_counter_mod34.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_mod34 " "Found entity 1: up_counter_mod34" {  } { { "up_counter_mod34.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/up_counter_mod34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter_mod34 SAR:inst5\|up_counter_mod34:up_counter_33 " "Elaborating entity \"up_counter_mod34\" for hierarchy \"SAR:inst5\|up_counter_mod34:up_counter_33\"" {  } { { "sar.v" "up_counter_33" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/sar.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pseudopll.v 1 1 " "Using design file pseudopll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PseudoPll " "Found entity 1: PseudoPll" {  } { { "pseudopll.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/pseudopll.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PseudoPll PseudoPll:inst1 " "Elaborating entity \"PseudoPll\" for hierarchy \"PseudoPll:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 264 224 424 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339754 ""}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "pseudopll.v(32) " "Verilog HDL warning at pseudopll.v(32): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "pseudopll.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/pseudopll.v" 32 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "Analysis & Synthesis" 0 -1 1560260339774 "|main|PseudoPll:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pseudopll.v(34) " "Verilog HDL assignment warning at pseudopll.v(34): truncated value with size 32 to match size of target (16)" {  } { { "pseudopll.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/pseudopll.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560260339774 "|main|PseudoPll:inst1"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "outputenabler.v(13) " "Verilog HDL warning at outputenabler.v(13): extended using \"x\" or \"z\"" {  } { { "outputenabler.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/outputenabler.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560260339806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "outputenabler.v 1 1 " "Using design file outputenabler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OutputEnabler " "Found entity 1: OutputEnabler" {  } { { "outputenabler.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/outputenabler.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputEnabler OutputEnabler:inst4 " "Elaborating entity \"OutputEnabler\" for hierarchy \"OutputEnabler:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { -8 1232 1552 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 outputenabler.v(13) " "Verilog HDL assignment warning at outputenabler.v(13): truncated value with size 32 to match size of target (8)" {  } { { "outputenabler.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/outputenabler.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560260339814 "|main|OutputEnabler:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "muxsalida.v 1 1 " "Using design file muxsalida.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSalida " "Found entity 1: MuxSalida" {  } { { "muxsalida.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/muxsalida.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSalida MuxSalida:inst2 " "Elaborating entity \"MuxSalida\" for hierarchy \"MuxSalida:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 8 800 1128 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deltamod.v 1 1 " "Using design file deltamod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DeltaMod " "Found entity 1: DeltaMod" {  } { { "deltamod.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/deltamod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560260339890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560260339890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeltaMod DeltaMod:inst " "Elaborating entity \"DeltaMod\" for hierarchy \"DeltaMod:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 224 448 640 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260339894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 deltamod.v(18) " "Verilog HDL assignment warning at deltamod.v(18): truncated value with size 32 to match size of target (8)" {  } { { "deltamod.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/deltamod.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560260339898 "|main|DeltaMod:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 deltamod.v(23) " "Verilog HDL assignment warning at deltamod.v(23): truncated value with size 32 to match size of target (8)" {  } { { "deltamod.v" "" { Text "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/deltamod.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560260339898 "|main|DeltaMod:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LE VCC " "Pin \"LE\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 248 1760 1936 264 "LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560260342586 "|main|LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "New_start GND " "Pin \"New_start\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 168 1736 1912 184 "New_start" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560260342586 "|main|New_start"} { "Warning" "WMLS_MLS_STUCK_PIN" "Clock_output GND " "Pin \"Clock_output\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 368 248 424 384 "Clock_output" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560260342586 "|main|Clock_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "SH VCC " "Pin \"SH\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 136 632 808 152 "SH" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560260342586 "|main|SH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560260342586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560260342969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/output_files/LogicaADA.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/output_files/LogicaADA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260343549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560260344412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560260344412 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EOC_integrado " "No output dependent on input pin \"EOC_integrado\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 224 1040 1208 240 "EOC_integrado" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|EOC_integrado"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Start " "No output dependent on input pin \"Start\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 120 264 432 136 "Start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|Start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_50MHz " "No output dependent on input pin \"Clk_50MHz\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 288 32 200 304 "Clk_50MHz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|Clk_50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[7\] " "No output dependent on input pin \"clk_switches\[7\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[6\] " "No output dependent on input pin \"clk_switches\[6\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[5\] " "No output dependent on input pin \"clk_switches\[5\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[4\] " "No output dependent on input pin \"clk_switches\[4\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[3\] " "No output dependent on input pin \"clk_switches\[3\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[2\] " "No output dependent on input pin \"clk_switches\[2\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[1\] " "No output dependent on input pin \"clk_switches\[1\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_switches\[0\] " "No output dependent on input pin \"clk_switches\[0\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 304 16 200 320 "clk_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|clk_switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Comparador " "No output dependent on input pin \"Comparador\"" {  } { { "main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Tercer Año/ASSD/TPs/ASSD-TP3/Quartus/main.bdf" { { 208 512 680 224 "Comparador" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560260345701 "|main|Comparador"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560260345701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560260345713 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560260345713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560260345713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560260345769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 10:39:05 2019 " "Processing ended: Tue Jun 11 10:39:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560260345769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560260345769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560260345769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560260345769 ""}
