# ğŸ‘‹ Hi, I'm Kamal!

### ğŸ§‘â€ğŸ“ ECE Student | Aspiring VLSI Design & Verification Engineer

- ğŸ“Œ Passionate about Chip Design, RTL, and Functional Verification
- ğŸ’» Learning **Verilog, SystemVerilog, and UVM**
- ğŸ§ª Hands-on with **RTL coding, testbenches, FSMs, ALUs**
- ğŸ›  Tools: ModelSim, Verilog HDL, Xilinx Vivado (optional), iverilog, GTKWave

### ğŸ”¬ Current Projects
- ğŸ”¹ 4-bit & 16-bit ALU in Verilog
- ğŸ”¹ Sequence Detector (Moore/Mealy FSM)
- ğŸ”¹ Next: FIFO & UART Design

### ğŸ“Œ Connect With Me
[LinkedIn](https://www.linkedin.com/in/kamal-nagila-801240308/)

---

