#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  4 21:33:15 2021
# Process ID: 15448
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6596 C:\Users\Vrael\Desktop\FFT_Project\module_sim\ip_repo\edit_fft_ip_v1_0.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/hdl/fft_ip_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/hdl/fft_ip_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 21:33:46 2021...
