{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571251816182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571251816182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 13:50:15 2019 " "Processing started: Wed Oct 16 13:50:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571251816182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251816182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251816182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571251817388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571251817388 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "state_FFs Part3.v(97) " "Verilog HDL Declaration error at Part3.v(97): identifier \"state_FFs\" is already declared in the present scope" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/Part3.v" 97 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571251829203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D Part3.v(12) " "Verilog HDL Declaration information at Part3.v(12): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/Part3.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571251829204 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Part3 Part3.v(1) " "Ignored design unit \"Part3\" at Part3.v(1) due to previous errors" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/Part3.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571251829204 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder Part3.v(134) " "Ignored design unit \"decoder\" at Part3.v(134) due to previous errors" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/Part3.v" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571251829204 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "state_update Part3.v(150) " "Ignored design unit \"state_update\" at Part3.v(150) due to previous errors" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/Part3.v" 150 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571251829204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 0 0 " "Found 0 design units, including 0 entities, in source file part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251829205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/output_files/Part3.map.smsg " "Generated suppressed messages file E:/Masters/Computer Hardware Design/Lab/Lab 7/Part3_1/output_files/Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251829223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571251829285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 16 13:50:29 2019 " "Processing ended: Wed Oct 16 13:50:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571251829285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571251829285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571251829285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251829285 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251829966 ""}
