###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:11:50 2015
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.450
+ Phase Shift                   3.000
= Required Time                 2.550
- Arrival Time                  2.972
= Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.694 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.281 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.802 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1562_0         | B ^ -> Y v     | AOI21X1  | 0.194 | 0.181 |   2.972 |    2.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.194 | 0.001 |   2.972 |    2.550 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.422 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.422 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.441
+ Phase Shift                   3.000
= Required Time                 2.559
- Arrival Time                  2.974
= Slack Time                   -0.415
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.702 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.289 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.810 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    1.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2062_0         | B ^ -> Y v     | AOI21X1  | 0.192 | 0.182 |   2.973 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.192 | 0.000 |   2.974 |    2.559 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.415 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.415 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.449
+ Phase Shift                   3.000
= Required Time                 2.551
- Arrival Time                  2.960
= Slack Time                   -0.408
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.708 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.816 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1538_0         | B ^ -> Y v     | AOI21X1  | 0.193 | 0.168 |   2.959 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.193 | 0.000 |   2.960 |    2.551 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.408 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.408 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.408 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.437
+ Phase Shift                   3.000
= Required Time                 2.563
- Arrival Time                  2.927
= Slack Time                   -0.364
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.752 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.860 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A ^ -> Y v     | MUX2X1   | 0.191 | 0.136 |   2.927 |    2.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.927 |    2.563 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.364 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.364 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.364 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.592
+ Phase Shift                   3.000
= Required Time                 2.408
- Arrival Time                  2.772
= Slack Time                   -0.364
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    0.736 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    0.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.335 | 0.363 |   1.609 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.151 | 0.305 |   1.914 |    1.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.020 |    1.657 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.172 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.339 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.606 |    2.242 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.219 | 0.165 |   2.771 |    2.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.219 | 0.001 |   2.772 |    2.408 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.364 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.364 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.364 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                   3.000
= Required Time                 2.566
- Arrival Time                  2.926
= Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.757 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.865 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    2.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A ^ -> Y v     | MUX2X1   | 0.191 | 0.135 |   2.926 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.926 |    2.566 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.576
+ Phase Shift                   3.000
= Required Time                 2.424
- Arrival Time                  2.782
= Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.758 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0       | A ^ -> Y v     | MUX2X1   | 0.216 | 0.158 |   2.782 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.216 | 0.001 |   2.782 |    2.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.527
+ Phase Shift                   3.000
= Required Time                 2.473
- Arrival Time                  2.817
= Slack Time                   -0.343
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.773 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    1.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.328 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A ^ -> Y v     | MUX2X1   | 0.207 | 0.145 |   2.816 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.207 | 0.001 |   2.817 |    2.473 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.343 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.343 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.568
+ Phase Shift                   3.000
= Required Time                 2.432
- Arrival Time                  2.772
= Slack Time                   -0.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    0.760 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.335 | 0.363 |   1.609 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.151 | 0.305 |   1.914 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.020 |    1.681 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.172 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.339 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.606 |    2.266 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.214 | 0.166 |   2.772 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.214 | 0.000 |   2.772 |    2.432 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.469
+ Phase Shift                   3.000
= Required Time                 2.531
- Arrival Time                  2.866
= Slack Time                   -0.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.781 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.369 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.307 |   2.265 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.192 | 0.149 |   2.414 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.678 |    2.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2104_0       | B ^ -> Y v     | AOI21X1  | 0.197 | 0.187 |   2.866 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.197 | 0.000 |   2.866 |    2.531 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.533
+ Phase Shift                   3.000
= Required Time                 2.467
- Arrival Time                  2.800
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    0.767 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    0.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.335 | 0.363 |   1.609 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.151 | 0.305 |   1.914 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.020 |    1.687 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.172 |    1.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.339 |    2.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.606 |    2.272 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B ^ -> Y v     | AOI21X1  | 0.208 | 0.194 |   2.800 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.208 | 0.001 |   2.800 |    2.467 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.333 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.333 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.333 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 2.591
- Arrival Time                  2.922
= Slack Time                   -0.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.785 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.373 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.893 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A ^ -> Y v     | MUX2X1   | 0.186 | 0.131 |   2.922 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.186 | 0.000 |   2.922 |    2.591 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.331 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.331 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.331 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.475
+ Phase Shift                   3.000
= Required Time                 2.525
- Arrival Time                  2.854
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.788 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    1.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.343 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B ^ -> Y v     | AOI21X1  | 0.198 | 0.182 |   2.853 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   2.854 |    2.525 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.328 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.328 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.328 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.328 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.470
+ Phase Shift                   3.000
= Required Time                 2.530
- Arrival Time                  2.856
= Slack Time                   -0.326
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.790 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.345 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B ^ -> Y v     | AOI21X1  | 0.197 | 0.185 |   2.856 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.197 | 0.001 |   2.856 |    2.530 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.326 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.326 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.326 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.326 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.492
+ Phase Shift                   3.000
= Required Time                 2.508
- Arrival Time                  2.824
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.801 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.307 |   2.265 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.192 | 0.149 |   2.414 |    2.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.678 |    2.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A ^ -> Y v     | MUX2X1   | 0.201 | 0.145 |   2.823 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.201 | 0.000 |   2.824 |    2.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.946
= Slack Time                   -0.309
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.807 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.089 | 0.267 |   2.224 |    1.915 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.291 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.387 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.531 |    2.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.320 | 0.260 |   2.791 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1529_0         | B ^ -> Y v     | AOI21X1  | 0.168 | 0.155 |   2.946 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.168 | 0.000 |   2.946 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.309 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.309 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.309 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.935
= Slack Time                   -0.305
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.811 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.398 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.838 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.098 |   2.241 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.457 |    2.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.746 |    2.441 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.207 | 0.188 |   2.934 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.207 | 0.001 |   2.935 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.925
= Slack Time                   -0.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    0.803 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    0.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.335 | 0.363 |   1.609 |    1.312 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.303 | 0.244 |   1.853 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.087 | 0.271 |   2.125 |    1.828 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.061 | 0.068 |   2.193 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.102 | 0.075 |   2.268 |    1.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.237 | 0.204 |   2.472 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.329 | 0.283 |   2.755 |    2.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.181 | 0.170 |   2.925 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   2.925 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.297 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.297 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.297 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.297 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                   3.000
= Required Time                 2.496
- Arrival Time                  2.782
= Slack Time                   -0.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.831 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.418 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0       | A ^ -> Y v     | NAND3X1  | 0.189 | 0.142 |   2.100 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | B v -> Y v     | AND2X2   | 0.195 | 0.346 |   2.445 |    2.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A v -> Y ^     | INVX8    | 0.192 | 0.178 |   2.623 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0       | B ^ -> Y v     | AOI21X1  | 0.203 | 0.158 |   2.781 |    2.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.203 | 0.001 |   2.782 |    2.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.286 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.286 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.286 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.286 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.913
= Slack Time                   -0.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.831 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    0.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.419 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.859 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.098 |   2.241 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.457 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.746 |    2.461 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.167 |   2.913 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.913 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.285 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.285 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.285 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.911
= Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.835 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.863 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.098 |   2.241 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.457 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.746 |    2.465 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B v -> Y ^     | AOI21X1  | 0.177 | 0.164 |   2.910 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.177 | 0.001 |   2.911 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.281 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.281 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.281 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.281 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.477
+ Phase Shift                   3.000
= Required Time                 2.523
- Arrival Time                  2.803
= Slack Time                   -0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.836 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0        | B ^ -> Y v     | AOI21X1  | 0.199 | 0.178 |   2.802 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.199 | 0.000 |   2.803 |    2.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.280 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.280 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.280 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.486
+ Phase Shift                   3.000
= Required Time                 2.514
- Arrival Time                  2.790
= Slack Time                   -0.276
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.840 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0        | B ^ -> Y v     | AOI21X1  | 0.200 | 0.165 |   2.790 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.200 | 0.000 |   2.790 |    2.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.276 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.464
+ Phase Shift                   3.000
= Required Time                 2.536
- Arrival Time                  2.808
= Slack Time                   -0.272
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.844 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.399 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A ^ -> Y v     | MUX2X1   | 0.196 | 0.136 |   2.807 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.196 | 0.000 |   2.808 |    2.536 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.272 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.272 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.272 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.898
= Slack Time                   -0.269
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.848 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.875 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.196 | 0.178 |   2.897 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.196 | 0.000 |   2.898 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.269 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.269 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.455
+ Phase Shift                   3.000
= Required Time                 2.545
- Arrival Time                  2.808
= Slack Time                   -0.263
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.853 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    2.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0        | B ^ -> Y v     | AOI21X1  | 0.194 | 0.184 |   2.808 |    2.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.194 | 0.000 |   2.808 |    2.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.263 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.263 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.263 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.263 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.890
= Slack Time                   -0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.854 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.882 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.098 |   2.241 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.457 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.746 |    2.484 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.184 | 0.144 |   2.890 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.890 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.262 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.262 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                   3.000
= Required Time                 2.587
- Arrival Time                  2.846
= Slack Time                   -0.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.858 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.412 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B ^ -> Y v     | AOI21X1  | 0.187 | 0.174 |   2.845 |    2.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.187 | 0.000 |   2.846 |    2.587 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.259 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.259 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.884
= Slack Time                   -0.256
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.860 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.888 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.182 | 0.165 |   2.884 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   2.884 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.256 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.256 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.256 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.256 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.884
= Slack Time                   -0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.861 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.888 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | A v -> Y ^     | MUX2X1   | 0.181 | 0.164 |   2.883 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   2.884 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.255 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.255 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.255 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.255 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.884
= Slack Time                   -0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.862 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.889 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.177 | 0.165 |   2.884 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.884 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.254 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.885
= Slack Time                   -0.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.864 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.891 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1550_0         | B v -> Y ^     | AOI21X1  | 0.172 | 0.166 |   2.885 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.172 | 0.001 |   2.885 |    2.632 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.253 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.253 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   3.000
= Required Time                 2.631
- Arrival Time                  2.883
= Slack Time                   -0.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.864 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.891 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | A v -> Y ^     | MUX2X1   | 0.175 | 0.164 |   2.883 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.175 | 0.000 |   2.883 |    2.631 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.252 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.252 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.252 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.252 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.880
= Slack Time                   -0.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.865 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.453 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.893 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    1.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2299_0         | B v -> Y ^     | AOI21X1  | 0.196 | 0.161 |   2.880 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D ^            | DFFPOSX1 | 0.196 | 0.000 |   2.880 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.251 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.251 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.251 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.251 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.881
= Slack Time                   -0.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.868 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.456 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.118 | 0.251 |   2.224 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.165 | 0.099 |   2.323 |    2.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.528 |    2.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.717 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.172 | 0.164 |   2.880 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.881 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.248 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.248 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.248 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.248 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   3.000
= Required Time                 2.874
- Arrival Time                  3.121
= Slack Time                   -0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                             | write_enable v |         | 0.162 |       |   1.116 |    0.869 | 
     | U18                                         | YPAD v -> DI v | PADINC  | 0.079 | 0.165 |   1.281 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_363_0       | A v -> Y v     | AND2X2  | 0.210 | 0.327 |   1.608 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_1979_0 | B v -> Y ^     | NAND2X1 | 0.296 | 0.269 |   1.877 |    1.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20          | A ^ -> Y v     | XNOR2X1 | 0.254 | 0.297 |   2.174 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U23          | A v -> Y ^     | INVX4   | 0.132 | 0.136 |   2.310 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21               | A ^ -> Y ^     | XOR2X1  | 0.234 | 0.234 |   2.544 |    2.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1913_0      | B ^ -> Y v     | XNOR2X1 | 0.142 | 0.218 |   2.762 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1916_0      | B v -> Y ^     | NAND3X1 | 0.196 | 0.171 |   2.934 |    2.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U27               | B ^ -> Y v     | NOR2X1  | 0.198 | 0.187 |   3.121 |    2.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg   | D v            | DFFSR   | 0.198 | 0.001 |   3.121 |    2.874 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |    0.247 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.247 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.247 | 
     | nclk__L2_I4                               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.247 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.879
= Slack Time                   -0.246
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.870 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.898 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.098 |   2.241 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.457 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.746 |    2.500 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.171 | 0.133 |   2.879 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.879 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.246 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.246 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.892
= Slack Time                   -0.246
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.870 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.727 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.093 | 0.078 |   2.051 |    1.805 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.079 | 0.082 |   2.132 |    1.887 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.181 |   2.314 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.198 | 0.140 |   2.453 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.748 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.144 |   2.892 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   2.892 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.246 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.246 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.891
= Slack Time                   -0.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.871 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.459 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.093 | 0.078 |   2.051 |    1.806 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.079 | 0.082 |   2.132 |    1.887 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.181 |   2.314 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.198 | 0.140 |   2.453 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.748 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   2.890 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.891 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.245 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.245 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                   3.000
= Required Time                 2.570
- Arrival Time                  2.812
= Slack Time                   -0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.874 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.462 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.307 |   2.265 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.192 | 0.149 |   2.414 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.678 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A ^ -> Y v     | MUX2X1   | 0.190 | 0.133 |   2.812 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.190 | 0.000 |   2.812 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.242 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.242 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.886
= Slack Time                   -0.237
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.880 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.093 | 0.078 |   2.051 |    1.814 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.079 | 0.082 |   2.132 |    1.896 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.082 | 0.181 |   2.314 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.198 | 0.140 |   2.453 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.748 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   2.886 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   2.886 |    2.650 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.237 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.237 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.237 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.237 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                   3.000
= Required Time                 2.577
- Arrival Time                  2.807
= Slack Time                   -0.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.887 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.474 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.442 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A ^ -> Y v     | MUX2X1   | 0.189 | 0.135 |   2.806 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.189 | 0.000 |   2.807 |    2.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.229 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.229 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.229 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.857
= Slack Time                   -0.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.894 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.481 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.118 | 0.251 |   2.224 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1082_0       | A ^ -> Y v     | INVX2    | 0.063 | 0.067 |   2.291 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1081_0       | B v -> Y ^     | NAND2X1  | 0.126 | 0.105 |   2.396 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | A ^ -> Y v     | NAND2X1  | 0.178 | 0.139 |   2.535 |    2.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A v -> Y ^     | INVX4    | 0.185 | 0.178 |   2.712 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2110_0       | B ^ -> Y v     | AOI21X1  | 0.171 | 0.144 |   2.857 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.171 | 0.000 |   2.857 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.223 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.223 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   3.000
= Required Time                 2.644
- Arrival Time                  2.864
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.896 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.484 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.329 |   2.033 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.144 |    1.924 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.101 |   2.244 |    2.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.447 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.719 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1347_0         | B v -> Y ^     | AOI21X1  | 0.151 | 0.145 |   2.863 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.151 | 0.000 |   2.864 |    2.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.220 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.220 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.220 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.220 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                   3.000
= Required Time                 2.586
- Arrival Time                  2.802
= Slack Time                   -0.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.901 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.488 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_352_0        | B ^ -> Y v     | AOI21X1  | 0.187 | 0.177 |   2.801 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.187 | 0.000 |   2.802 |    2.586 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.215 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.215 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.860
= Slack Time                   -0.214
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.903 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.118 | 0.251 |   2.224 |    2.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.165 | 0.099 |   2.323 |    2.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.528 |    2.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.717 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   2.859 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   2.860 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.214 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.214 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 2.585
- Arrival Time                  2.798
= Slack Time                   -0.212
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.904 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX2    | 0.268 | 0.269 |   1.973 |    1.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.223 |   2.196 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.338 |    2.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.357 | 0.286 |   2.624 |    2.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_755_0        | B ^ -> Y v     | AOI21X1  | 0.188 | 0.173 |   2.797 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.188 | 0.000 |   2.798 |    2.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.212 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.212 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.841
= Slack Time                   -0.212
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.904 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.307 |   2.265 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.192 | 0.149 |   2.414 |    2.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.678 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1849_0       | B ^ -> Y v     | AOI21X1  | 0.179 | 0.162 |   2.841 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.179 | 0.000 |   2.841 |    2.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.212 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.212 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.842
= Slack Time                   -0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.907 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.495 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.290 |   2.247 |    2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.496 |    2.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.675 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A v -> Y ^     | MUX2X1   | 0.171 | 0.167 |   2.842 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.842 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.209 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.209 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.209 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.209 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                   3.000
= Required Time                 2.624
- Arrival Time                  2.833
= Slack Time                   -0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.908 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.335 | 0.423 |   1.704 |    1.495 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.302 | 0.254 |   1.957 |    1.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.303 |   2.260 |    2.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.399 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.348 | 0.272 |   2.671 |    2.462 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B ^ -> Y v     | AOI21X1  | 0.181 | 0.162 |   2.833 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.181 | 0.000 |   2.833 |    2.624 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.209 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.209 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.209 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.209 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

