var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[4.46364, 2.44685, 2.1849, 3.16927, 1.21212], "total":[30989, 61415, 217, 48, 170], "name":"Kernel System", "max_resources":[1405440, 2810880, 6847, 3960, 70272], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"1-1_ul32_1c_depth16.cl:10 (chan)", "type":"resource", "data":[22, 3084, 0, 0, 52], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":10}]], "details":[{"type":"text", "text":"Channel array with 2 elements. Each channel is implemented 512 bits wide by 16 deep."}, {"type":"brief", "text":"2 elements, each is 512b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Histogram_0", "compute_units":1, "type":"function", "total_percent":[1.53336, 0.751935, 0.818391, 1.02235, 1.21212], "total_kernel_resources":[10408, 23004, 70, 48, 8], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"1-1_ul32_1c_depth16.cl:32 (l_histo_0)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":32}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:33 (l_histo_1)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":33}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:34 (l_histo_2)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":34}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:35 (l_histo_3)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":35}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:36 (l_histo_4)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":36}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:37 (l_histo_5)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":37}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:38 (l_histo_6)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":38}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:39 (l_histo_7)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":39}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:40 (l_histo_8)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":40}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:41 (l_histo_9)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":41}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:42 (l_histo_10)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":42}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:43 (l_histo_11)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":43}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:44 (l_histo_12)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":44}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:45 (l_histo_13)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":45}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:46 (l_histo_14)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":46}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:47 (l_histo_15)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":47}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:48 (l_histo_16)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":48}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:49 (l_histo_17)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":49}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:50 (l_histo_18)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":50}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:51 (l_histo_19)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":51}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:52 (l_histo_20)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":52}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:53 (l_histo_21)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":53}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:54 (l_histo_22)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":54}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:55 (l_histo_23)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":55}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:56 (l_histo_24)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":56}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:57 (l_histo_25)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":57}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:58 (l_histo_26)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":58}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:59 (l_histo_27)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":59}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:60 (l_histo_28)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":60}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:61 (l_histo_29)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":61}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:62 (l_histo_30)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":62}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"1-1_ul32_1c_depth16.cl:63 (l_histo_31)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":63}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1024B requested,\\n1024B implemented."}]}, {"name":"Private Variable: \\n - \'i\' (1-1_ul32_1c_depth16.cl:101)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'pos\' (1-1_ul32_1c_depth16.cl:171)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'pos\' (1-1_ul32_1c_depth16.cl:65)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Histogram_0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]]}, {"name":"No Source Line", "type":"resource", "data":[0, 67, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[132, 33, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Histogram_0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 154, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:100", "type":"resource", "data":[0, 60, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]]}, {"name":"No Source Line", "type":"resource", "data":[0, 94, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:100", "type":"resource", "data":[114, 1, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Histogram_0.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 2103, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]]}, {"name":"No Source Line", "type":"resource", "data":[5, 2102, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 11, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[116, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:66", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"32"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:67", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"33"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:68", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"34"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:69", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"35"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:70", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"36"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:71", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"37"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:72", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:73", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"39"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:74", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:75", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"41"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:76", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"42"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:77", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"43"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:78", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:79", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"45"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:80", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"46"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:81", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"47"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:82", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"48"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:83", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"49"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:84", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:85", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"51"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:86", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"52"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:87", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"53"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:88", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"54"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:89", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"55"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:90", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:91", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"57"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:92", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"58"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:93", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"59"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:94", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"60"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:95", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"61"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:96", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"62"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:97", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"63"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"Histogram_0.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 68, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:171", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]]}, {"name":"No Source Line", "type":"resource", "data":[0, 35, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:171", "type":"resource", "data":[132, 33, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Histogram_0.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[75, 7306, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[75, 7306, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[322, 74, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:101", "type":"resource", "data":[34, 10, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]]}, {"name":"1-1_ul32_1c_depth16.cl:137", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]]}, {"name":"1-1_ul32_1c_depth16.cl:138", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]]}, {"name":"1-1_ul32_1c_depth16.cl:139", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]]}, {"name":"1-1_ul32_1c_depth16.cl:140", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]]}, {"name":"1-1_ul32_1c_depth16.cl:141", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]]}, {"name":"1-1_ul32_1c_depth16.cl:142", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]]}, {"name":"1-1_ul32_1c_depth16.cl:143", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]]}, {"name":"1-1_ul32_1c_depth16.cl:144", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]]}, {"name":"1-1_ul32_1c_depth16.cl:145", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]]}, {"name":"1-1_ul32_1c_depth16.cl:146", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]]}, {"name":"1-1_ul32_1c_depth16.cl:147", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]]}, {"name":"1-1_ul32_1c_depth16.cl:148", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]]}, {"name":"1-1_ul32_1c_depth16.cl:149", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]]}, {"name":"1-1_ul32_1c_depth16.cl:150", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]]}, {"name":"1-1_ul32_1c_depth16.cl:151", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]]}, {"name":"1-1_ul32_1c_depth16.cl:152", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]]}, {"name":"1-1_ul32_1c_depth16.cl:153", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]]}, {"name":"1-1_ul32_1c_depth16.cl:154", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]]}, {"name":"1-1_ul32_1c_depth16.cl:155", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]]}, {"name":"1-1_ul32_1c_depth16.cl:156", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]]}, {"name":"1-1_ul32_1c_depth16.cl:157", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]]}, {"name":"1-1_ul32_1c_depth16.cl:158", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]]}, {"name":"1-1_ul32_1c_depth16.cl:159", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]]}, {"name":"1-1_ul32_1c_depth16.cl:160", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]]}, {"name":"1-1_ul32_1c_depth16.cl:161", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]]}, {"name":"1-1_ul32_1c_depth16.cl:162", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]]}, {"name":"1-1_ul32_1c_depth16.cl:163", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]]}, {"name":"1-1_ul32_1c_depth16.cl:164", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]]}, {"name":"1-1_ul32_1c_depth16.cl:165", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]]}, {"name":"1-1_ul32_1c_depth16.cl:166", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]]}, {"name":"1-1_ul32_1c_depth16.cl:167", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]]}, {"name":"1-1_ul32_1c_depth16.cl:168", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 24, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:101", "type":"resource", "data":[83, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:103", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":103}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:104", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":104}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:137", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"32"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"32"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:138", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"33"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"33"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:139", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"34"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"34"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:140", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"35"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"35"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:141", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"36"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"36"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:142", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"37"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"37"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:143", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:144", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"39"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"39"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:145", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:146", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"41"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"41"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:147", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"42"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"42"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:148", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"43"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"43"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:149", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:150", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"45"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"45"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:151", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"46"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"46"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:152", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"47"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"47"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:153", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"48"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"48"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:154", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"49"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"49"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:155", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:156", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"51"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"51"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:157", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"52"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"52"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:158", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"53"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"53"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:159", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"54"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"54"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:160", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"55"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"55"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:161", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:162", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"57"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"57"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:163", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"58"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"58"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:164", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"59"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"59"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:165", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"60"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"60"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:166", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"61"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"61"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:167", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"62"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"62"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:168", "type":"resource", "data":[130, 78, 0, 1.5, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"63"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"63"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"Histogram_0.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[150, 3476, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[150, 3476, 7, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:171", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[90, 150, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:65", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "children":[{"name":"1-bit Or", "type":"resource", "count":32, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:171", "type":"resource", "data":[120, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":32, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:172", "type":"resource", "data":[926.62, 4129, 19, 0, 2], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":45, "data":[89.6194, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":3, "data":[471, 2001, 9, 0, 2], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"32"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 10, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:173", "type":"resource", "data":[34.2714, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[16.2714, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"34"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:174", "type":"resource", "data":[37.6635, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":19, "data":[19.6635, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"36"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:175", "type":"resource", "data":[42.6887, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":23, "data":[24.6887, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"38"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:176", "type":"resource", "data":[47.92, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":27, "data":[29.92, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:177", "type":"resource", "data":[52.3589, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":30, "data":[34.3589, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"42"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:178", "type":"resource", "data":[57.0907, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":33, "data":[39.0907, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:179", "type":"resource", "data":[66.3044, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":38, "data":[48.3044, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"46"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:180", "type":"resource", "data":[75.9671, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":43, "data":[57.9671, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"48"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:181", "type":"resource", "data":[83.0235, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":46, "data":[65.0235, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:182", "type":"resource", "data":[90.8557, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":49, "data":[72.8557, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"52"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:183", "type":"resource", "data":[104.431, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":53, "data":[86.4314, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"54"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:184", "type":"resource", "data":[119.67, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":57, "data":[101.67, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:185", "type":"resource", "data":[137.041, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":60, "data":[119.041, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"58"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:186", "type":"resource", "data":[160.508, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":63, "data":[142.508, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"60"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:187", "type":"resource", "data":[94.5872, 16, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":32, "data":[76.5872, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[18, 16, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"62"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}, {"name":"Histogram_in", "compute_units":1, "type":"function", "total_percent":[0.718812, 0.391621, 0.353697, 0.481963, 0], "total_kernel_resources":[3304, 9942, 33, 0, 110], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (1-1_ul32_1c_depth16.cl:19)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Histogram_in.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 187, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:19", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]]}, {"name":"1-1_ul32_1c_depth16.cl:21", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 89, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:19", "type":"resource", "data":[123, 1, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[44, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Histogram_in.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[27, 143, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[27, 143, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"1-1_ul32_1c_depth16.cl:19", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[580, 1119, 3, 0, 52], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"1-1_ul32_1c_depth16.cl:19", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:21", "type":"resource", "data":[462.5, 3436.5, 14, 0, 26], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[462.5, 3436.5, 14, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:22", "type":"resource", "data":[462.5, 3436.5, 14, 0, 26], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":22}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[462.5, 3436.5, 14, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:23", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":23}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"1-1_ul32_1c_depth16.cl:24", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":24}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[22,3084,0,0,52],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":10}]],"details":[{"text":"Channel array with 2 elements. Each channel is implemented 512 bits wide by 16 deep.","type":"text"},{"text":"2 elements, each is 512b wide by 16 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"1-1_ul32_1c_depth16.cl:10 (chan)","type":"resource"}],"data":[22,3084,0,0,52],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[581,304,10,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:32 (l_histo_0)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:33 (l_histo_1)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:34 (l_histo_2)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:35 (l_histo_3)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:36 (l_histo_4)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:37 (l_histo_5)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:38 (l_histo_6)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:39 (l_histo_7)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:40 (l_histo_8)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:41 (l_histo_9)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:42 (l_histo_10)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:43 (l_histo_11)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:44 (l_histo_12)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:45 (l_histo_13)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:46 (l_histo_14)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:47 (l_histo_15)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:48 (l_histo_16)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:49 (l_histo_17)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:50 (l_histo_18)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:51 (l_histo_19)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:52 (l_histo_20)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:53 (l_histo_21)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:54 (l_histo_22)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:55 (l_histo_23)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:56 (l_histo_24)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:57 (l_histo_25)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:58 (l_histo_26)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:59 (l_histo_27)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:60 (l_histo_28)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:61 (l_histo_29)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:62 (l_histo_30)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1024B requested,\\n1024B implemented.","type":"brief"}],"name":"1-1_ul32_1c_depth16.cl:63 (l_histo_31)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (1-1_ul32_1c_depth16.cl:101)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'pos\' (1-1_ul32_1c_depth16.cl:171)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'pos\' (1-1_ul32_1c_depth16.cl:65)","type":"resource"},{"children":[{"count":2,"data":[0,34,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"1-bit And","type":"resource"},{"count":34,"data":[17,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"33-bit Select","type":"resource"}],"data":[264,67,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":65}]],"name":"1-1_ul32_1c_depth16.cl:65","type":"resource"},{"children":[{"count":6,"data":[230,13080,9,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[230,13080,9,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,60,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"33-bit Integer Add","type":"resource"}],"data":[114,61,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":100}]],"name":"1-1_ul32_1c_depth16.cl:100","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":66}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":66}]],"name":"1-1_ul32_1c_depth16.cl:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":67}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":67}]],"name":"1-1_ul32_1c_depth16.cl:67","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":68}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":68}]],"name":"1-1_ul32_1c_depth16.cl:68","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":69}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":69}]],"name":"1-1_ul32_1c_depth16.cl:69","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":70}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":70}]],"name":"1-1_ul32_1c_depth16.cl:70","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":71}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":71}]],"name":"1-1_ul32_1c_depth16.cl:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":72}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":72}]],"name":"1-1_ul32_1c_depth16.cl:72","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":73}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":73}]],"name":"1-1_ul32_1c_depth16.cl:73","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":74}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":74}]],"name":"1-1_ul32_1c_depth16.cl:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":75}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":75}]],"name":"1-1_ul32_1c_depth16.cl:75","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":76}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":76}]],"name":"1-1_ul32_1c_depth16.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":77}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":77}]],"name":"1-1_ul32_1c_depth16.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":78}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":78}]],"name":"1-1_ul32_1c_depth16.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":79}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":79}]],"name":"1-1_ul32_1c_depth16.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":80}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":80}]],"name":"1-1_ul32_1c_depth16.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":81}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":81}]],"name":"1-1_ul32_1c_depth16.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":82}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":82}]],"name":"1-1_ul32_1c_depth16.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":83}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":83}]],"name":"1-1_ul32_1c_depth16.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":84}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":84}]],"name":"1-1_ul32_1c_depth16.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":85}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":85}]],"name":"1-1_ul32_1c_depth16.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":86}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":86}]],"name":"1-1_ul32_1c_depth16.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":87}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":87}]],"name":"1-1_ul32_1c_depth16.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":88}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":88}]],"name":"1-1_ul32_1c_depth16.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":89}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":89}]],"name":"1-1_ul32_1c_depth16.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":90}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":90}]],"name":"1-1_ul32_1c_depth16.cl:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":91}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":91}]],"name":"1-1_ul32_1c_depth16.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":92}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":92}]],"name":"1-1_ul32_1c_depth16.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":93}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":93}]],"name":"1-1_ul32_1c_depth16.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":94}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":94}]],"name":"1-1_ul32_1c_depth16.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":95}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":95}]],"name":"1-1_ul32_1c_depth16.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":96}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":96}]],"name":"1-1_ul32_1c_depth16.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":97}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":97}]],"name":"1-1_ul32_1c_depth16.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,33,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"1-bit And","type":"resource"},{"count":32,"data":[16,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"33-bit Select","type":"resource"}],"data":[252,66,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":171}]],"name":"1-1_ul32_1c_depth16.cl:171","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"33-bit Select","type":"resource"}],"data":[83,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":101}]],"name":"1-1_ul32_1c_depth16.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":103}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":103}]],"name":"1-1_ul32_1c_depth16.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":104}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":104}]],"name":"1-1_ul32_1c_depth16.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":137}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":137}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":137}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":137}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":137}]],"name":"1-1_ul32_1c_depth16.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":138}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":138}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":138}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":138}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":138}]],"name":"1-1_ul32_1c_depth16.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":139}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":139}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":139}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":139}]],"name":"1-1_ul32_1c_depth16.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":140}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":140}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":140}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":140}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":140}]],"name":"1-1_ul32_1c_depth16.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":141}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":141}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":141}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":141}]],"name":"1-1_ul32_1c_depth16.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":142}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":142}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":142}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":142}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":142}]],"name":"1-1_ul32_1c_depth16.cl:142","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":143}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":143}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":143}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":143}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":143}]],"name":"1-1_ul32_1c_depth16.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":144}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":144}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":144}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":144}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":144}]],"name":"1-1_ul32_1c_depth16.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":145}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":145}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":145}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":145}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":145}]],"name":"1-1_ul32_1c_depth16.cl:145","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":146}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":146}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":146}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":146}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":146}]],"name":"1-1_ul32_1c_depth16.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":147}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":147}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":147}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":147}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":147}]],"name":"1-1_ul32_1c_depth16.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":148}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":148}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":148}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":148}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":148}]],"name":"1-1_ul32_1c_depth16.cl:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":149}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":149}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":149}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":149}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":149}]],"name":"1-1_ul32_1c_depth16.cl:149","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":150}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":150}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":150}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":150}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":150}]],"name":"1-1_ul32_1c_depth16.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":151}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":151}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":151}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":151}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":151}]],"name":"1-1_ul32_1c_depth16.cl:151","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":152}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":152}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":152}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":152}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":152}]],"name":"1-1_ul32_1c_depth16.cl:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":153}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":153}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":153}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":153}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":153}]],"name":"1-1_ul32_1c_depth16.cl:153","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":154}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":154}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":154}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":154}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":154}]],"name":"1-1_ul32_1c_depth16.cl:154","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":155}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":155}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":155}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":155}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":155}]],"name":"1-1_ul32_1c_depth16.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":156}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":156}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":156}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":156}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":156}]],"name":"1-1_ul32_1c_depth16.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":157}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":157}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":157}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":157}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":157}]],"name":"1-1_ul32_1c_depth16.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":158}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":158}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":158}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":158}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":158}]],"name":"1-1_ul32_1c_depth16.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":159}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":159}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":159}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":159}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":159}]],"name":"1-1_ul32_1c_depth16.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":160}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":160}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":160}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":160}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":160}]],"name":"1-1_ul32_1c_depth16.cl:160","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":161}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":161}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":161}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":161}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":161}]],"name":"1-1_ul32_1c_depth16.cl:161","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":162}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":162}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":162}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":162}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":162}]],"name":"1-1_ul32_1c_depth16.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":163}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":163}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":163}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":163}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":163}]],"name":"1-1_ul32_1c_depth16.cl:163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":164}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":164}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":164}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":164}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":164}]],"name":"1-1_ul32_1c_depth16.cl:164","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":165}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":165}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":165}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":165}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":165}]],"name":"1-1_ul32_1c_depth16.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":166}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":166}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":166}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":166}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":166}]],"name":"1-1_ul32_1c_depth16.cl:166","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":167}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":167}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":167}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":167}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":167}]],"name":"1-1_ul32_1c_depth16.cl:167","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":168}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":168}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":168}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":168}]],"name":"Store","type":"resource"}],"data":[130,78,0,1.5,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":168}]],"name":"1-1_ul32_1c_depth16.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":45,"data":[89.6194,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":172}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[471,2001,9,0,2],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":172}]],"name":"Load","type":"resource"},{"count":1,"data":[366,2128,10,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":172}]],"name":"Store","type":"resource"}],"data":[926.62,4129,19,0,2],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":172}]],"name":"1-1_ul32_1c_depth16.cl:172","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16.2714,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":173}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":173}]],"name":"Load","type":"resource"}],"data":[34.2714,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":173}]],"name":"1-1_ul32_1c_depth16.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":19,"data":[19.6635,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":174}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":174}]],"name":"Load","type":"resource"}],"data":[37.6635,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":174}]],"name":"1-1_ul32_1c_depth16.cl:174","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[24.6887,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":175}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":175}]],"name":"Load","type":"resource"}],"data":[42.6887,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":175}]],"name":"1-1_ul32_1c_depth16.cl:175","replace_name":"true","type":"resource"},{"children":[{"count":27,"data":[29.92,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":176}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":176}]],"name":"Load","type":"resource"}],"data":[47.92,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":176}]],"name":"1-1_ul32_1c_depth16.cl:176","replace_name":"true","type":"resource"},{"children":[{"count":30,"data":[34.3589,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":177}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":177}]],"name":"Load","type":"resource"}],"data":[52.3589,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":177}]],"name":"1-1_ul32_1c_depth16.cl:177","replace_name":"true","type":"resource"},{"children":[{"count":33,"data":[39.0907,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":178}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":178}]],"name":"Load","type":"resource"}],"data":[57.0907,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":178}]],"name":"1-1_ul32_1c_depth16.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":38,"data":[48.3044,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":179}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":179}]],"name":"Load","type":"resource"}],"data":[66.3044,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":179}]],"name":"1-1_ul32_1c_depth16.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":43,"data":[57.9671,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":180}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":180}]],"name":"Load","type":"resource"}],"data":[75.9671,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":180}]],"name":"1-1_ul32_1c_depth16.cl:180","replace_name":"true","type":"resource"},{"children":[{"count":46,"data":[65.0235,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":181}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":181}]],"name":"Load","type":"resource"}],"data":[83.0235,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":181}]],"name":"1-1_ul32_1c_depth16.cl:181","replace_name":"true","type":"resource"},{"children":[{"count":49,"data":[72.8557,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":182}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":182}]],"name":"Load","type":"resource"}],"data":[90.8557,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":182}]],"name":"1-1_ul32_1c_depth16.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":53,"data":[86.4314,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":183}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":183}]],"name":"Load","type":"resource"}],"data":[104.431,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":183}]],"name":"1-1_ul32_1c_depth16.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":57,"data":[101.67,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":184}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":184}]],"name":"Load","type":"resource"}],"data":[119.67,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":184}]],"name":"1-1_ul32_1c_depth16.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":60,"data":[119.041,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":185}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":185}]],"name":"Load","type":"resource"}],"data":[137.041,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":185}]],"name":"1-1_ul32_1c_depth16.cl:185","replace_name":"true","type":"resource"},{"children":[{"count":63,"data":[142.508,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":186}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":186}]],"name":"Load","type":"resource"}],"data":[160.508,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":186}]],"name":"1-1_ul32_1c_depth16.cl:186","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[76.5872,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":187}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":187}]],"name":"Load","type":"resource"}],"data":[94.5872,16,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":187}]],"name":"1-1_ul32_1c_depth16.cl:187","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10408.0011,23004,70,48,8],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":32}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Histogram_0","total_kernel_resources":[10408,23004,70,48,8],"total_percent":[1.53336,0.751935,0.818391,1.02235,1.21212],"type":"function"},{"children":[{"data":[639,1137,4,0,52],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (1-1_ul32_1c_depth16.cl:19)","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[44,1,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"33-bit Select","type":"resource"}],"data":[227,35,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"name":"1-1_ul32_1c_depth16.cl:19","type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":21}]],"name":"State","type":"resource"},{"count":1,"data":[462.5,3436.5,14,0,26],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":21}]],"name":"Load","type":"resource"}],"data":[462.5,3500.5,14,0,26],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":21}]],"name":"1-1_ul32_1c_depth16.cl:21","type":"resource"},{"children":[{"count":2,"data":[28,232,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[28,232,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[462.5,3436.5,14,0,26],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":22}]],"name":"Load","type":"resource"}],"data":[462.5,3436.5,14,0,26],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":22}]],"name":"1-1_ul32_1c_depth16.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":23}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":23}]],"name":"1-1_ul32_1c_depth16.cl:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":24}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":24}]],"name":"1-1_ul32_1c_depth16.cl:24","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3304,9942,33,0,110],"debug":[[{"filename":"1-1_ul32_1c_depth16.cl","line":19}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Histogram_in","total_kernel_resources":[3304,9942,33,0,110],"total_percent":[0.718812,0.391621,0.353697,0.481963,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[17857.0011,41385,105,48,170],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[30989,61415,217,48,170],"total_percent":[4.46364,2.44685,2.1849,3.16927,1.21212],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"Histogram_in", "children":[{"type":"bb", "id":3, "name":"Histogram_in.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":4, "name":"Histogram_in.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"Histogram_in.B2", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"39", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Channel Write", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":23}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"582", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":24}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"582", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"646", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"646", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"Histogram_0", "children":[{"type":"bb", "id":15, "name":"Histogram_0.B0", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":16, "name":"Histogram_0.B1", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":17, "name":"Histogram_0.B2", "children":[{"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_0", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_1", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_2", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_3", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_4", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_5", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_6", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_7", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_8", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_9", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_10", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_11", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_12", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_13", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_14", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_15", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_16", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_17", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_18", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_19", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_20", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_21", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_22", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_23", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_24", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_25", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_26", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_27", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_28", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_29", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_30", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_31", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":154, "name":"Loop Input", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"155"}]}, {"type":"inst", "id":155, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"40", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"40", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":18, "name":"Histogram_0.B3", "details":[{"type":"table", "Latency":"35"}]}, {"type":"bb", "id":19, "name":"Histogram_0.B4", "children":[{"type":"inst", "id":54, "name":"Channel Read", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":103}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"35", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":55, "name":"Channel Read", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":104}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"35", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_0", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_0", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_1", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_1", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_2", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_2", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_3", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_3", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_4", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_4", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_5", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_5", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_6", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_6", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_7", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_7", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_8", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_8", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_9", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_9", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_10", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_10", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_11", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_11", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_12", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_12", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_13", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_13", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_14", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_14", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_15", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_15", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_16", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_16", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_17", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_17", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_18", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_18", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_19", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_19", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_20", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_20", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_21", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_21", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_22", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_22", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_23", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_23", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_24", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_24", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_25", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_25", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_26", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_26", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_27", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_27", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_28", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_28", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_29", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_29", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_30", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_30", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_31", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"l_histo_31", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":156, "name":"Loop Input", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"157"}]}, {"type":"inst", "id":157, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"144", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"144", "II":"2", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 2. See Loops Analysis for more information."}]}, {"type":"bb", "id":20, "name":"Histogram_0.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":21, "name":"Histogram_0.B6", "children":[{"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_0", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_1", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_2", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_3", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_4", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_5", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_6", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_7", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_8", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_9", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_10", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_11", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_12", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_13", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_14", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_15", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_16", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_17", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_18", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_19", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_20", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_21", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_22", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_23", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_24", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_25", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_26", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":147, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_27", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":148, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_28", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_29", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":150, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_30", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":151, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"l_histo_31", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"44", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"588", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":158, "name":"Loop Input", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"159"}]}, {"type":"inst", "id":159, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"652", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"652", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":160, "name":"Local Memory", "children":[{"type":"memsys", "id":161, "name":"l_histo_0", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":32}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":167, "name":"l_histo_1", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":33}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":173, "name":"l_histo_2", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":34}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":179, "name":"l_histo_3", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":35}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":185, "name":"l_histo_4", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":36}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":191, "name":"l_histo_5", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":37}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":197, "name":"l_histo_6", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":38}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":203, "name":"l_histo_7", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":39}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":209, "name":"l_histo_8", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":40}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":215, "name":"l_histo_9", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":41}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":221, "name":"l_histo_10", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":42}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":227, "name":"l_histo_11", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":43}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":233, "name":"l_histo_12", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":44}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":239, "name":"l_histo_13", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":45}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":245, "name":"l_histo_14", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":46}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":251, "name":"l_histo_15", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":47}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":257, "name":"l_histo_16", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":48}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":263, "name":"l_histo_17", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":49}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":269, "name":"l_histo_18", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":50}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":275, "name":"l_histo_19", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":51}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":281, "name":"l_histo_20", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":52}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":287, "name":"l_histo_21", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":53}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":293, "name":"l_histo_22", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":54}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":299, "name":"l_histo_23", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":55}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":305, "name":"l_histo_24", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":56}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":311, "name":"l_histo_25", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":57}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":317, "name":"l_histo_26", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":58}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":323, "name":"l_histo_27", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":59}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":329, "name":"l_histo_28", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":60}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":335, "name":"l_histo_29", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":61}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":341, "name":"l_histo_30", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":62}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":347, "name":"l_histo_31", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":63}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1024B requested\\n1024B implemented"}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"HBM0", "details":[{"type":"table", "Number of banks":"1"}]}]}, {"type":"channel", "id":8, "name":"chan", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16"}]}, {"type":"channel", "id":10, "name":"chan", "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"16"}]}], "links":[{"from":7, "to":8}, {"from":9, "to":10}, {"from":12, "to":4}, {"from":3, "to":11}, {"from":6, "to":12}, {"from":7, "to":12}, {"from":9, "to":12}, {"from":11, "to":6}, {"from":6, "to":7}, {"from":6, "to":9}, {"from":13, "to":6}, {"from":8, "to":54}, {"from":10, "to":55}, {"from":161, "to":56}, {"from":161, "to":120}, {"from":22, "to":161}, {"from":57, "to":161}, {"from":167, "to":58}, {"from":167, "to":121}, {"from":23, "to":167}, {"from":59, "to":167}, {"from":173, "to":60}, {"from":173, "to":122}, {"from":24, "to":173}, {"from":61, "to":173}, {"from":179, "to":62}, {"from":179, "to":123}, {"from":25, "to":179}, {"from":63, "to":179}, {"from":185, "to":64}, {"from":185, "to":124}, {"from":26, "to":185}, {"from":65, "to":185}, {"from":191, "to":66}, {"from":191, "to":125}, {"from":27, "to":191}, {"from":67, "to":191}, {"from":197, "to":68}, {"from":197, "to":126}, {"from":28, "to":197}, {"from":69, "to":197}, {"from":203, "to":70}, {"from":203, "to":127}, {"from":29, "to":203}, {"from":71, "to":203}, {"from":209, "to":72}, {"from":209, "to":128}, {"from":30, "to":209}, {"from":73, "to":209}, {"from":215, "to":74}, {"from":215, "to":129}, {"from":31, "to":215}, {"from":75, "to":215}, {"from":221, "to":76}, {"from":221, "to":130}, {"from":77, "to":221}, {"from":32, "to":221}, {"from":227, "to":78}, {"from":227, "to":131}, {"from":79, "to":227}, {"from":33, "to":227}, {"from":233, "to":80}, {"from":233, "to":132}, {"from":81, "to":233}, {"from":34, "to":233}, {"from":239, "to":82}, {"from":239, "to":133}, {"from":35, "to":239}, {"from":83, "to":239}, {"from":245, "to":84}, {"from":245, "to":134}, {"from":85, "to":245}, {"from":36, "to":245}, {"from":251, "to":86}, {"from":251, "to":135}, {"from":87, "to":251}, {"from":37, "to":251}, {"from":257, "to":88}, {"from":257, "to":136}, {"from":89, "to":257}, {"from":38, "to":257}, {"from":263, "to":90}, {"from":263, "to":137}, {"from":39, "to":263}, {"from":91, "to":263}, {"from":269, "to":92}, {"from":269, "to":138}, {"from":93, "to":269}, {"from":40, "to":269}, {"from":275, "to":94}, {"from":275, "to":139}, {"from":41, "to":275}, {"from":95, "to":275}, {"from":281, "to":96}, {"from":281, "to":140}, {"from":42, "to":281}, {"from":97, "to":281}, {"from":287, "to":98}, {"from":287, "to":141}, {"from":43, "to":287}, {"from":99, "to":287}, {"from":293, "to":100}, {"from":293, "to":142}, {"from":44, "to":293}, {"from":101, "to":293}, {"from":299, "to":102}, {"from":299, "to":143}, {"from":45, "to":299}, {"from":103, "to":299}, {"from":305, "to":104}, {"from":305, "to":144}, {"from":46, "to":305}, {"from":105, "to":305}, {"from":311, "to":106}, {"from":311, "to":145}, {"from":47, "to":311}, {"from":107, "to":311}, {"from":317, "to":108}, {"from":317, "to":146}, {"from":48, "to":317}, {"from":109, "to":317}, {"from":323, "to":110}, {"from":323, "to":147}, {"from":49, "to":323}, {"from":111, "to":323}, {"from":329, "to":112}, {"from":329, "to":148}, {"from":50, "to":329}, {"from":113, "to":329}, {"from":335, "to":114}, {"from":335, "to":149}, {"from":51, "to":335}, {"from":115, "to":335}, {"from":341, "to":116}, {"from":341, "to":150}, {"from":52, "to":341}, {"from":117, "to":341}, {"from":347, "to":118}, {"from":347, "to":151}, {"from":53, "to":347}, {"from":119, "to":347}, {"from":155, "to":16}, {"from":15, "to":154}, {"from":22, "to":155}, {"from":23, "to":155}, {"from":24, "to":155}, {"from":25, "to":155}, {"from":26, "to":155}, {"from":27, "to":155}, {"from":28, "to":155}, {"from":29, "to":155}, {"from":30, "to":155}, {"from":31, "to":155}, {"from":32, "to":155}, {"from":33, "to":155}, {"from":34, "to":155}, {"from":35, "to":155}, {"from":36, "to":155}, {"from":37, "to":155}, {"from":38, "to":155}, {"from":39, "to":155}, {"from":40, "to":155}, {"from":41, "to":155}, {"from":42, "to":155}, {"from":43, "to":155}, {"from":44, "to":155}, {"from":45, "to":155}, {"from":46, "to":155}, {"from":47, "to":155}, {"from":48, "to":155}, {"from":49, "to":155}, {"from":50, "to":155}, {"from":51, "to":155}, {"from":52, "to":155}, {"from":53, "to":155}, {"from":157, "to":18}, {"from":16, "to":156}, {"from":54, "to":157}, {"from":55, "to":157}, {"from":57, "to":157}, {"from":59, "to":157}, {"from":61, "to":157}, {"from":63, "to":157}, {"from":65, "to":157}, {"from":67, "to":157}, {"from":69, "to":157}, {"from":71, "to":157}, {"from":73, "to":157}, {"from":75, "to":157}, {"from":77, "to":157}, {"from":79, "to":157}, {"from":81, "to":157}, {"from":83, "to":157}, {"from":85, "to":157}, {"from":87, "to":157}, {"from":89, "to":157}, {"from":91, "to":157}, {"from":93, "to":157}, {"from":95, "to":157}, {"from":97, "to":157}, {"from":99, "to":157}, {"from":101, "to":157}, {"from":103, "to":157}, {"from":105, "to":157}, {"from":107, "to":157}, {"from":109, "to":157}, {"from":111, "to":157}, {"from":113, "to":157}, {"from":115, "to":157}, {"from":117, "to":157}, {"from":119, "to":157}, {"from":159, "to":20}, {"from":18, "to":158}, {"from":120, "to":159}, {"from":121, "to":159}, {"from":122, "to":159}, {"from":123, "to":159}, {"from":124, "to":159}, {"from":125, "to":159}, {"from":126, "to":159}, {"from":127, "to":159}, {"from":128, "to":159}, {"from":129, "to":159}, {"from":130, "to":159}, {"from":131, "to":159}, {"from":132, "to":159}, {"from":133, "to":159}, {"from":134, "to":159}, {"from":135, "to":159}, {"from":136, "to":159}, {"from":137, "to":159}, {"from":138, "to":159}, {"from":139, "to":159}, {"from":140, "to":159}, {"from":141, "to":159}, {"from":142, "to":159}, {"from":143, "to":159}, {"from":144, "to":159}, {"from":145, "to":159}, {"from":146, "to":159}, {"from":147, "to":159}, {"from":148, "to":159}, {"from":149, "to":159}, {"from":150, "to":159}, {"from":151, "to":159}, {"from":152, "to":159}, {"from":153, "to":159}, {"from":154, "to":22}, {"from":154, "to":23}, {"from":154, "to":24}, {"from":154, "to":25}, {"from":154, "to":26}, {"from":154, "to":27}, {"from":154, "to":28}, {"from":154, "to":29}, {"from":154, "to":30}, {"from":154, "to":31}, {"from":154, "to":32}, {"from":154, "to":33}, {"from":154, "to":34}, {"from":154, "to":35}, {"from":154, "to":36}, {"from":154, "to":37}, {"from":154, "to":38}, {"from":154, "to":39}, {"from":154, "to":40}, {"from":154, "to":41}, {"from":154, "to":42}, {"from":154, "to":43}, {"from":154, "to":44}, {"from":154, "to":45}, {"from":154, "to":46}, {"from":154, "to":47}, {"from":154, "to":48}, {"from":154, "to":49}, {"from":154, "to":50}, {"from":154, "to":51}, {"from":154, "to":52}, {"from":154, "to":53}, {"from":156, "to":54}, {"from":156, "to":55}, {"from":54, "to":56}, {"from":55, "to":56}, {"from":56, "to":57}, {"from":54, "to":58}, {"from":55, "to":58}, {"from":58, "to":59}, {"from":54, "to":60}, {"from":55, "to":60}, {"from":60, "to":61}, {"from":54, "to":62}, {"from":55, "to":62}, {"from":62, "to":63}, {"from":54, "to":64}, {"from":55, "to":64}, {"from":64, "to":65}, {"from":54, "to":66}, {"from":55, "to":66}, {"from":66, "to":67}, {"from":54, "to":68}, {"from":55, "to":68}, {"from":68, "to":69}, {"from":54, "to":70}, {"from":55, "to":70}, {"from":70, "to":71}, {"from":54, "to":72}, {"from":55, "to":72}, {"from":72, "to":73}, {"from":54, "to":74}, {"from":55, "to":74}, {"from":74, "to":75}, {"from":54, "to":76}, {"from":55, "to":76}, {"from":76, "to":77}, {"from":54, "to":78}, {"from":55, "to":78}, {"from":78, "to":79}, {"from":54, "to":80}, {"from":55, "to":80}, {"from":80, "to":81}, {"from":54, "to":82}, {"from":55, "to":82}, {"from":82, "to":83}, {"from":54, "to":84}, {"from":55, "to":84}, {"from":84, "to":85}, {"from":54, "to":86}, {"from":55, "to":86}, {"from":86, "to":87}, {"from":54, "to":88}, {"from":55, "to":88}, {"from":88, "to":89}, {"from":54, "to":90}, {"from":55, "to":90}, {"from":90, "to":91}, {"from":54, "to":92}, {"from":55, "to":92}, {"from":92, "to":93}, {"from":54, "to":94}, {"from":55, "to":94}, {"from":94, "to":95}, {"from":54, "to":96}, {"from":55, "to":96}, {"from":96, "to":97}, {"from":54, "to":98}, {"from":55, "to":98}, {"from":98, "to":99}, {"from":54, "to":100}, {"from":55, "to":100}, {"from":100, "to":101}, {"from":54, "to":102}, {"from":55, "to":102}, {"from":102, "to":103}, {"from":54, "to":104}, {"from":55, "to":104}, {"from":104, "to":105}, {"from":54, "to":106}, {"from":55, "to":106}, {"from":106, "to":107}, {"from":54, "to":108}, {"from":55, "to":108}, {"from":108, "to":109}, {"from":54, "to":110}, {"from":55, "to":110}, {"from":110, "to":111}, {"from":54, "to":112}, {"from":55, "to":112}, {"from":112, "to":113}, {"from":54, "to":114}, {"from":55, "to":114}, {"from":114, "to":115}, {"from":54, "to":116}, {"from":55, "to":116}, {"from":116, "to":117}, {"from":54, "to":118}, {"from":55, "to":118}, {"from":118, "to":119}, {"from":158, "to":120}, {"from":158, "to":121}, {"from":158, "to":122}, {"from":158, "to":123}, {"from":158, "to":124}, {"from":158, "to":125}, {"from":158, "to":126}, {"from":158, "to":127}, {"from":158, "to":128}, {"from":158, "to":129}, {"from":158, "to":130}, {"from":158, "to":131}, {"from":158, "to":132}, {"from":158, "to":133}, {"from":158, "to":134}, {"from":158, "to":135}, {"from":158, "to":136}, {"from":158, "to":137}, {"from":158, "to":138}, {"from":158, "to":139}, {"from":158, "to":140}, {"from":158, "to":141}, {"from":158, "to":142}, {"from":158, "to":143}, {"from":158, "to":144}, {"from":158, "to":145}, {"from":158, "to":146}, {"from":158, "to":147}, {"from":158, "to":148}, {"from":158, "to":149}, {"from":158, "to":150}, {"from":158, "to":151}, {"from":120, "to":152}, {"from":121, "to":152}, {"from":122, "to":152}, {"from":123, "to":152}, {"from":124, "to":152}, {"from":125, "to":152}, {"from":126, "to":152}, {"from":127, "to":152}, {"from":128, "to":152}, {"from":129, "to":152}, {"from":130, "to":152}, {"from":131, "to":152}, {"from":132, "to":152}, {"from":133, "to":152}, {"from":134, "to":152}, {"from":135, "to":152}, {"from":136, "to":152}, {"from":137, "to":152}, {"from":138, "to":152}, {"from":139, "to":152}, {"from":140, "to":152}, {"from":141, "to":152}, {"from":142, "to":152}, {"from":143, "to":152}, {"from":144, "to":152}, {"from":145, "to":152}, {"from":146, "to":152}, {"from":147, "to":152}, {"from":148, "to":152}, {"from":149, "to":152}, {"from":150, "to":152}, {"from":151, "to":152}, {"from":120, "to":153}, {"from":121, "to":153}, {"from":122, "to":153}, {"from":123, "to":153}, {"from":124, "to":153}, {"from":125, "to":153}, {"from":126, "to":153}, {"from":127, "to":153}, {"from":128, "to":153}, {"from":129, "to":153}, {"from":130, "to":153}, {"from":131, "to":153}, {"from":132, "to":153}, {"from":133, "to":153}, {"from":134, "to":153}, {"from":135, "to":153}, {"from":136, "to":153}, {"from":137, "to":153}, {"from":138, "to":153}, {"from":139, "to":153}, {"from":140, "to":153}, {"from":141, "to":153}, {"from":142, "to":153}, {"from":143, "to":153}, {"from":144, "to":153}, {"from":145, "to":153}, {"from":146, "to":153}, {"from":147, "to":153}, {"from":148, "to":153}, {"from":149, "to":153}, {"from":150, "to":153}, {"from":151, "to":153}, {"from":152, "to":153}, {"from":13, "to":152}, {"from":153, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: Histogram_in", "data":["", "", ""], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Histogram_in.B2", "data":["Yes", "~1", "8"], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L, %L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"21"}, {"filename":"1-1_ul32_1c_depth16.cl", "line":"22"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"23"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"24"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: Histogram_0", "data":["", "", ""], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":30}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Histogram_0.B2", "data":["Yes", "1", "4"], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"Histogram_0.B4", "data":["Yes", "~2", "2"], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"137"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"137"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"138"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"138"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"139"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"139"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"140"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"140"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"141"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"141"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"142"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"142"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"143"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"143"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"144"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"144"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"145"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"145"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"146"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"146"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"147"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"147"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"148"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"148"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"149"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"149"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"150"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"150"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"151"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"151"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"152"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"152"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"153"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"153"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"154"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"154"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"155"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"155"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"156"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"156"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"157"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"157"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"158"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"158"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"159"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"159"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"160"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"160"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"161"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"161"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"162"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"162"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"163"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"163"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"164"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"164"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"165"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"165"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"166"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"166"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"167"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"167"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"168"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"168"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed.", "details":[{"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"166"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"159"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"161"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"168"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"141"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"158"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"162"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"160"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"163"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"164"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"167"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"154"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"144"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"150"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"142"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"138"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"153"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"156"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"147"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"140"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"165"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"151"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"157"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"139"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"146"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"152"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"145"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"137"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"155"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"143"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"149"}]}, {"type":"text", "text":"1.44 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"148"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"163"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"147"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"145"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"153"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"153"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"150"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"138"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"147"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"140"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"142"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"145"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"165"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"161"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"167"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"163"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"157"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"143"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"161"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"166"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"151"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"149"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"157"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"168"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"159"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"143"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"162"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"158"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"168"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"164"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"166"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"139"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"137"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"148"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"159"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"156"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"154"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"144"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"146"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"152"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"155"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"139"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"148"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"137"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"164"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"156"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"140"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"149"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"138"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"151"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"141"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"146"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"144"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"154"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"165"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"152"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"160"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"150"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"162"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"158"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"141"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"142"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"167"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"160"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"155"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"103"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"104"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"Histogram_0.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"172"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"172"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}';
var fmax_iiJSON='{"basicblocks":{"Histogram_in.B0":{"name":"Histogram_in.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_in.B1":{"name":"Histogram_in.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_in.B2":{"name":"Histogram_in.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":646, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"19"}]}]}}, "Histogram_0.B0":{"name":"Histogram_0.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_0.B1":{"name":"Histogram_0.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_0.B2":{"name":"Histogram_0.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":40, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"65"}]}]}}, "Histogram_0.B3":{"name":"Histogram_0.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_0.B4":{"name":"Histogram_0.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":2, "latency":144, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"101"}]}]}}, "Histogram_0.B5":{"name":"Histogram_0.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "Histogram_0.B6":{"name":"Histogram_0.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":652, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"171"}]}]}}}, "functions":{"Histogram_in":{"debug":[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}], "loop_hierachy":{"Histogram_in__no_loop":["Histogram_in.B0", "Histogram_in.B1"], "Histogram_in.B2":["Histogram_in.B2"]}}, "Histogram_0":{"debug":[{"filename":"1-1_ul32_1c_depth16.cl", "line":30}], "loop_hierachy":{"Histogram_0__no_loop":["Histogram_0.B0", "Histogram_0.B1", "Histogram_0.B3", "Histogram_0.B5"], "Histogram_0.B2":["Histogram_0.B2"], "Histogram_0.B4":["Histogram_0.B4"], "Histogram_0.B6":["Histogram_0.B6"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"Histogram_0", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":30}]]}, {"name":"Histogram_in", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Histogram_0", "data":[10408, 23004, 70, 48, 8], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":30}]]}, {"name":"Histogram_in", "data":[3304, 9942, 33, 0, 110], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":15}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[13712, 32946, 103, 48, 118]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[22, 3084, 0, 0, 52]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[30989, 61415, 217, 48, 170], "data_percent":[2.20493, 2.1849, 3.16927, 1.21212]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1405440, 2810880, 6847, 3960, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["1_1_ul32_1c_depth16"],"name":"Project Name"},{"data":["Stratix 10, 1SM21BHU2F53E2VGS1, s10mx_ref:s10mx_hbm_es"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":[""],"name":"Quartus Version"},{"data":["aoc -rtl 1-1_ul32_1c_depth16.cl"],"name":"Command"},{"data":["Fri Oct  9 15:25:22 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_MX/benchmark/boyi/Boyi/OpenCL_applications_on_FPGAs/HSTI/SWI+Channel/1-1_ul32_1c_depth16/1-1_ul32_1c_depth16.cl", "name":"1-1_ul32_1c_depth16.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_MX/benchmark/boyi/Boyi/OpenCL_applications_on_FPGAs/HSTI/SWI+Channel/1-1_ul32_1c_depth16/1-1_ul32_1c_depth16.cl", "content":"#define _OPENCL_COMPILER_\012\012#pragma OPENCL EXTENSION cl_khr_global_int32_base_atomics : enable\012#pragma OPENCL EXTENSION cl_khr_global_int32_extended_atomics : enable\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012\012#include \"support/common.h\"\012\012\012	channel uint16 chan[2] __attribute__((depth(16)));\012\012\012// OpenCL kernel ------------------------------------------------------------------------------------------\012__kernel \012void Histogram_in(unsigned int size, __global uint *data) {\012\012	uint size2 = size >> 5;\012\012    for(int i = 0; i < size2; i ++) {\012\012		uint16 data_uint16_0 = ((__global uint16*)data)[i * 2];\012        uint16 data_uint16_1 = ((__global uint16*)data)[i * 2 + 1];\012        write_channel_intel(chan[0], data_uint16_0);\012        write_channel_intel(chan[1], data_uint16_1);\012    }\012}\012\012\012__kernel \012void Histogram_0(unsigned int size, unsigned int bins, __global unsigned int *histo) {\012    \012    unsigned int l_histo_0[256];\012	unsigned int l_histo_1[256];\012	unsigned int l_histo_2[256];\012	unsigned int l_histo_3[256];\012	unsigned int l_histo_4[256];\012	unsigned int l_histo_5[256];\012	unsigned int l_histo_6[256];\012	unsigned int l_histo_7[256];\012	unsigned int l_histo_8[256];\012	unsigned int l_histo_9[256];\012	unsigned int l_histo_10[256];\012	unsigned int l_histo_11[256];\012	unsigned int l_histo_12[256];\012	unsigned int l_histo_13[256];\012	unsigned int l_histo_14[256];\012	unsigned int l_histo_15[256];\012    unsigned int l_histo_16[256];\012	unsigned int l_histo_17[256];\012	unsigned int l_histo_18[256];\012	unsigned int l_histo_19[256];\012	unsigned int l_histo_20[256];\012	unsigned int l_histo_21[256];\012	unsigned int l_histo_22[256];\012	unsigned int l_histo_23[256];\012	unsigned int l_histo_24[256];\012	unsigned int l_histo_25[256];\012	unsigned int l_histo_26[256];\012	unsigned int l_histo_27[256];\012	unsigned int l_histo_28[256];\012	unsigned int l_histo_29[256];\012	unsigned int l_histo_30[256];\012	unsigned int l_histo_31[256];\012\012    for(int pos = 0; pos < bins; pos++) {\012        l_histo_0[pos] = 0;\012		l_histo_1[pos] = 0;\012		l_histo_2[pos] = 0;\012		l_histo_3[pos] = 0;\012		l_histo_4[pos] = 0;\012		l_histo_5[pos] = 0;\012		l_histo_6[pos] = 0;\012		l_histo_7[pos] = 0;\012		l_histo_8[pos] = 0;\012		l_histo_9[pos] = 0;\012		l_histo_10[pos] = 0;\012		l_histo_11[pos] = 0;\012		l_histo_12[pos] = 0;\012		l_histo_13[pos] = 0;\012		l_histo_14[pos] = 0;\012		l_histo_15[pos] = 0;\012        l_histo_16[pos] = 0;\012		l_histo_17[pos] = 0;\012		l_histo_18[pos] = 0;\012		l_histo_19[pos] = 0;\012		l_histo_20[pos] = 0;\012		l_histo_21[pos] = 0;\012		l_histo_22[pos] = 0;\012		l_histo_23[pos] = 0;\012		l_histo_24[pos] = 0;\012		l_histo_25[pos] = 0;\012		l_histo_26[pos] = 0;\012		l_histo_27[pos] = 0;\012		l_histo_28[pos] = 0;\012		l_histo_29[pos] = 0;\012		l_histo_30[pos] = 0;\012		l_histo_31[pos] = 0;\012    }\012\012	uint size2 = size >> 5;\012    for(int i = 0; i < size2; i ++) {\012    \012        uint16 data_0 = read_channel_intel(chan[0]);\012        uint16 data_1 = read_channel_intel(chan[1]);\012        unsigned int d0 = data_0.s0;\012		unsigned int d1 = data_0.s1;\012		unsigned int d2 = data_0.s2;\012		unsigned int d3 = data_0.s3;\012		unsigned int d4 = data_0.s4;\012		unsigned int d5 = data_0.s5;\012		unsigned int d6 = data_0.s6;\012		unsigned int d7 = data_0.s7;\012		unsigned int d8 = data_0.s8;\012		unsigned int d9 = data_0.s9;\012		unsigned int d10 = data_0.sA;\012		unsigned int d11 = data_0.sB;\012		unsigned int d12 = data_0.sC;\012		unsigned int d13 = data_0.sD;\012		unsigned int d14 = data_0.sE;\012		unsigned int d15 = data_0.sF;\012        unsigned int d16 = data_1.s0;\012		unsigned int d17 = data_1.s1;\012		unsigned int d18 = data_1.s2;\012		unsigned int d19 = data_1.s3;\012		unsigned int d20 = data_1.s4;\012		unsigned int d21 = data_1.s5;\012		unsigned int d22 = data_1.s6;\012		unsigned int d23 = data_1.s7;\012		unsigned int d24 = data_1.s8;\012		unsigned int d25 = data_1.s9;\012		unsigned int d26 = data_1.sA;\012		unsigned int d27 = data_1.sB;\012		unsigned int d28 = data_1.sC;\012		unsigned int d29 = data_1.sD;\012		unsigned int d30 = data_1.sE;\012		unsigned int d31 = data_1.sF;\012        l_histo_0[((d0 * bins) >> 12)]++;\012		l_histo_1[((d1 * bins) >> 12)]++;\012		l_histo_2[((d2 * bins) >> 12)]++;\012		l_histo_3[((d3 * bins) >> 12)]++;\012		l_histo_4[((d4 * bins) >> 12)]++;\012		l_histo_5[((d5 * bins) >> 12)]++;\012		l_histo_6[((d6 * bins) >> 12)]++;\012		l_histo_7[((d7 * bins) >> 12)]++;\012		l_histo_8[((d8 * bins) >> 12)]++;\012		l_histo_9[((d9 * bins) >> 12)]++;\012		l_histo_10[((d10 * bins) >> 12)]++;\012		l_histo_11[((d11 * bins) >> 12)]++;\012		l_histo_12[((d12 * bins) >> 12)]++;\012		l_histo_13[((d13 * bins) >> 12)]++;\012		l_histo_14[((d14 * bins) >> 12)]++;\012		l_histo_15[((d15 * bins) >> 12)]++;\012        l_histo_16[((d16 * bins) >> 12)]++;\012		l_histo_17[((d17 * bins) >> 12)]++;\012		l_histo_18[((d18 * bins) >> 12)]++;\012		l_histo_19[((d19 * bins) >> 12)]++;\012		l_histo_20[((d20 * bins) >> 12)]++;\012		l_histo_21[((d21 * bins) >> 12)]++;\012		l_histo_22[((d22 * bins) >> 12)]++;\012		l_histo_23[((d23 * bins) >> 12)]++;\012		l_histo_24[((d24 * bins) >> 12)]++;\012		l_histo_25[((d25 * bins) >> 12)]++;\012		l_histo_26[((d26 * bins) >> 12)]++;\012		l_histo_27[((d27 * bins) >> 12)]++;\012		l_histo_28[((d28 * bins) >> 12)]++;\012		l_histo_29[((d29 * bins) >> 12)]++;\012		l_histo_30[((d30 * bins) >> 12)]++;\012		l_histo_31[((d31 * bins) >> 12)]++;\012    }\012\012    for(int pos = 0; pos < bins; pos++) {\012        histo[pos] += l_histo_0[pos] + l_histo_1[pos] +\012					l_histo_2[pos] + l_histo_3[pos] +\012					l_histo_4[pos] + l_histo_5[pos] +\012					l_histo_6[pos] + l_histo_7[pos] +\012					l_histo_8[pos] + l_histo_9[pos] +\012					l_histo_10[pos] + l_histo_11[pos] +\012					l_histo_12[pos] + l_histo_13[pos] +\012					l_histo_14[pos] + l_histo_15[pos] +\012                    l_histo_16[pos] + l_histo_17[pos] +\012					l_histo_18[pos] + l_histo_19[pos] +\012					l_histo_20[pos] + l_histo_21[pos] +\012					l_histo_22[pos] + l_histo_23[pos] +\012					l_histo_24[pos] + l_histo_25[pos] +\012					l_histo_26[pos] + l_histo_27[pos] +\012					l_histo_28[pos] + l_histo_29[pos] +\012					l_histo_30[pos] + l_histo_31[pos];\012    }\012}\012"}, {"path":"/home/angelica/Documents/exm_MX/benchmark/boyi/Boyi/OpenCL_applications_on_FPGAs/HSTI/SWI+Channel/1-1_ul32_1c_depth16/support/common.h", "name":"common.h", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_MX/benchmark/boyi/Boyi/OpenCL_applications_on_FPGAs/HSTI/SWI+Channel/1-1_ul32_1c_depth16/support/common.h", "content":"#ifndef _COMMON_H_\012#define _COMMON_H_\012\012#define ByteSwap16(n) (((((unsigned int)n) << 8) & 0xFF00) | ((((unsigned int)n) >> 8) & 0x00FF))\012\012#define PRINT 0\012\012#define divceil(n, m) (((n)-1) / (m) + 1)\012\012#endif\012"}];