$date
	Thu Aug  7 04:43:36 2025
$end
$version
	QuestaSim Version 2024.3_1
$end
$timescale
	1ps
$end

$scope module tb1 $end

$scope module DUV $end
$var wire 1 ! ck $end
$var wire 1 " ein $end
$var reg 1 * sd_ein $end
$var reg 32 # din [31:0] $end
$var reg 32 ' sd_din [31:0] $end
$var reg 32 ) sd_dout [31:0] $end
$var reg 32 % dout [31:0] $end

$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
b0 #
bx $
bx %
x&
bx '
bx (
bx )
x*
1+
bx ,
bx -
x.
$end
#5000
1!
b1 #
b0 $
b0 ,
1+
b0 '
b11001 -
b11001 )
#8000
b11001 %
#10000
0!
#15000
1!
b10 #
b0 (
b1 $
b1 ,
1+
b1 '
b100001 -
b100001 )
#18000
b100001 %
#20000
0!
#24000
1"
#25000
1!
b11 #
b1 (
b10 $
1&
b10 ,
1+
b10 '
#30000
0!
#34000
0"
#35000
1!
b100 #
b10 (
b11 $
0&
1.
b11 ,
1+
b11 '
1*
#40000
0!
#45000
1!
b101 #
b11 (
b100 $
0.
b100 ,
1+
b100 '
0*
#50000
0!
#55000
1!
b110 #
b100 (
b101 $
b101 ,
1+
b101 '
#60000
0!
#65000
1!
b111 #
b101 (
b110 $
b110 ,
1+
b110 '
#70000
0!
#75000
1!
b1000 #
b110 (
b111 $
b111 ,
1+
b111 '
#80000
0!
#85000
1!
b1001 #
b111 (
b1000 $
b1000 ,
1+
b1000 '
#90000
0!
#95000
1!
b1010 #
b1000 (
b1001 $
b1001 ,
1+
b1001 '
#100000
0!
#105000
1!
b1011 #
b1001 (
b1010 $
b1010 ,
1+
b1010 '
#110000
0!
#115000
1!
b1100 #
b1010 (
b1011 $
b1011 ,
1+
b1011 '
#120000
0!
#125000
1!
b1101 #
b1011 (
b1100 $
b1100 ,
1+
b1100 '
#130000
0!
