|Practical3
READY <= lpm_mux9:inst6.result
CLOCK => Booth_Multiplier:inst4.CLOCK
CLOCK => lpm_mux9:inst6.clock
CLOCK => lpm_mux8:inst5.clock
CLOCK => lpm_mux1:inst19.clock
ENABLE => decode4_16_e:inst2.enable
OPCODE[0] => decode4_16_e:inst2.data[0]
OPCODE[0] => lpm_mux8:inst5.sel[0]
OPCODE[0] => lpm_mux1:inst19.sel[0]
OPCODE[1] => decode4_16_e:inst2.data[1]
OPCODE[1] => lpm_mux8:inst5.sel[1]
OPCODE[1] => lpm_mux1:inst19.sel[1]
OPCODE[2] => decode4_16_e:inst2.data[2]
OPCODE[2] => lpm_mux8:inst5.sel[2]
OPCODE[2] => lpm_mux1:inst19.sel[2]
OPCODE[3] => decode4_16_e:inst2.data[3]
OPCODE[3] => lpm_mux8:inst5.sel[3]
OPCODE[3] => lpm_mux1:inst19.sel[3]
A[0] => Booth_Multiplier:inst4.DATA_A[0]
A[0] => lpm_compare0:inst18.dataa[0]
A[0] => AND8bit:inst.DATA_A[0]
A[0] => OR8bit:inst12.DATA_A[0]
A[0] => XOR8bit:inst13.DATA_A[0]
A[0] => SCAdder-8bit:inst3.DATA_A[0]
A[0] => SUB_8bit:inst10.DATA_A[0]
A[1] => Booth_Multiplier:inst4.DATA_A[1]
A[1] => lpm_compare0:inst18.dataa[1]
A[1] => AND8bit:inst.DATA_A[1]
A[1] => OR8bit:inst12.DATA_A[1]
A[1] => XOR8bit:inst13.DATA_A[1]
A[1] => SCAdder-8bit:inst3.DATA_A[1]
A[1] => SUB_8bit:inst10.DATA_A[1]
A[2] => Booth_Multiplier:inst4.DATA_A[2]
A[2] => lpm_compare0:inst18.dataa[2]
A[2] => AND8bit:inst.DATA_A[2]
A[2] => OR8bit:inst12.DATA_A[2]
A[2] => XOR8bit:inst13.DATA_A[2]
A[2] => SCAdder-8bit:inst3.DATA_A[2]
A[2] => SUB_8bit:inst10.DATA_A[2]
A[3] => Booth_Multiplier:inst4.DATA_A[3]
A[3] => lpm_compare0:inst18.dataa[3]
A[3] => AND8bit:inst.DATA_A[3]
A[3] => OR8bit:inst12.DATA_A[3]
A[3] => XOR8bit:inst13.DATA_A[3]
A[3] => SCAdder-8bit:inst3.DATA_A[3]
A[3] => SUB_8bit:inst10.DATA_A[3]
A[4] => Booth_Multiplier:inst4.DATA_A[4]
A[4] => lpm_compare0:inst18.dataa[4]
A[4] => AND8bit:inst.DATA_A[4]
A[4] => OR8bit:inst12.DATA_A[4]
A[4] => XOR8bit:inst13.DATA_A[4]
A[4] => SCAdder-8bit:inst3.DATA_A[4]
A[4] => SUB_8bit:inst10.DATA_A[4]
A[5] => Booth_Multiplier:inst4.DATA_A[5]
A[5] => lpm_compare0:inst18.dataa[5]
A[5] => AND8bit:inst.DATA_A[5]
A[5] => OR8bit:inst12.DATA_A[5]
A[5] => XOR8bit:inst13.DATA_A[5]
A[5] => SCAdder-8bit:inst3.DATA_A[5]
A[5] => SUB_8bit:inst10.DATA_A[5]
A[6] => Booth_Multiplier:inst4.DATA_A[6]
A[6] => lpm_compare0:inst18.dataa[6]
A[6] => AND8bit:inst.DATA_A[6]
A[6] => OR8bit:inst12.DATA_A[6]
A[6] => XOR8bit:inst13.DATA_A[6]
A[6] => SCAdder-8bit:inst3.DATA_A[6]
A[6] => SUB_8bit:inst10.DATA_A[6]
A[7] => Booth_Multiplier:inst4.DATA_A[7]
A[7] => lpm_compare0:inst18.dataa[7]
A[7] => AND8bit:inst.DATA_A[7]
A[7] => OR8bit:inst12.DATA_A[7]
A[7] => XOR8bit:inst13.DATA_A[7]
A[7] => SCAdder-8bit:inst3.DATA_A[7]
A[7] => SUB_8bit:inst10.DATA_A[7]
B[0] => Booth_Multiplier:inst4.DATA_B[0]
B[0] => lpm_compare0:inst18.datab[0]
B[0] => AND8bit:inst.DATA_B[0]
B[0] => OR8bit:inst12.DATA_B[0]
B[0] => XOR8bit:inst13.DATA_B[0]
B[0] => SCAdder-8bit:inst3.DATA_B[0]
B[0] => SUB_8bit:inst10.DATA_B[0]
B[1] => Booth_Multiplier:inst4.DATA_B[1]
B[1] => lpm_compare0:inst18.datab[1]
B[1] => AND8bit:inst.DATA_B[1]
B[1] => OR8bit:inst12.DATA_B[1]
B[1] => XOR8bit:inst13.DATA_B[1]
B[1] => SCAdder-8bit:inst3.DATA_B[1]
B[1] => SUB_8bit:inst10.DATA_B[1]
B[2] => Booth_Multiplier:inst4.DATA_B[2]
B[2] => lpm_compare0:inst18.datab[2]
B[2] => AND8bit:inst.DATA_B[2]
B[2] => OR8bit:inst12.DATA_B[2]
B[2] => XOR8bit:inst13.DATA_B[2]
B[2] => SCAdder-8bit:inst3.DATA_B[2]
B[2] => SUB_8bit:inst10.DATA_B[2]
B[3] => Booth_Multiplier:inst4.DATA_B[3]
B[3] => lpm_compare0:inst18.datab[3]
B[3] => AND8bit:inst.DATA_B[3]
B[3] => OR8bit:inst12.DATA_B[3]
B[3] => XOR8bit:inst13.DATA_B[3]
B[3] => SCAdder-8bit:inst3.DATA_B[3]
B[3] => SUB_8bit:inst10.DATA_B[3]
B[4] => Booth_Multiplier:inst4.DATA_B[4]
B[4] => lpm_compare0:inst18.datab[4]
B[4] => AND8bit:inst.DATA_B[4]
B[4] => OR8bit:inst12.DATA_B[4]
B[4] => XOR8bit:inst13.DATA_B[4]
B[4] => SCAdder-8bit:inst3.DATA_B[4]
B[4] => SUB_8bit:inst10.DATA_B[4]
B[5] => Booth_Multiplier:inst4.DATA_B[5]
B[5] => lpm_compare0:inst18.datab[5]
B[5] => AND8bit:inst.DATA_B[5]
B[5] => OR8bit:inst12.DATA_B[5]
B[5] => XOR8bit:inst13.DATA_B[5]
B[5] => SCAdder-8bit:inst3.DATA_B[5]
B[5] => SUB_8bit:inst10.DATA_B[5]
B[6] => Booth_Multiplier:inst4.DATA_B[6]
B[6] => lpm_compare0:inst18.datab[6]
B[6] => AND8bit:inst.DATA_B[6]
B[6] => OR8bit:inst12.DATA_B[6]
B[6] => XOR8bit:inst13.DATA_B[6]
B[6] => SCAdder-8bit:inst3.DATA_B[6]
B[6] => SUB_8bit:inst10.DATA_B[6]
B[7] => Booth_Multiplier:inst4.DATA_B[7]
B[7] => lpm_compare0:inst18.datab[7]
B[7] => AND8bit:inst.DATA_B[7]
B[7] => OR8bit:inst12.DATA_B[7]
B[7] => XOR8bit:inst13.DATA_B[7]
B[7] => SCAdder-8bit:inst3.DATA_B[7]
B[7] => SUB_8bit:inst10.DATA_B[7]
ZERO <= lpm_mux8:inst5.result
DECODE[0] <= decode4_16_e:inst2.eq0
DECODE[1] <= decode4_16_e:inst2.eq1
DECODE[2] <= decode4_16_e:inst2.eq2
DECODE[3] <= decode4_16_e:inst2.eq3
DECODE[4] <= decode4_16_e:inst2.eq4
DECODE[5] <= <GND>
DECODE[6] <= decode4_16_e:inst2.eq6
DECODE[7] <= decode4_16_e:inst2.eq7
DECODE[8] <= decode4_16_e:inst2.eq8
DECODE[9] <= decode4_16_e:inst2.eq9
DECODE[10] <= decode4_16_e:inst2.eq10
DECODE[11] <= decode4_16_e:inst2.eq11
DECODE[12] <= decode4_16_e:inst2.eq12
DECODE[13] <= decode4_16_e:inst2.eq13
DECODE[14] <= decode4_16_e:inst2.eq14
DECODE[15] <= decode4_16_e:inst2.eq15
OUT[0] <= lpm_mux1:inst19.result[0]
OUT[1] <= lpm_mux1:inst19.result[1]
OUT[2] <= lpm_mux1:inst19.result[2]
OUT[3] <= lpm_mux1:inst19.result[3]
OUT[4] <= lpm_mux1:inst19.result[4]
OUT[5] <= lpm_mux1:inst19.result[5]
OUT[6] <= lpm_mux1:inst19.result[6]
OUT[7] <= lpm_mux1:inst19.result[7]


|Practical3|lpm_mux9:inst6
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Practical3|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_67e:auto_generated.data[0]
data[1][0] => mux_67e:auto_generated.data[1]
sel[0] => mux_67e:auto_generated.sel[0]
clock => mux_67e:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_67e:auto_generated.result[0]


|Practical3|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component|mux_67e:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Practical3|Booth_Multiplier:inst4
READY <= IS_EIGHT.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => lpm_counter0:inst.clock
CLOCK => Register17bit:inst6.CLOCK
ENABLE => lpm_counter0:inst.cnt_en
OUTPUT[0] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_B[0] => Booth_Complex_Adder:inst33.DATA_B[0]
DATA_B[1] => Booth_Complex_Adder:inst33.DATA_B[1]
DATA_B[2] => Booth_Complex_Adder:inst33.DATA_B[2]
DATA_B[3] => Booth_Complex_Adder:inst33.DATA_B[3]
DATA_B[4] => Booth_Complex_Adder:inst33.DATA_B[4]
DATA_B[5] => Booth_Complex_Adder:inst33.DATA_B[5]
DATA_B[6] => Booth_Complex_Adder:inst33.DATA_B[6]
DATA_B[7] => Booth_Complex_Adder:inst33.DATA_B[7]
DATA_A[0] => lpm_mux7:inst35.data1x[1]
DATA_A[1] => lpm_mux7:inst35.data1x[2]
DATA_A[2] => lpm_mux7:inst35.data1x[3]
DATA_A[3] => lpm_mux7:inst35.data1x[4]
DATA_A[4] => lpm_mux7:inst35.data1x[5]
DATA_A[5] => lpm_mux7:inst35.data1x[6]
DATA_A[6] => lpm_mux7:inst35.data1x[7]
DATA_A[7] => lpm_mux7:inst35.data1x[8]


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst30
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst30|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_24g:auto_generated.dataa[0]
dataa[1] => cmpr_24g:auto_generated.dataa[1]
dataa[2] => cmpr_24g:auto_generated.dataa[2]
dataa[3] => cmpr_24g:auto_generated.dataa[3]
datab[0] => cmpr_24g:auto_generated.datab[0]
datab[1] => cmpr_24g:auto_generated.datab[1]
datab[2] => cmpr_24g:auto_generated.datab[2]
datab[3] => cmpr_24g:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_24g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst30|lpm_compare:LPM_COMPARE_component|cmpr_24g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Practical3|Booth_Multiplier:inst4|lpm_counter0:inst
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Practical3|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_sai:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_sai:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_sai:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_sai:auto_generated.q[0]
q[1] <= cntr_sai:auto_generated.q[1]
q[2] <= cntr_sai:auto_generated.q[2]
q[3] <= cntr_sai:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Practical3|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_sai:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR


|Practical3|Booth_Multiplier:inst4|Register17bit:inst6
Q[0] <= Register16bit:inst.Q[0]
Q[1] <= Register16bit:inst.Q[1]
Q[2] <= Register16bit:inst.Q[2]
Q[3] <= Register16bit:inst.Q[3]
Q[4] <= Register16bit:inst.Q[4]
Q[5] <= Register16bit:inst.Q[5]
Q[6] <= Register16bit:inst.Q[6]
Q[7] <= Register16bit:inst.Q[7]
Q[8] <= Register16bit:inst.Q[8]
Q[9] <= Register16bit:inst.Q[9]
Q[10] <= Register16bit:inst.Q[10]
Q[11] <= Register16bit:inst.Q[11]
Q[12] <= Register16bit:inst.Q[12]
Q[13] <= Register16bit:inst.Q[13]
Q[14] <= Register16bit:inst.Q[14]
Q[15] <= Register16bit:inst.Q[15]
Q[16] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst12.CLK
CLOCK => Register16bit:inst.CLOCK
D[0] => Register16bit:inst.D[0]
D[1] => Register16bit:inst.D[1]
D[2] => Register16bit:inst.D[2]
D[3] => Register16bit:inst.D[3]
D[4] => Register16bit:inst.D[4]
D[5] => Register16bit:inst.D[5]
D[6] => Register16bit:inst.D[6]
D[7] => Register16bit:inst.D[7]
D[8] => Register16bit:inst.D[8]
D[9] => Register16bit:inst.D[9]
D[10] => Register16bit:inst.D[10]
D[11] => Register16bit:inst.D[11]
D[12] => Register16bit:inst.D[12]
D[13] => Register16bit:inst.D[13]
D[14] => Register16bit:inst.D[14]
D[15] => Register16bit:inst.D[15]
D[16] => inst12.DATAIN


|Practical3|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst
Q[0] <= register8bit:inst1.Q[0]
Q[1] <= register8bit:inst1.Q[1]
Q[2] <= register8bit:inst1.Q[2]
Q[3] <= register8bit:inst1.Q[3]
Q[4] <= register8bit:inst1.Q[4]
Q[5] <= register8bit:inst1.Q[5]
Q[6] <= register8bit:inst1.Q[6]
Q[7] <= register8bit:inst1.Q[7]
Q[8] <= register8bit:inst.Q[0]
Q[9] <= register8bit:inst.Q[1]
Q[10] <= register8bit:inst.Q[2]
Q[11] <= register8bit:inst.Q[3]
Q[12] <= register8bit:inst.Q[4]
Q[13] <= register8bit:inst.Q[5]
Q[14] <= register8bit:inst.Q[6]
Q[15] <= register8bit:inst.Q[7]
CLOCK => register8bit:inst1.CLOCK
CLOCK => register8bit:inst.CLOCK
D[0] => register8bit:inst1.D[0]
D[1] => register8bit:inst1.D[1]
D[2] => register8bit:inst1.D[2]
D[3] => register8bit:inst1.D[3]
D[4] => register8bit:inst1.D[4]
D[5] => register8bit:inst1.D[5]
D[6] => register8bit:inst1.D[6]
D[7] => register8bit:inst1.D[7]
D[8] => register8bit:inst.D[0]
D[9] => register8bit:inst.D[1]
D[10] => register8bit:inst.D[2]
D[11] => register8bit:inst.D[3]
D[12] => register8bit:inst.D[4]
D[13] => register8bit:inst.D[5]
D[14] => register8bit:inst.D[6]
D[15] => register8bit:inst.D[7]


|Practical3|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|Practical3|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|Practical3|Booth_Multiplier:inst4|lpm_mux7:inst35
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]


|Practical3|Booth_Multiplier:inst4|lpm_mux7:inst35|LPM_MUX:LPM_MUX_component
data[0][0] => mux_gnd:auto_generated.data[0]
data[0][1] => mux_gnd:auto_generated.data[1]
data[0][2] => mux_gnd:auto_generated.data[2]
data[0][3] => mux_gnd:auto_generated.data[3]
data[0][4] => mux_gnd:auto_generated.data[4]
data[0][5] => mux_gnd:auto_generated.data[5]
data[0][6] => mux_gnd:auto_generated.data[6]
data[0][7] => mux_gnd:auto_generated.data[7]
data[0][8] => mux_gnd:auto_generated.data[8]
data[0][9] => mux_gnd:auto_generated.data[9]
data[0][10] => mux_gnd:auto_generated.data[10]
data[0][11] => mux_gnd:auto_generated.data[11]
data[0][12] => mux_gnd:auto_generated.data[12]
data[0][13] => mux_gnd:auto_generated.data[13]
data[0][14] => mux_gnd:auto_generated.data[14]
data[0][15] => mux_gnd:auto_generated.data[15]
data[0][16] => mux_gnd:auto_generated.data[16]
data[1][0] => mux_gnd:auto_generated.data[17]
data[1][1] => mux_gnd:auto_generated.data[18]
data[1][2] => mux_gnd:auto_generated.data[19]
data[1][3] => mux_gnd:auto_generated.data[20]
data[1][4] => mux_gnd:auto_generated.data[21]
data[1][5] => mux_gnd:auto_generated.data[22]
data[1][6] => mux_gnd:auto_generated.data[23]
data[1][7] => mux_gnd:auto_generated.data[24]
data[1][8] => mux_gnd:auto_generated.data[25]
data[1][9] => mux_gnd:auto_generated.data[26]
data[1][10] => mux_gnd:auto_generated.data[27]
data[1][11] => mux_gnd:auto_generated.data[28]
data[1][12] => mux_gnd:auto_generated.data[29]
data[1][13] => mux_gnd:auto_generated.data[30]
data[1][14] => mux_gnd:auto_generated.data[31]
data[1][15] => mux_gnd:auto_generated.data[32]
data[1][16] => mux_gnd:auto_generated.data[33]
sel[0] => mux_gnd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gnd:auto_generated.result[0]
result[1] <= mux_gnd:auto_generated.result[1]
result[2] <= mux_gnd:auto_generated.result[2]
result[3] <= mux_gnd:auto_generated.result[3]
result[4] <= mux_gnd:auto_generated.result[4]
result[5] <= mux_gnd:auto_generated.result[5]
result[6] <= mux_gnd:auto_generated.result[6]
result[7] <= mux_gnd:auto_generated.result[7]
result[8] <= mux_gnd:auto_generated.result[8]
result[9] <= mux_gnd:auto_generated.result[9]
result[10] <= mux_gnd:auto_generated.result[10]
result[11] <= mux_gnd:auto_generated.result[11]
result[12] <= mux_gnd:auto_generated.result[12]
result[13] <= mux_gnd:auto_generated.result[13]
result[14] <= mux_gnd:auto_generated.result[14]
result[15] <= mux_gnd:auto_generated.result[15]
result[16] <= mux_gnd:auto_generated.result[16]


|Practical3|Booth_Multiplier:inst4|lpm_mux7:inst35|LPM_MUX:LPM_MUX_component|mux_gnd:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[0].IN1
data[18] => result_node[1].IN1
data[19] => result_node[2].IN1
data[20] => result_node[3].IN1
data[21] => result_node[4].IN1
data[22] => result_node[5].IN1
data[23] => result_node[6].IN1
data[24] => result_node[7].IN1
data[25] => result_node[8].IN1
data[26] => result_node[9].IN1
data[27] => result_node[10].IN1
data[28] => result_node[11].IN1
data[29] => result_node[12].IN1
data[30] => result_node[13].IN1
data[31] => result_node[14].IN1
data[32] => result_node[15].IN1
data[33] => result_node[16].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst9
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_24g:auto_generated.dataa[0]
dataa[1] => cmpr_24g:auto_generated.dataa[1]
dataa[2] => cmpr_24g:auto_generated.dataa[2]
dataa[3] => cmpr_24g:auto_generated.dataa[3]
datab[0] => cmpr_24g:auto_generated.datab[0]
datab[1] => cmpr_24g:auto_generated.datab[1]
datab[2] => cmpr_24g:auto_generated.datab[2]
datab[3] => cmpr_24g:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_24g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Practical3|Booth_Multiplier:inst4|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_24g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Practical3|Booth_Multiplier:inst4|lpm_clshift1:inst28
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
distance => lpm_clshift:LPM_CLSHIFT_component.distance
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]


|Practical3|Booth_Multiplier:inst4|lpm_clshift1:inst28|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_duc:auto_generated.data[0]
data[1] => lpm_clshift_duc:auto_generated.data[1]
data[2] => lpm_clshift_duc:auto_generated.data[2]
data[3] => lpm_clshift_duc:auto_generated.data[3]
data[4] => lpm_clshift_duc:auto_generated.data[4]
data[5] => lpm_clshift_duc:auto_generated.data[5]
data[6] => lpm_clshift_duc:auto_generated.data[6]
data[7] => lpm_clshift_duc:auto_generated.data[7]
data[8] => lpm_clshift_duc:auto_generated.data[8]
data[9] => lpm_clshift_duc:auto_generated.data[9]
data[10] => lpm_clshift_duc:auto_generated.data[10]
data[11] => lpm_clshift_duc:auto_generated.data[11]
data[12] => lpm_clshift_duc:auto_generated.data[12]
data[13] => lpm_clshift_duc:auto_generated.data[13]
data[14] => lpm_clshift_duc:auto_generated.data[14]
data[15] => lpm_clshift_duc:auto_generated.data[15]
data[16] => lpm_clshift_duc:auto_generated.data[16]
direction => lpm_clshift_duc:auto_generated.direction
distance[0] => lpm_clshift_duc:auto_generated.distance[0]
overflow <= <GND>
result[0] <= lpm_clshift_duc:auto_generated.result[0]
result[1] <= lpm_clshift_duc:auto_generated.result[1]
result[2] <= lpm_clshift_duc:auto_generated.result[2]
result[3] <= lpm_clshift_duc:auto_generated.result[3]
result[4] <= lpm_clshift_duc:auto_generated.result[4]
result[5] <= lpm_clshift_duc:auto_generated.result[5]
result[6] <= lpm_clshift_duc:auto_generated.result[6]
result[7] <= lpm_clshift_duc:auto_generated.result[7]
result[8] <= lpm_clshift_duc:auto_generated.result[8]
result[9] <= lpm_clshift_duc:auto_generated.result[9]
result[10] <= lpm_clshift_duc:auto_generated.result[10]
result[11] <= lpm_clshift_duc:auto_generated.result[11]
result[12] <= lpm_clshift_duc:auto_generated.result[12]
result[13] <= lpm_clshift_duc:auto_generated.result[13]
result[14] <= lpm_clshift_duc:auto_generated.result[14]
result[15] <= lpm_clshift_duc:auto_generated.result[15]
result[16] <= lpm_clshift_duc:auto_generated.result[16]
underflow <= <GND>


|Practical3|Booth_Multiplier:inst4|lpm_clshift1:inst28|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_duc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[17].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[18].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[19].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[20].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[21].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[22].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[23].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[24].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[25].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[26].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[27].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[28].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[29].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[30].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[31].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[32].IN1
data[16] => _.IN1
data[16] => sbit_w[33].IN1
data[16] => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
result[0] <= sbit_w[17].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[18].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[19].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[20].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[21].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[22].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[23].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[24].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[25].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[26].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[27].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[28].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[29].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[30].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[31].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[32].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[33].DB_MAX_OUTPUT_PORT_TYPE


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33
RESULT[0] <= lpm_mux6:inst7.result[0]
RESULT[1] <= lpm_mux6:inst7.result[1]
RESULT[2] <= lpm_mux6:inst7.result[2]
RESULT[3] <= lpm_mux6:inst7.result[3]
RESULT[4] <= lpm_mux6:inst7.result[4]
RESULT[5] <= lpm_mux6:inst7.result[5]
RESULT[6] <= lpm_mux6:inst7.result[6]
RESULT[7] <= lpm_mux6:inst7.result[7]
RESULT[8] <= lpm_mux6:inst7.result[8]
RESULT[9] <= lpm_mux6:inst7.result[9]
RESULT[10] <= lpm_mux6:inst7.result[10]
RESULT[11] <= lpm_mux6:inst7.result[11]
RESULT[12] <= lpm_mux6:inst7.result[12]
RESULT[13] <= lpm_mux6:inst7.result[13]
RESULT[14] <= lpm_mux6:inst7.result[14]
RESULT[15] <= lpm_mux6:inst7.result[15]
RESULT[16] <= lpm_mux6:inst7.result[16]
DATA_A[0] => lpm_mux6:inst7.data0x[0]
DATA_A[0] => lpm_mux6:inst7.data3x[0]
DATA_A[0] => lpm_mux6:inst7.data1x[0]
DATA_A[0] => lpm_mux6:inst7.data2x[0]
DATA_A[1] => lpm_mux6:inst7.data0x[1]
DATA_A[1] => lpm_mux6:inst7.data3x[1]
DATA_A[1] => lpm_mux6:inst7.data1x[1]
DATA_A[1] => lpm_mux6:inst7.data2x[1]
DATA_A[2] => lpm_mux6:inst7.data0x[2]
DATA_A[2] => lpm_mux6:inst7.data3x[2]
DATA_A[2] => lpm_mux6:inst7.data1x[2]
DATA_A[2] => lpm_mux6:inst7.data2x[2]
DATA_A[3] => lpm_mux6:inst7.data0x[3]
DATA_A[3] => lpm_mux6:inst7.data3x[3]
DATA_A[3] => lpm_mux6:inst7.data1x[3]
DATA_A[3] => lpm_mux6:inst7.data2x[3]
DATA_A[4] => lpm_mux6:inst7.data0x[4]
DATA_A[4] => lpm_mux6:inst7.data3x[4]
DATA_A[4] => lpm_mux6:inst7.data1x[4]
DATA_A[4] => lpm_mux6:inst7.data2x[4]
DATA_A[5] => lpm_mux6:inst7.data0x[5]
DATA_A[5] => lpm_mux6:inst7.data3x[5]
DATA_A[5] => lpm_mux6:inst7.data1x[5]
DATA_A[5] => lpm_mux6:inst7.data2x[5]
DATA_A[6] => lpm_mux6:inst7.data0x[6]
DATA_A[6] => lpm_mux6:inst7.data3x[6]
DATA_A[6] => lpm_mux6:inst7.data1x[6]
DATA_A[6] => lpm_mux6:inst7.data2x[6]
DATA_A[7] => lpm_mux6:inst7.data0x[7]
DATA_A[7] => lpm_mux6:inst7.data3x[7]
DATA_A[7] => lpm_mux6:inst7.data1x[7]
DATA_A[7] => lpm_mux6:inst7.data2x[7]
DATA_A[8] => lpm_mux6:inst7.data0x[8]
DATA_A[8] => lpm_mux6:inst7.data3x[8]
DATA_A[8] => lpm_mux6:inst7.data1x[8]
DATA_A[8] => lpm_mux6:inst7.data2x[8]
DATA_A[9] => lpm_mux6:inst7.data0x[9]
DATA_A[9] => lpm_add_sub0:inst2.dataa[0]
DATA_A[9] => lpm_mux6:inst7.data3x[9]
DATA_A[10] => lpm_mux6:inst7.data0x[10]
DATA_A[10] => lpm_add_sub0:inst2.dataa[1]
DATA_A[10] => lpm_mux6:inst7.data3x[10]
DATA_A[11] => lpm_mux6:inst7.data0x[11]
DATA_A[11] => lpm_add_sub0:inst2.dataa[2]
DATA_A[11] => lpm_mux6:inst7.data3x[11]
DATA_A[12] => lpm_mux6:inst7.data0x[12]
DATA_A[12] => lpm_add_sub0:inst2.dataa[3]
DATA_A[12] => lpm_mux6:inst7.data3x[12]
DATA_A[13] => lpm_mux6:inst7.data0x[13]
DATA_A[13] => lpm_add_sub0:inst2.dataa[4]
DATA_A[13] => lpm_mux6:inst7.data3x[13]
DATA_A[14] => lpm_mux6:inst7.data0x[14]
DATA_A[14] => lpm_add_sub0:inst2.dataa[5]
DATA_A[14] => lpm_mux6:inst7.data3x[14]
DATA_A[15] => lpm_mux6:inst7.data0x[15]
DATA_A[15] => lpm_add_sub0:inst2.dataa[6]
DATA_A[15] => lpm_mux6:inst7.data3x[15]
DATA_A[16] => lpm_mux6:inst7.data0x[16]
DATA_A[16] => lpm_add_sub0:inst2.dataa[7]
DATA_A[16] => lpm_mux6:inst7.data3x[16]
TWO_RIGHT_BITS[0] => lpm_add_sub0:inst2.add_sub
TWO_RIGHT_BITS[0] => lpm_mux6:inst7.sel[0]
TWO_RIGHT_BITS[1] => lpm_mux6:inst7.sel[1]
DATA_B[0] => lpm_add_sub0:inst2.datab[0]
DATA_B[1] => lpm_add_sub0:inst2.datab[1]
DATA_B[2] => lpm_add_sub0:inst2.datab[2]
DATA_B[3] => lpm_add_sub0:inst2.datab[3]
DATA_B[4] => lpm_add_sub0:inst2.datab[4]
DATA_B[5] => lpm_add_sub0:inst2.datab[5]
DATA_B[6] => lpm_add_sub0:inst2.datab[6]
DATA_B[7] => lpm_add_sub0:inst2.datab[7]


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
data3x[16] => LPM_MUX:LPM_MUX_component.DATA[3][16]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_jnd:auto_generated.data[0]
data[0][1] => mux_jnd:auto_generated.data[1]
data[0][2] => mux_jnd:auto_generated.data[2]
data[0][3] => mux_jnd:auto_generated.data[3]
data[0][4] => mux_jnd:auto_generated.data[4]
data[0][5] => mux_jnd:auto_generated.data[5]
data[0][6] => mux_jnd:auto_generated.data[6]
data[0][7] => mux_jnd:auto_generated.data[7]
data[0][8] => mux_jnd:auto_generated.data[8]
data[0][9] => mux_jnd:auto_generated.data[9]
data[0][10] => mux_jnd:auto_generated.data[10]
data[0][11] => mux_jnd:auto_generated.data[11]
data[0][12] => mux_jnd:auto_generated.data[12]
data[0][13] => mux_jnd:auto_generated.data[13]
data[0][14] => mux_jnd:auto_generated.data[14]
data[0][15] => mux_jnd:auto_generated.data[15]
data[0][16] => mux_jnd:auto_generated.data[16]
data[1][0] => mux_jnd:auto_generated.data[17]
data[1][1] => mux_jnd:auto_generated.data[18]
data[1][2] => mux_jnd:auto_generated.data[19]
data[1][3] => mux_jnd:auto_generated.data[20]
data[1][4] => mux_jnd:auto_generated.data[21]
data[1][5] => mux_jnd:auto_generated.data[22]
data[1][6] => mux_jnd:auto_generated.data[23]
data[1][7] => mux_jnd:auto_generated.data[24]
data[1][8] => mux_jnd:auto_generated.data[25]
data[1][9] => mux_jnd:auto_generated.data[26]
data[1][10] => mux_jnd:auto_generated.data[27]
data[1][11] => mux_jnd:auto_generated.data[28]
data[1][12] => mux_jnd:auto_generated.data[29]
data[1][13] => mux_jnd:auto_generated.data[30]
data[1][14] => mux_jnd:auto_generated.data[31]
data[1][15] => mux_jnd:auto_generated.data[32]
data[1][16] => mux_jnd:auto_generated.data[33]
data[2][0] => mux_jnd:auto_generated.data[34]
data[2][1] => mux_jnd:auto_generated.data[35]
data[2][2] => mux_jnd:auto_generated.data[36]
data[2][3] => mux_jnd:auto_generated.data[37]
data[2][4] => mux_jnd:auto_generated.data[38]
data[2][5] => mux_jnd:auto_generated.data[39]
data[2][6] => mux_jnd:auto_generated.data[40]
data[2][7] => mux_jnd:auto_generated.data[41]
data[2][8] => mux_jnd:auto_generated.data[42]
data[2][9] => mux_jnd:auto_generated.data[43]
data[2][10] => mux_jnd:auto_generated.data[44]
data[2][11] => mux_jnd:auto_generated.data[45]
data[2][12] => mux_jnd:auto_generated.data[46]
data[2][13] => mux_jnd:auto_generated.data[47]
data[2][14] => mux_jnd:auto_generated.data[48]
data[2][15] => mux_jnd:auto_generated.data[49]
data[2][16] => mux_jnd:auto_generated.data[50]
data[3][0] => mux_jnd:auto_generated.data[51]
data[3][1] => mux_jnd:auto_generated.data[52]
data[3][2] => mux_jnd:auto_generated.data[53]
data[3][3] => mux_jnd:auto_generated.data[54]
data[3][4] => mux_jnd:auto_generated.data[55]
data[3][5] => mux_jnd:auto_generated.data[56]
data[3][6] => mux_jnd:auto_generated.data[57]
data[3][7] => mux_jnd:auto_generated.data[58]
data[3][8] => mux_jnd:auto_generated.data[59]
data[3][9] => mux_jnd:auto_generated.data[60]
data[3][10] => mux_jnd:auto_generated.data[61]
data[3][11] => mux_jnd:auto_generated.data[62]
data[3][12] => mux_jnd:auto_generated.data[63]
data[3][13] => mux_jnd:auto_generated.data[64]
data[3][14] => mux_jnd:auto_generated.data[65]
data[3][15] => mux_jnd:auto_generated.data[66]
data[3][16] => mux_jnd:auto_generated.data[67]
sel[0] => mux_jnd:auto_generated.sel[0]
sel[1] => mux_jnd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jnd:auto_generated.result[0]
result[1] <= mux_jnd:auto_generated.result[1]
result[2] <= mux_jnd:auto_generated.result[2]
result[3] <= mux_jnd:auto_generated.result[3]
result[4] <= mux_jnd:auto_generated.result[4]
result[5] <= mux_jnd:auto_generated.result[5]
result[6] <= mux_jnd:auto_generated.result[6]
result[7] <= mux_jnd:auto_generated.result[7]
result[8] <= mux_jnd:auto_generated.result[8]
result[9] <= mux_jnd:auto_generated.result[9]
result[10] <= mux_jnd:auto_generated.result[10]
result[11] <= mux_jnd:auto_generated.result[11]
result[12] <= mux_jnd:auto_generated.result[12]
result[13] <= mux_jnd:auto_generated.result[13]
result[14] <= mux_jnd:auto_generated.result[14]
result[15] <= mux_jnd:auto_generated.result[15]
result[16] <= mux_jnd:auto_generated.result[16]


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7|LPM_MUX:LPM_MUX_component|mux_jnd:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => alt_stratix_add_sub:stratix_adder.dataa[0]
dataa[1] => alt_stratix_add_sub:stratix_adder.dataa[1]
dataa[2] => alt_stratix_add_sub:stratix_adder.dataa[2]
dataa[3] => alt_stratix_add_sub:stratix_adder.dataa[3]
dataa[4] => alt_stratix_add_sub:stratix_adder.dataa[4]
dataa[5] => alt_stratix_add_sub:stratix_adder.dataa[5]
dataa[6] => alt_stratix_add_sub:stratix_adder.dataa[6]
dataa[7] => alt_stratix_add_sub:stratix_adder.dataa[7]
datab[0] => alt_stratix_add_sub:stratix_adder.datab[0]
datab[1] => alt_stratix_add_sub:stratix_adder.datab[1]
datab[2] => alt_stratix_add_sub:stratix_adder.datab[2]
datab[3] => alt_stratix_add_sub:stratix_adder.datab[3]
datab[4] => alt_stratix_add_sub:stratix_adder.datab[4]
datab[5] => alt_stratix_add_sub:stratix_adder.datab[5]
datab[6] => alt_stratix_add_sub:stratix_adder.datab[6]
datab[7] => alt_stratix_add_sub:stratix_adder.datab[7]
cin => ~NO_FANOUT~
add_sub => alt_stratix_add_sub:stratix_adder.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= alt_stratix_add_sub:stratix_adder.result[0]
result[1] <= alt_stratix_add_sub:stratix_adder.result[1]
result[2] <= alt_stratix_add_sub:stratix_adder.result[2]
result[3] <= alt_stratix_add_sub:stratix_adder.result[3]
result[4] <= alt_stratix_add_sub:stratix_adder.result[4]
result[5] <= alt_stratix_add_sub:stratix_adder.result[5]
result[6] <= alt_stratix_add_sub:stratix_adder.result[6]
result[7] <= alt_stratix_add_sub:stratix_adder.result[7]
cout <= <GND>
overflow <= <GND>


|Practical3|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2|lpm_add_sub:LPM_ADD_SUB_component|alt_stratix_add_sub:stratix_adder
dataa[0] => add_sub_cell[0].DATAB
dataa[1] => add_sub_cell[1].DATAB
dataa[2] => add_sub_cell[2].DATAB
dataa[3] => add_sub_cell[3].DATAB
dataa[4] => add_sub_cell[4].DATAB
dataa[5] => add_sub_cell[5].DATAB
dataa[6] => add_sub_cell[6].DATAB
dataa[7] => add_sub_cell[7].DATAB
datab[0] => add_sub_cell[0].DATAA
datab[1] => add_sub_cell[1].DATAA
datab[2] => add_sub_cell[2].DATAA
datab[3] => add_sub_cell[3].DATAA
datab[4] => add_sub_cell[4].DATAA
datab[5] => add_sub_cell[5].DATAA
datab[6] => add_sub_cell[6].DATAA
datab[7] => add_sub_cell[7].DATAA
cin => ~NO_FANOUT~
add_sub => add_sub_cell[7].IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cell[0].COMBOUT
result[1] <= add_sub_cell[1].COMBOUT
result[2] <= add_sub_cell[2].COMBOUT
result[3] <= add_sub_cell[3].COMBOUT
result[4] <= add_sub_cell[4].COMBOUT
result[5] <= add_sub_cell[5].COMBOUT
result[6] <= add_sub_cell[6].COMBOUT
result[7] <= add_sub_cell[7].COMBOUT
cout <= <GND>
overflow <= <GND>


|Practical3|decode4_16_e:inst2
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|Practical3|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component
data[0] => decode_cff:auto_generated.data[0]
data[1] => decode_cff:auto_generated.data[1]
data[2] => decode_cff:auto_generated.data[2]
data[3] => decode_cff:auto_generated.data[3]
enable => decode_cff:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cff:auto_generated.eq[0]
eq[1] <= decode_cff:auto_generated.eq[1]
eq[2] <= decode_cff:auto_generated.eq[2]
eq[3] <= decode_cff:auto_generated.eq[3]
eq[4] <= decode_cff:auto_generated.eq[4]
eq[5] <= decode_cff:auto_generated.eq[5]
eq[6] <= decode_cff:auto_generated.eq[6]
eq[7] <= decode_cff:auto_generated.eq[7]
eq[8] <= decode_cff:auto_generated.eq[8]
eq[9] <= decode_cff:auto_generated.eq[9]
eq[10] <= decode_cff:auto_generated.eq[10]
eq[11] <= decode_cff:auto_generated.eq[11]
eq[12] <= decode_cff:auto_generated.eq[12]
eq[13] <= decode_cff:auto_generated.eq[13]
eq[14] <= decode_cff:auto_generated.eq[14]
eq[15] <= decode_cff:auto_generated.eq[15]


|Practical3|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component|decode_cff:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Practical3|lpm_mux8:inst5
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data10 => LPM_MUX:LPM_MUX_component.DATA[10][0]
data11 => LPM_MUX:LPM_MUX_component.DATA[11][0]
data12 => LPM_MUX:LPM_MUX_component.DATA[12][0]
data13 => LPM_MUX:LPM_MUX_component.DATA[13][0]
data14 => LPM_MUX:LPM_MUX_component.DATA[14][0]
data15 => LPM_MUX:LPM_MUX_component.DATA[15][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
data7 => LPM_MUX:LPM_MUX_component.DATA[7][0]
data8 => LPM_MUX:LPM_MUX_component.DATA[8][0]
data9 => LPM_MUX:LPM_MUX_component.DATA[9][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Practical3|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u8e:auto_generated.data[0]
data[1][0] => mux_u8e:auto_generated.data[1]
data[2][0] => mux_u8e:auto_generated.data[2]
data[3][0] => mux_u8e:auto_generated.data[3]
data[4][0] => mux_u8e:auto_generated.data[4]
data[5][0] => mux_u8e:auto_generated.data[5]
data[6][0] => mux_u8e:auto_generated.data[6]
data[7][0] => mux_u8e:auto_generated.data[7]
data[8][0] => mux_u8e:auto_generated.data[8]
data[9][0] => mux_u8e:auto_generated.data[9]
data[10][0] => mux_u8e:auto_generated.data[10]
data[11][0] => mux_u8e:auto_generated.data[11]
data[12][0] => mux_u8e:auto_generated.data[12]
data[13][0] => mux_u8e:auto_generated.data[13]
data[14][0] => mux_u8e:auto_generated.data[14]
data[15][0] => mux_u8e:auto_generated.data[15]
sel[0] => mux_u8e:auto_generated.sel[0]
sel[1] => mux_u8e:auto_generated.sel[1]
sel[2] => mux_u8e:auto_generated.sel[2]
sel[3] => mux_u8e:auto_generated.sel[3]
clock => mux_u8e:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u8e:auto_generated.result[0]


|Practical3|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component|mux_u8e:auto_generated
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => dffe1a[0].DATAIN
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => dffe1a[1].DATAIN
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => dffe1a[2].DATAIN
sel[3] => dffe1a[3].DATAIN


|Practical3|lpm_compare0:inst18
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb
aneb <= lpm_compare:LPM_COMPARE_component.aneb


|Practical3|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_pag:auto_generated.dataa[0]
dataa[1] => cmpr_pag:auto_generated.dataa[1]
dataa[2] => cmpr_pag:auto_generated.dataa[2]
dataa[3] => cmpr_pag:auto_generated.dataa[3]
dataa[4] => cmpr_pag:auto_generated.dataa[4]
dataa[5] => cmpr_pag:auto_generated.dataa[5]
dataa[6] => cmpr_pag:auto_generated.dataa[6]
dataa[7] => cmpr_pag:auto_generated.dataa[7]
datab[0] => cmpr_pag:auto_generated.datab[0]
datab[1] => cmpr_pag:auto_generated.datab[1]
datab[2] => cmpr_pag:auto_generated.datab[2]
datab[3] => cmpr_pag:auto_generated.datab[3]
datab[4] => cmpr_pag:auto_generated.datab[4]
datab[5] => cmpr_pag:auto_generated.datab[5]
datab[6] => cmpr_pag:auto_generated.datab[6]
datab[7] => cmpr_pag:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_pag:auto_generated.aneb
ageb <= <GND>


|Practical3|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component|cmpr_pag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Practical3|lpm_mux1:inst19
clken => LPM_MUX:LPM_MUX_component.CLKEN
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data10x[4] => LPM_MUX:LPM_MUX_component.DATA[10][4]
data10x[5] => LPM_MUX:LPM_MUX_component.DATA[10][5]
data10x[6] => LPM_MUX:LPM_MUX_component.DATA[10][6]
data10x[7] => LPM_MUX:LPM_MUX_component.DATA[10][7]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data11x[4] => LPM_MUX:LPM_MUX_component.DATA[11][4]
data11x[5] => LPM_MUX:LPM_MUX_component.DATA[11][5]
data11x[6] => LPM_MUX:LPM_MUX_component.DATA[11][6]
data11x[7] => LPM_MUX:LPM_MUX_component.DATA[11][7]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data12x[4] => LPM_MUX:LPM_MUX_component.DATA[12][4]
data12x[5] => LPM_MUX:LPM_MUX_component.DATA[12][5]
data12x[6] => LPM_MUX:LPM_MUX_component.DATA[12][6]
data12x[7] => LPM_MUX:LPM_MUX_component.DATA[12][7]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data13x[4] => LPM_MUX:LPM_MUX_component.DATA[13][4]
data13x[5] => LPM_MUX:LPM_MUX_component.DATA[13][5]
data13x[6] => LPM_MUX:LPM_MUX_component.DATA[13][6]
data13x[7] => LPM_MUX:LPM_MUX_component.DATA[13][7]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data14x[4] => LPM_MUX:LPM_MUX_component.DATA[14][4]
data14x[5] => LPM_MUX:LPM_MUX_component.DATA[14][5]
data14x[6] => LPM_MUX:LPM_MUX_component.DATA[14][6]
data14x[7] => LPM_MUX:LPM_MUX_component.DATA[14][7]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data15x[4] => LPM_MUX:LPM_MUX_component.DATA[15][4]
data15x[5] => LPM_MUX:LPM_MUX_component.DATA[15][5]
data15x[6] => LPM_MUX:LPM_MUX_component.DATA[15][6]
data15x[7] => LPM_MUX:LPM_MUX_component.DATA[15][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data8x[4] => LPM_MUX:LPM_MUX_component.DATA[8][4]
data8x[5] => LPM_MUX:LPM_MUX_component.DATA[8][5]
data8x[6] => LPM_MUX:LPM_MUX_component.DATA[8][6]
data8x[7] => LPM_MUX:LPM_MUX_component.DATA[8][7]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
data9x[4] => LPM_MUX:LPM_MUX_component.DATA[9][4]
data9x[5] => LPM_MUX:LPM_MUX_component.DATA[9][5]
data9x[6] => LPM_MUX:LPM_MUX_component.DATA[9][6]
data9x[7] => LPM_MUX:LPM_MUX_component.DATA[9][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|Practical3|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_iqe:auto_generated.data[0]
data[0][1] => mux_iqe:auto_generated.data[1]
data[0][2] => mux_iqe:auto_generated.data[2]
data[0][3] => mux_iqe:auto_generated.data[3]
data[0][4] => mux_iqe:auto_generated.data[4]
data[0][5] => mux_iqe:auto_generated.data[5]
data[0][6] => mux_iqe:auto_generated.data[6]
data[0][7] => mux_iqe:auto_generated.data[7]
data[1][0] => mux_iqe:auto_generated.data[8]
data[1][1] => mux_iqe:auto_generated.data[9]
data[1][2] => mux_iqe:auto_generated.data[10]
data[1][3] => mux_iqe:auto_generated.data[11]
data[1][4] => mux_iqe:auto_generated.data[12]
data[1][5] => mux_iqe:auto_generated.data[13]
data[1][6] => mux_iqe:auto_generated.data[14]
data[1][7] => mux_iqe:auto_generated.data[15]
data[2][0] => mux_iqe:auto_generated.data[16]
data[2][1] => mux_iqe:auto_generated.data[17]
data[2][2] => mux_iqe:auto_generated.data[18]
data[2][3] => mux_iqe:auto_generated.data[19]
data[2][4] => mux_iqe:auto_generated.data[20]
data[2][5] => mux_iqe:auto_generated.data[21]
data[2][6] => mux_iqe:auto_generated.data[22]
data[2][7] => mux_iqe:auto_generated.data[23]
data[3][0] => mux_iqe:auto_generated.data[24]
data[3][1] => mux_iqe:auto_generated.data[25]
data[3][2] => mux_iqe:auto_generated.data[26]
data[3][3] => mux_iqe:auto_generated.data[27]
data[3][4] => mux_iqe:auto_generated.data[28]
data[3][5] => mux_iqe:auto_generated.data[29]
data[3][6] => mux_iqe:auto_generated.data[30]
data[3][7] => mux_iqe:auto_generated.data[31]
data[4][0] => mux_iqe:auto_generated.data[32]
data[4][1] => mux_iqe:auto_generated.data[33]
data[4][2] => mux_iqe:auto_generated.data[34]
data[4][3] => mux_iqe:auto_generated.data[35]
data[4][4] => mux_iqe:auto_generated.data[36]
data[4][5] => mux_iqe:auto_generated.data[37]
data[4][6] => mux_iqe:auto_generated.data[38]
data[4][7] => mux_iqe:auto_generated.data[39]
data[5][0] => mux_iqe:auto_generated.data[40]
data[5][1] => mux_iqe:auto_generated.data[41]
data[5][2] => mux_iqe:auto_generated.data[42]
data[5][3] => mux_iqe:auto_generated.data[43]
data[5][4] => mux_iqe:auto_generated.data[44]
data[5][5] => mux_iqe:auto_generated.data[45]
data[5][6] => mux_iqe:auto_generated.data[46]
data[5][7] => mux_iqe:auto_generated.data[47]
data[6][0] => mux_iqe:auto_generated.data[48]
data[6][1] => mux_iqe:auto_generated.data[49]
data[6][2] => mux_iqe:auto_generated.data[50]
data[6][3] => mux_iqe:auto_generated.data[51]
data[6][4] => mux_iqe:auto_generated.data[52]
data[6][5] => mux_iqe:auto_generated.data[53]
data[6][6] => mux_iqe:auto_generated.data[54]
data[6][7] => mux_iqe:auto_generated.data[55]
data[7][0] => mux_iqe:auto_generated.data[56]
data[7][1] => mux_iqe:auto_generated.data[57]
data[7][2] => mux_iqe:auto_generated.data[58]
data[7][3] => mux_iqe:auto_generated.data[59]
data[7][4] => mux_iqe:auto_generated.data[60]
data[7][5] => mux_iqe:auto_generated.data[61]
data[7][6] => mux_iqe:auto_generated.data[62]
data[7][7] => mux_iqe:auto_generated.data[63]
data[8][0] => mux_iqe:auto_generated.data[64]
data[8][1] => mux_iqe:auto_generated.data[65]
data[8][2] => mux_iqe:auto_generated.data[66]
data[8][3] => mux_iqe:auto_generated.data[67]
data[8][4] => mux_iqe:auto_generated.data[68]
data[8][5] => mux_iqe:auto_generated.data[69]
data[8][6] => mux_iqe:auto_generated.data[70]
data[8][7] => mux_iqe:auto_generated.data[71]
data[9][0] => mux_iqe:auto_generated.data[72]
data[9][1] => mux_iqe:auto_generated.data[73]
data[9][2] => mux_iqe:auto_generated.data[74]
data[9][3] => mux_iqe:auto_generated.data[75]
data[9][4] => mux_iqe:auto_generated.data[76]
data[9][5] => mux_iqe:auto_generated.data[77]
data[9][6] => mux_iqe:auto_generated.data[78]
data[9][7] => mux_iqe:auto_generated.data[79]
data[10][0] => mux_iqe:auto_generated.data[80]
data[10][1] => mux_iqe:auto_generated.data[81]
data[10][2] => mux_iqe:auto_generated.data[82]
data[10][3] => mux_iqe:auto_generated.data[83]
data[10][4] => mux_iqe:auto_generated.data[84]
data[10][5] => mux_iqe:auto_generated.data[85]
data[10][6] => mux_iqe:auto_generated.data[86]
data[10][7] => mux_iqe:auto_generated.data[87]
data[11][0] => mux_iqe:auto_generated.data[88]
data[11][1] => mux_iqe:auto_generated.data[89]
data[11][2] => mux_iqe:auto_generated.data[90]
data[11][3] => mux_iqe:auto_generated.data[91]
data[11][4] => mux_iqe:auto_generated.data[92]
data[11][5] => mux_iqe:auto_generated.data[93]
data[11][6] => mux_iqe:auto_generated.data[94]
data[11][7] => mux_iqe:auto_generated.data[95]
data[12][0] => mux_iqe:auto_generated.data[96]
data[12][1] => mux_iqe:auto_generated.data[97]
data[12][2] => mux_iqe:auto_generated.data[98]
data[12][3] => mux_iqe:auto_generated.data[99]
data[12][4] => mux_iqe:auto_generated.data[100]
data[12][5] => mux_iqe:auto_generated.data[101]
data[12][6] => mux_iqe:auto_generated.data[102]
data[12][7] => mux_iqe:auto_generated.data[103]
data[13][0] => mux_iqe:auto_generated.data[104]
data[13][1] => mux_iqe:auto_generated.data[105]
data[13][2] => mux_iqe:auto_generated.data[106]
data[13][3] => mux_iqe:auto_generated.data[107]
data[13][4] => mux_iqe:auto_generated.data[108]
data[13][5] => mux_iqe:auto_generated.data[109]
data[13][6] => mux_iqe:auto_generated.data[110]
data[13][7] => mux_iqe:auto_generated.data[111]
data[14][0] => mux_iqe:auto_generated.data[112]
data[14][1] => mux_iqe:auto_generated.data[113]
data[14][2] => mux_iqe:auto_generated.data[114]
data[14][3] => mux_iqe:auto_generated.data[115]
data[14][4] => mux_iqe:auto_generated.data[116]
data[14][5] => mux_iqe:auto_generated.data[117]
data[14][6] => mux_iqe:auto_generated.data[118]
data[14][7] => mux_iqe:auto_generated.data[119]
data[15][0] => mux_iqe:auto_generated.data[120]
data[15][1] => mux_iqe:auto_generated.data[121]
data[15][2] => mux_iqe:auto_generated.data[122]
data[15][3] => mux_iqe:auto_generated.data[123]
data[15][4] => mux_iqe:auto_generated.data[124]
data[15][5] => mux_iqe:auto_generated.data[125]
data[15][6] => mux_iqe:auto_generated.data[126]
data[15][7] => mux_iqe:auto_generated.data[127]
sel[0] => mux_iqe:auto_generated.sel[0]
sel[1] => mux_iqe:auto_generated.sel[1]
sel[2] => mux_iqe:auto_generated.sel[2]
sel[3] => mux_iqe:auto_generated.sel[3]
clock => mux_iqe:auto_generated.clock
aclr => ~NO_FANOUT~
clken => mux_iqe:auto_generated.clken
result[0] <= mux_iqe:auto_generated.result[0]
result[1] <= mux_iqe:auto_generated.result[1]
result[2] <= mux_iqe:auto_generated.result[2]
result[3] <= mux_iqe:auto_generated.result[3]
result[4] <= mux_iqe:auto_generated.result[4]
result[5] <= mux_iqe:auto_generated.result[5]
result[6] <= mux_iqe:auto_generated.result[6]
result[7] <= mux_iqe:auto_generated.result[7]


|Practical3|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component|mux_iqe:auto_generated
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clken => dffe2.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe3.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => dffe1a[0].DATAIN
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => dffe1a[1].DATAIN
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => dffe1a[2].DATAIN
sel[3] => dffe1a[3].DATAIN


|Practical3|AND8bit:inst
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst8.IN0
DATA_A[1] => inst7.IN0
DATA_A[2] => inst6.IN0
DATA_A[3] => inst5.IN0
DATA_A[4] => inst3.IN0
DATA_A[5] => inst4.IN0
DATA_A[6] => inst2.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst8.IN1
DATA_B[1] => inst7.IN1
DATA_B[2] => inst6.IN1
DATA_B[3] => inst5.IN1
DATA_B[4] => inst3.IN1
DATA_B[5] => inst4.IN1
DATA_B[6] => inst2.IN1
DATA_B[7] => inst.IN1


|Practical3|OR8bit:inst12
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DATA_B[0] => inst8.IN0
DATA_B[1] => inst7.IN0
DATA_B[2] => inst6.IN0
DATA_B[3] => inst5.IN0
DATA_B[4] => inst4.IN0
DATA_B[5] => inst3.IN0
DATA_B[6] => inst2.IN0
DATA_B[7] => inst1.IN0
DATA_A[0] => inst8.IN1
DATA_A[1] => inst7.IN1
DATA_A[2] => inst6.IN1
DATA_A[3] => inst5.IN1
DATA_A[4] => inst4.IN1
DATA_A[5] => inst3.IN1
DATA_A[6] => inst2.IN1
DATA_A[7] => inst1.IN1


|Practical3|XOR8bit:inst13
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


|Practical3|SCAdder-8bit:inst3
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Practical3|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_sld:auto_generated.data[0]
data[0][1] => mux_sld:auto_generated.data[1]
data[0][2] => mux_sld:auto_generated.data[2]
data[0][3] => mux_sld:auto_generated.data[3]
data[1][0] => mux_sld:auto_generated.data[4]
data[1][1] => mux_sld:auto_generated.data[5]
data[1][2] => mux_sld:auto_generated.data[6]
data[1][3] => mux_sld:auto_generated.data[7]
sel[0] => mux_sld:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_sld:auto_generated.result[0]
result[1] <= mux_sld:auto_generated.result[1]
result[2] <= mux_sld:auto_generated.result[2]
result[3] <= mux_sld:auto_generated.result[3]


|Practical3|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_sld:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10
S[0] <= SCAdder-8bit:inst.S[0]
S[1] <= SCAdder-8bit:inst.S[1]
S[2] <= SCAdder-8bit:inst.S[2]
S[3] <= SCAdder-8bit:inst.S[3]
S[4] <= SCAdder-8bit:inst.S[4]
S[5] <= SCAdder-8bit:inst.S[5]
S[6] <= SCAdder-8bit:inst.S[6]
S[7] <= SCAdder-8bit:inst.S[7]
DATA_A[0] => SCAdder-8bit:inst.DATA_A[0]
DATA_A[1] => SCAdder-8bit:inst.DATA_A[1]
DATA_A[2] => SCAdder-8bit:inst.DATA_A[2]
DATA_A[3] => SCAdder-8bit:inst.DATA_A[3]
DATA_A[4] => SCAdder-8bit:inst.DATA_A[4]
DATA_A[5] => SCAdder-8bit:inst.DATA_A[5]
DATA_A[6] => SCAdder-8bit:inst.DATA_A[6]
DATA_A[7] => SCAdder-8bit:inst.DATA_A[7]
DATA_B[0] => XOR8bit:inst2.DATA_B[0]
DATA_B[1] => XOR8bit:inst2.DATA_B[1]
DATA_B[2] => XOR8bit:inst2.DATA_B[2]
DATA_B[3] => XOR8bit:inst2.DATA_B[3]
DATA_B[4] => XOR8bit:inst2.DATA_B[4]
DATA_B[5] => XOR8bit:inst2.DATA_B[5]
DATA_B[6] => XOR8bit:inst2.DATA_B[6]
DATA_B[7] => XOR8bit:inst2.DATA_B[7]


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_sld:auto_generated.data[0]
data[0][1] => mux_sld:auto_generated.data[1]
data[0][2] => mux_sld:auto_generated.data[2]
data[0][3] => mux_sld:auto_generated.data[3]
data[1][0] => mux_sld:auto_generated.data[4]
data[1][1] => mux_sld:auto_generated.data[5]
data[1][2] => mux_sld:auto_generated.data[6]
data[1][3] => mux_sld:auto_generated.data[7]
sel[0] => mux_sld:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_sld:auto_generated.result[0]
result[1] <= mux_sld:auto_generated.result[1]
result[2] <= mux_sld:auto_generated.result[2]
result[3] <= mux_sld:auto_generated.result[3]


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_sld:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Practical3|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|Practical3|SUB_8bit:inst10|XOR8bit:inst2
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


