# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Library Manager: Library "fulladder" attached.
# Library Manager: Library "halfadder" attached.
# Library Manager: Library "gatelib" attached.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'adder16.adder16' instantiated in architecture 'TB_ARCHITECTURE:adder16_tb' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Library 'gatelib' containing architecture 'behavioral(xorgate)' instantiated in the architecture 'structural(halfadder)' has been remapped.
# ELBREAD: Warning: Library 'gatelib' containing architecture 'behavioral(andgate)' instantiated in the architecture 'structural(halfadder)' has been remapped.
# ELBREAD: Warning: Library 'halfadder' containing architecture 'structural(halfadder)' instantiated in the architecture 'structural(fulladder)' has been remapped.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+adder16_tb adder16_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Library 'gatelib' containing architecture 'behavioral(xorgate)' instantiated in the architecture 'structural(halfadder)' has been remapped.
# ELBREAD: Warning: Library 'gatelib' containing architecture 'behavioral(andgate)' instantiated in the architecture 'structural(halfadder)' has been remapped.
# ELBREAD: Warning: Library 'halfadder' containing architecture 'structural(halfadder)' instantiated in the architecture 'structural(fulladder)' has been remapped.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6209 kB (elbread=257 elab2=5812 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Seth\Desktop\aldec-fall2025\alu-project\adder_16\adder16\src\wave.asdb
#  9:34 PM, Tuesday, October 21, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
