{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 15:42:27 2024 " "Info: Processing started: Thu Nov 28 15:42:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off RegisterRam8 -c RegisterRam8 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RegisterRam8 -c RegisterRam8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/RegisterRam8/RegisterRam8.vwf " "Info: Using vector source file \"C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/RegisterRam8/RegisterRam8.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "RegisterRam8.vwf RegisterRam8.sim_ori.vwf " "Info: A backup of RegisterRam8.vwf called RegisterRam8.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"altsyncram:RAM_rtl_0\|altsyncram_4mg1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     40.00 % " "Info: Simulation coverage is      40.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "2350 " "Info: Number of transitions in simulation is 2350" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "RegisterRam8.vwf " "Info: Vector file RegisterRam8.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 16 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 15:42:27 2024 " "Info: Processing ended: Thu Nov 28 15:42:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
