

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Wed Jan 29 16:00:50 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F877 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0094                     SSPSTAT         equ	148	;# 
   102     0098                     TXSTA           equ	152	;# 
   103     0099                     SPBRG           equ	153	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009E                     ADRESL          equ	158	;# 
   163     009F                     ADCON1          equ	159	;# 
   164     010C                     EEDATA          equ	268	;# 
   165     010D                     EEADR           equ	269	;# 
   166     010E                     EEDATH          equ	270	;# 
   167     010F                     EEADRH          equ	271	;# 
   168     018C                     EECON1          equ	396	;# 
   169     018D                     EECON2          equ	397	;# 
   170     0007                     _PORTCbits      set	7
   171     000B                     _INTCONbits     set	11
   172     0001                     _TMR0           set	1
   173     0087                     _TRISCbits      set	135
   174     0081                     _OPTION_REG     set	129
   175                           
   176                           	psect	cinit
   177     07FC                     start_initialization:	
   178                           ; #config settings
   179                           
   180     07FC                     __initialization:
   181     07FC                     end_of_initialization:	
   182                           ;End of C runtime variable initialization code
   183                           
   184     07FC                     __end_of__initialization:
   185     07FC  0183               	clrf	3
   186     07FD  120A  118A  2FD9   	ljmp	_main	;jump to C main() function
   187                           
   188                           	psect	cstackCOMMON
   189     0070                     __pcstackCOMMON:
   190     0070                     ?_inicializar_Timer0:
   191     0070                     ?_atraso_Timer0:	
   192                           ; 1 bytes @ 0x0
   193                           
   194     0070                     ?_main:	
   195                           ; 1 bytes @ 0x0
   196                           
   197     0070                     atraso_Timer0@contador:	
   198                           ; 1 bytes @ 0x0
   199                           
   200     0070                     ??_inicializar_Timer0:	
   201                           ; 1 bytes @ 0x0
   202                           
   203     0070                     ??_atraso_Timer0:	
   204                           ; 1 bytes @ 0x0
   205                           
   206                           
   207                           ; 1 bytes @ 0x0
   208     0070                     	ds	1
   209     0071                     ??_main:
   210                           
   211                           	psect	maintext
   212     07D9                     __pmaintext:	
   213                           ; 1 bytes @ 0x1
   214 ;;
   215 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   216 ;;
   217 ;; *************** function _main *****************
   218 ;; Defined at:
   219 ;;		line 31 in file "atividade9a.c"
   220 ;; Parameters:    Size  Location     Type
   221 ;;		None
   222 ;; Auto vars:     Size  Location     Type
   223 ;;		None
   224 ;; Return value:  Size  Location     Type
   225 ;;                  1    wreg      void 
   226 ;; Registers used:
   227 ;;		wreg, status,2, status,0, pclath, cstack
   228 ;; Tracked objects:
   229 ;;		On entry : B00/0
   230 ;;		On exit  : 0/0
   231 ;;		Unchanged: 0/0
   232 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   233 ;;      Params:         0       0       0       0       0
   234 ;;      Locals:         0       0       0       0       0
   235 ;;      Temps:          0       0       0       0       0
   236 ;;      Totals:         0       0       0       0       0
   237 ;;Total ram usage:        0 bytes
   238 ;; Hardware stack levels required when called: 1
   239 ;; This function calls:
   240 ;;		_atraso_Timer0
   241 ;;		_inicializar_Timer0
   242 ;; This function is called by:
   243 ;;		Startup code after reset
   244 ;; This function uses a non-reentrant model
   245 ;;
   246                           
   247     07D9                     _main:	
   248                           ;psect for function _main
   249                           
   250     07D9                     l582:	
   251                           ;incstack = 0
   252                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   253                           
   254                           
   255                           ;atividade9a.c: 32: }
   256     07D9  1683               	bsf	3,5	;RP0=1, select bank1
   257     07DA  1303               	bcf	3,6	;RP1=0, select bank1
   258     07DB  1107               	bcf	7,2	;volatile
   259     07DC  1283               	bcf	3,5	;RP0=0, select bank0
   260     07DD  1303               	bcf	3,6	;RP1=0, select bank0
   261     07DE  1107               	bcf	7,2	;volatile
   262     07DF                     l584:
   263     07DF  120A  118A  27BB  120A  118A  	fcall	_inicializar_Timer0
   264     07E4                     l586:
   265     07E4  1003               	clrc
   266     07E5  1283               	bcf	3,5	;RP0=0, select bank0
   267     07E6  1303               	bcf	3,6	;RP1=0, select bank0
   268     07E7  1D07               	btfss	7,2	;volatile
   269     07E8  1403               	setc
   270     07E9  1803               	btfsc	3,0
   271     07EA  2FEC               	goto	u31
   272     07EB  2FF0               	goto	u30
   273     07EC                     u31:
   274     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   275     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   276     07EE  1507               	bsf	7,2	;volatile
   277     07EF  2FF3               	goto	u44
   278     07F0                     u30:
   279     07F0  1283               	bcf	3,5	;RP0=0, select bank0
   280     07F1  1303               	bcf	3,6	;RP1=0, select bank0
   281     07F2  1107               	bcf	7,2	;volatile
   282     07F3                     u44:
   283     07F3                     l588:
   284     07F3  120A  118A  27C5  120A  118A  	fcall	_atraso_Timer0
   285     07F8  2FE4               	goto	l586
   286     07F9  120A  118A  2800   	ljmp	start
   287     07FC                     __end_of_main:
   288                           
   289                           	psect	text1
   290     07BB                     __ptext1:	
   291 ;; *************** function _inicializar_Timer0 *****************
   292 ;; Defined at:
   293 ;;		line 14 in file "atividade9a.c"
   294 ;; Parameters:    Size  Location     Type
   295 ;;		None
   296 ;; Auto vars:     Size  Location     Type
   297 ;;		None
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      void 
   300 ;; Registers used:
   301 ;;		None
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   307 ;;      Params:         0       0       0       0       0
   308 ;;      Locals:         0       0       0       0       0
   309 ;;      Temps:          0       0       0       0       0
   310 ;;      Totals:         0       0       0       0       0
   311 ;;Total ram usage:        0 bytes
   312 ;; Hardware stack levels used: 1
   313 ;; This function calls:
   314 ;;		Nothing
   315 ;; This function is called by:
   316 ;;		_main
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320     07BB                     _inicializar_Timer0:	
   321                           ;psect for function _inicializar_Timer0
   322                           
   323     07BB                     l574:	
   324                           ;incstack = 0
   325                           ; Regs used in _inicializar_Timer0: []
   326                           
   327                           
   328                           ;atividade9a.c: 15:         while (!INTCONbits.TMR0IF);
   329     07BB  3006               	movlw	6
   330     07BC  1283               	bcf	3,5	;RP0=0, select bank0
   331     07BD  1303               	bcf	3,6	;RP1=0, select bank0
   332     07BE  0081               	movwf	1	;volatile
   333                           
   334                           ;atividade9a.c: 16:         INTCONbits.TMR0IF = 0;
   335     07BF  3007               	movlw	7
   336     07C0  1683               	bsf	3,5	;RP0=1, select bank1
   337     07C1  1303               	bcf	3,6	;RP1=0, select bank1
   338     07C2  0081               	movwf	1	;volatile
   339                           
   340                           ;atividade9a.c: 17:         TMR0 = 6;
   341     07C3  110B               	bcf	11,2	;volatile
   342     07C4                     l13:
   343     07C4  0008               	return
   344     07C5                     __end_of_inicializar_Timer0:
   345                           
   346                           	psect	text2
   347     07C5                     __ptext2:	
   348 ;; *************** function _atraso_Timer0 *****************
   349 ;; Defined at:
   350 ;;		line 21 in file "atividade9a.c"
   351 ;; Parameters:    Size  Location     Type
   352 ;;		None
   353 ;; Auto vars:     Size  Location     Type
   354 ;;  contador        1    0[COMMON] unsigned char 
   355 ;; Return value:  Size  Location     Type
   356 ;;                  1    wreg      void 
   357 ;; Registers used:
   358 ;;		wreg, status,2, status,0
   359 ;; Tracked objects:
   360 ;;		On entry : 0/0
   361 ;;		On exit  : 0/0
   362 ;;		Unchanged: 0/0
   363 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   364 ;;      Params:         0       0       0       0       0
   365 ;;      Locals:         1       0       0       0       0
   366 ;;      Temps:          0       0       0       0       0
   367 ;;      Totals:         1       0       0       0       0
   368 ;;Total ram usage:        1 bytes
   369 ;; Hardware stack levels used: 1
   370 ;; This function calls:
   371 ;;		Nothing
   372 ;; This function is called by:
   373 ;;		_main
   374 ;; This function uses a non-reentrant model
   375 ;;
   376                           
   377     07C5                     _atraso_Timer0:	
   378                           ;psect for function _atraso_Timer0
   379                           
   380     07C5                     l576:	
   381                           ;incstack = 0
   382                           ; Regs used in _atraso_Timer0: [wreg+status,2+status,0]
   383                           
   384                           
   385                           ;atividade9a.c: 22: void main() {
   386     07C5  01F0               	clrf	atraso_Timer0@contador
   387                           
   388                           ;atividade9a.c: 23:     TRISCbits.TRISC2 = 0;
   389     07C6  2FD2               	goto	l580
   390     07C7                     l18:
   391     07C7  1D0B               	btfss	11,2	;volatile
   392     07C8  2FCA               	goto	u11
   393     07C9  2FCB               	goto	u10
   394     07CA                     u11:
   395     07CA  2FC7               	goto	l18
   396     07CB                     u10:
   397     07CB                     l20:
   398                           
   399                           ;atividade9a.c: 25: 
   400     07CB  110B               	bcf	11,2	;volatile
   401                           
   402                           ;atividade9a.c: 26:     inicializar_Timer0();
   403     07CC  3006               	movlw	6
   404     07CD  1283               	bcf	3,5	;RP0=0, select bank0
   405     07CE  1303               	bcf	3,6	;RP1=0, select bank0
   406     07CF  0081               	movwf	1	;volatile
   407     07D0                     l578:
   408                           
   409                           ;atividade9a.c: 27: 
   410     07D0  3001               	movlw	1
   411     07D1  07F0               	addwf	atraso_Timer0@contador,f
   412     07D2                     l580:
   413                           
   414                           ;atividade9a.c: 23:     TRISCbits.TRISC2 = 0;
   415     07D2  303D               	movlw	61
   416     07D3  0270               	subwf	atraso_Timer0@contador,w
   417     07D4  1C03               	skipc
   418     07D5  2FD7               	goto	u21
   419     07D6  2FD8               	goto	u20
   420     07D7                     u21:
   421     07D7  2FC7               	goto	l18
   422     07D8                     u20:
   423     07D8                     l22:
   424     07D8  0008               	return
   425     07D9                     __end_of_atraso_Timer0:
   426     0002                     ___latbits      equ	2
   427     007E                     btemp           set	126	;btemp
   428     007E                     wtemp0          set	126
   429                           
   430                           	psect	config
   431                           
   432                           ;Config register CONFIG @ 0x2007
   433                           ;	Oscillator Selection bits
   434                           ;	FOSC = HS, HS oscillator
   435                           ;	Watchdog Timer Enable bit
   436                           ;	WDTE = OFF, WDT disabled
   437                           ;	Power-up Timer Enable bit
   438                           ;	PWRTE = OFF, PWRT disabled
   439                           ;	FLASH Program Memory Code Protection bits
   440                           ;	CP = OFF, Code protection off
   441                           ;	Brown-out Reset Enable bit
   442                           ;	BOREN = 0x1, unprogrammed default
   443                           ;	Low Voltage In-Circuit Serial Programming Enable bit
   444                           ;	LVP = 0x1, unprogrammed default
   445                           ;	Data EE Memory Code Protection
   446                           ;	CPD = 0x1, unprogrammed default
   447                           ;	FLASH Program Memory Write Enable
   448                           ;	WRT = 0x1, unprogrammed default
   449                           ;	In-Circuit Debugger Mode bit
   450                           ;	DEBUG = 0x1, unprogrammed default
   451     2007                     	org	8199
   452     2007  3FFA               	dw	16378

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      1       1
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_atraso_Timer0

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      15
                      _atraso_Timer0
                 _inicializar_Timer0
 ---------------------------------------------------------------------------------
 (1) _inicializar_Timer0                                   0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _atraso_Timer0                                        1     1      0      15
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _atraso_Timer0
   _inicializar_Timer0

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      1       1      7.1%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Wed Jan 29 16:00:50 2025

                        l20 07CB                          l13 07C4                          l22 07D8  
                        l18 07C7                          u10 07CB                          u11 07CA  
                        u20 07D8                          u21 07D7                          u30 07F0  
                        u31 07EC                          u44 07F3                         l580 07D2  
                       l574 07BB                         l582 07D9                         l576 07C5  
                       l584 07DF                         l578 07D0                         l586 07E4  
                       l588 07F3               _atraso_Timer0 07C5                        _TMR0 0001  
                      _main 07D9                        btemp 007E                        start 0000  
                     ?_main 0070              ?_atraso_Timer0 0070                       status 0003  
                     wtemp0 007E             __initialization 07FC                __end_of_main 07FC  
        _inicializar_Timer0 07BB                      ??_main 0071         ?_inicializar_Timer0 0070  
      ??_inicializar_Timer0 0070             ??_atraso_Timer0 0070     __end_of__initialization 07FC  
            __pcstackCOMMON 0070                  __pmaintext 07D9                     __ptext1 07BB  
                   __ptext2 07C5        end_of_initialization 07FC                   _PORTCbits 0007  
                 _TRISCbits 0087       __end_of_atraso_Timer0 07D9         start_initialization 07FC  
     atraso_Timer0@contador 0070                   ___latbits 0002  __end_of_inicializar_Timer0 07C5  
                _INTCONbits 000B                  _OPTION_REG 0081  
