{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697857889565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697857889581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 12:11:29 2023 " "Processing started: Sat Oct 21 12:11:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697857889581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857889581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cntr8 -c cntr8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857889581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697857893206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697857893206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/fa_v2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857912998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857912998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register3_r " "Found entity 1: _register3_r" {  } { { "_register3_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/_register3_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "os_logic.v(29) " "Verilog HDL warning at os_logic.v(29): extended using \"x\" or \"z\"" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697857913175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "os_logic.v(21) " "Verilog HDL information at os_logic.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697857913176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 os_logic " "Found entity 1: os_logic" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ns_logic.v(20) " "Verilog HDL information at ns_logic.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/ns_logic.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697857913201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/ns_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr8.v 1 1 " "Found 1 design units, including 1 entities, in source file cntr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntr8 " "Found entity 1: cntr8" {  } { { "cntr8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cntr8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cntr8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cntr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cntr8 " "Found entity 1: tb_cntr8" {  } { { "tb_cntr8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/tb_cntr8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ns_logic " "Found entity 1: tb_ns_logic" {  } { { "tb_ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/tb_ns_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla8 " "Found entity 1: tb_cla8" {  } { { "tb_cla8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/tb_cla8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_os_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_os_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_os_logic " "Found entity 1: tb_os_logic" {  } { { "tb_os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/tb_os_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697857913285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857913285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "os_logic " "Elaborating entity \"os_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697857913391 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_in os_logic.v(24) " "Verilog HDL Always Construct warning at os_logic.v(24): variable \"d_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697857913421 "|cntr8|os_logic:u2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(25) " "Verilog HDL Always Construct warning at os_logic.v(25): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697857913421 "|cntr8|os_logic:u2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_inc os_logic.v(26) " "Verilog HDL Always Construct warning at os_logic.v(26): variable \"d_inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697857913422 "|cntr8|os_logic:u2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(27) " "Verilog HDL Always Construct warning at os_logic.v(27): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697857913422 "|cntr8|os_logic:u2_os_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_dec os_logic.v(28) " "Verilog HDL Always Construct warning at os_logic.v(28): variable \"d_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697857913422 "|cntr8|os_logic:u2_os_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 cla8:u0 " "Elaborating entity \"cla8\" for hierarchy \"cla8:u0\"" {  } { { "os_logic.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla8:u0\|cla4:u0 " "Elaborating entity \"cla4\" for hierarchy \"cla8:u0\|cla4:u0\"" {  } { { "cla8.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cla4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1 " "Elaborating entity \"_xor2\" for hierarchy \"cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\"" {  } { { "fa_v2.v" "x1" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/fa_v2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1 " "Elaborating entity \"_inv\" for hierarchy \"cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1\"" {  } { { "gates.v" "_inv1" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1 " "Elaborating entity \"_and2\" for hierarchy \"cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1\"" {  } { { "gates.v" "_and1" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or " "Elaborating entity \"_or2\" for hierarchy \"cla8:u0\|cla4:u0\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or\"" {  } { { "gates.v" "_or" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla8:u0\|cla4:u0\|clb4:U4_clb " "Elaborating entity \"clb4\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\"" {  } { { "cla4.v" "U4_clb" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/cla4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla8:u0\|cla4:u0\|clb4:U4_clb\|_and3:c2_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_and3:c2_and3\"" {  } { { "clb4.v" "c2_and3" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla8:u0\|cla4:u0\|clb4:U4_clb\|_or3:c2_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_or3:c2_or3\"" {  } { { "clb4.v" "c2_or3" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla8:u0\|cla4:u0\|clb4:U4_clb\|_and4:c3_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_and4:c3_and4\"" {  } { { "clb4.v" "c3_and4" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla8:u0\|cla4:u0\|clb4:U4_clb\|_or4:c3_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_or4:c3_or4\"" {  } { { "clb4.v" "c3_or4" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla8:u0\|cla4:u0\|clb4:U4_clb\|_and5:co_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_and5:co_and5\"" {  } { { "clb4.v" "co_and5" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla8:u0\|cla4:u0\|clb4:U4_clb\|_or5:co_or5 " "Elaborating entity \"_or5\" for hierarchy \"cla8:u0\|cla4:u0\|clb4:U4_clb\|_or5:co_or5\"" {  } { { "clb4.v" "co_or5" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857913753 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697857915208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697857915433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Assignment7-1/output_files/cntr8.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Assignment7-1/output_files/cntr8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857915942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697857916331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697857916331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697857916616 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697857916616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697857916616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697857916616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697857916658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 12:11:56 2023 " "Processing ended: Sat Oct 21 12:11:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697857916658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697857916658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697857916658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697857916658 ""}
