<stg><name>Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %store_ln37 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln37 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %i_27 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %add_ln37 = add i12 %i_27, i12 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %icmp_ln37 = icmp_eq  i12 %i_27, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln37 = br i1 %icmp_ln37, void %for.inc.split, void %for.inc17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln37 = store i12 %add_ln37, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:0 %zext_ln37 = zext i12 %i_27

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32">
<![CDATA[
for.inc.split:3 %muxLogicFIFOCE_to_z3_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_z3_strm_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:4 %z3_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z3_strm

]]></Node>
<StgValue><ssdm name="z3_strm_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:5 %bitcast_ln39 = bitcast i32 %z3_strm_read

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %local_vec_addr = getelementptr i32 %local_vec, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="local_vec_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:7 %muxLogicRAMData_to_store_ln39 = muxlogic i32 %bitcast_ln39

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln39"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="12">
<![CDATA[
for.inc.split:8 %muxLogicRAMAddr_to_store_ln39 = muxlogic i12 %local_vec_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln39"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.split:9 %store_ln39 = store i32 %bitcast_ln39, i12 %local_vec_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln37 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="z3_strm" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z3_strm"/></StgValue>
</port>
<port id="37" name="local_vec" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="z3_strm" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="44" from="empty_69" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="49" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="53" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="54" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="59" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="60" from="empty_107" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln37" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="i" to="store_ln37" fromId="5" toId="7">
</dataflow>
<dataflow id="68" from="i" to="i_27" fromId="5" toId="9">
</dataflow>
<dataflow id="69" from="i_27" to="add_ln37" fromId="9" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln37" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="i_27" to="icmp_ln37" fromId="9" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln37" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="speclooptripcount_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_77" to="speclooptripcount_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_77" to="speclooptripcount_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="81" from="icmp_ln37" to="br_ln37" fromId="11" toId="13">
</dataflow>
<dataflow id="82" from="add_ln37" to="store_ln37" fromId="10" toId="14">
</dataflow>
<dataflow id="83" from="i" to="store_ln37" fromId="5" toId="14">
</dataflow>
<dataflow id="84" from="i_27" to="zext_ln37" fromId="9" toId="15">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln38" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_38" to="specpipeline_ln38" fromId="38" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_45" to="specpipeline_ln38" fromId="45" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_45" to="specpipeline_ln38" fromId="45" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_45" to="specpipeline_ln38" fromId="45" toId="16">
</dataflow>
<dataflow id="91" from="empty_107" to="specpipeline_ln38" fromId="48" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="92" toId="17">
</dataflow>
<dataflow id="95" from="empty_85" to="specloopname_ln37" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="z3_strm_read" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="z3_strm" to="z3_strm_read" fromId="36" toId="19">
</dataflow>
<dataflow id="99" from="z3_strm_read" to="bitcast_ln39" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="local_vec" to="local_vec_addr" fromId="37" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="local_vec_addr" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="zext_ln37" to="local_vec_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="104" from="bitcast_ln39" to="muxLogicRAMData_to_store_ln39" fromId="20" toId="22">
</dataflow>
<dataflow id="105" from="local_vec_addr" to="muxLogicRAMAddr_to_store_ln39" fromId="21" toId="23">
</dataflow>
<dataflow id="106" from="bitcast_ln39" to="store_ln39" fromId="20" toId="24">
</dataflow>
<dataflow id="107" from="local_vec_addr" to="store_ln39" fromId="21" toId="24">
</dataflow>
<dataflow id="108" from="icmp_ln37" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
