#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 11:08:11 2019
# Process ID: 14120
# Current directory: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1
# Command line: vivado.exe -log fpga_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_design_wrapper.tcl
# Log file: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/fpga_design_wrapper.vds
# Journal file: C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 329.660 ; gain = 30.336
Command: synth_design -top fpga_design_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 443.449 ; gain = 100.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_design_wrapper' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/hdl/fpga_design_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'fpga_design' declared at 'C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:14' bound to instance 'fpga_design_i' of component 'fpga_design' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/hdl/fpga_design_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'fpga_design' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:35]
INFO: [Synth 8-3491] module 'fpga_design_central_interface_0_0' declared at 'C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_central_interface_0_0_stub.vhdl:5' bound to instance 'central_interface_0' of component 'fpga_design_central_interface_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:105]
INFO: [Synth 8-638] synthesizing module 'fpga_design_central_interface_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_central_interface_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'fpga_design_uart_rx_0_0' declared at 'C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_uart_rx_0_0_stub.vhdl:5' bound to instance 'uart_rx_0' of component 'fpga_design_uart_rx_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:119]
INFO: [Synth 8-638] synthesizing module 'fpga_design_uart_rx_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_uart_rx_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'fpga_design_uart_tx_0_0' declared at 'C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_uart_tx_0_0_stub.vhdl:5' bound to instance 'uart_tx_0' of component 'fpga_design_uart_tx_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fpga_design_uart_tx_0_0' [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/.Xil/Vivado-14120-BEAST/realtime/fpga_design_uart_tx_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'fpga_design' (1#1) [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/synth/fpga_design.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'fpga_design_wrapper' (2#1) [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/hdl/fpga_design_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 498.355 ; gain = 155.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 498.355 ; gain = 155.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 498.355 ; gain = 155.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0_in_context.xdc] for cell 'fpga_design_i/central_interface_0'
Finished Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0_in_context.xdc] for cell 'fpga_design_i/central_interface_0'
Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0_in_context.xdc] for cell 'fpga_design_i/uart_tx_0'
Finished Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0_in_context.xdc] for cell 'fpga_design_i/uart_tx_0'
Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_uart_rx_0_0/fpga_design_uart_rx_0_0/fpga_design_uart_rx_0_0_in_context.xdc] for cell 'fpga_design_i/uart_rx_0'
Finished Parsing XDC File [c:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.srcs/sources_1/bd/fpga_design/ip/fpga_design_uart_rx_0_0/fpga_design_uart_rx_0_0/fpga_design_uart_rx_0_0_in_context.xdc] for cell 'fpga_design_i/uart_rx_0'
Parsing XDC File [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 743.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 743.965 ; gain = 401.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 743.965 ; gain = 401.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fpga_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fpga_design_i/central_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fpga_design_i/uart_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fpga_design_i/uart_rx_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 743.965 ; gain = 401.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 743.965 ; gain = 401.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 743.965 ; gain = 401.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.629 ; gain = 455.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.629 ; gain = 455.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.629 ; gain = 455.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |fpga_design_central_interface_0_0 |         1|
|2     |fpga_design_uart_rx_0_0           |         1|
|3     |fpga_design_uart_tx_0_0           |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |fpga_design_central_interface_0_0_bbox_0 |     1|
|2     |fpga_design_uart_rx_0_0_bbox_1           |     1|
|3     |fpga_design_uart_tx_0_0_bbox_2           |     1|
|4     |IBUF                                     |    46|
|5     |OBUF                                     |    16|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    97|
|2     |  fpga_design_i |fpga_design |    35|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 799.016 ; gain = 210.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 799.016 ; gain = 456.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 817.152 ; gain = 487.492
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.runs/synth_1/fpga_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_design_wrapper_utilization_synth.rpt -pb fpga_design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 817.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 11:08:59 2019...
