# clk
my first verilog project --Verilog
## Project 
the clk meun is the wrong one with the clk_2 right </br>
But I don't know why clk meun is wrong
