#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec  5 12:23:55 2016
# Process ID: 27174
# Log file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
import_files -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/18545/18545/integration/system_clock.sv
update_compile_order -fileset sources_1
remove_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/integration/system_clock.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 12:40:36 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
remove_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_top.sv
update_compile_order -fileset sources_1
import_files -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 12:44:38 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 12:47:07 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 12:50:42 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 12:52:13 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Dec  5 13:02:01 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  5 13:02:01 2016...
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 13:09:09 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 13:13:31 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 13:17:00 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/audio_testbench.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/audio_testbench.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.srcs/sources_1/imports/hdl/i3c2.vhd:1]
[Mon Dec  5 13:18:25 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.runs/synth_1/runme.log
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
import_files -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/audio_helper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:10]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 13:37:51 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 13:38:23 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Dec  5 13:39:19 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 13:40:22 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 13:42:53 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 13:42:53 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 13:47:41 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 13:47:41 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6702.648 ; gain = 488.523 ; free physical = 6425 ; free virtual = 20121
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6705.648 ; gain = 3.000 ; free physical = 6422 ; free virtual = 20118
Restored from archive | CPU: 0.160000 secs | Memory: 3.289948 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6705.648 ; gain = 3.000 ; free physical = 6422 ; free virtual = 20118
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 6845.426 ; gain = 866.410 ; free physical = 6308 ; free virtual = 19993
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6865.637 ; gain = 0.871 ; free physical = 6219 ; free virtual = 19929
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6865.641 ; gain = 0.000 ; free physical = 6179 ; free virtual = 19901
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 14:21:38 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Dec  5 14:22:37 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6872.641 ; gain = 0.000 ; free physical = 5942 ; free virtual = 19709
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-27174-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6872.641 ; gain = 0.000 ; free physical = 5945 ; free virtual = 19712
Restored from archive | CPU: 0.170000 secs | Memory: 3.281075 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6872.641 ; gain = 0.000 ; free physical = 5945 ; free virtual = 19712
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6911.391 ; gain = 43.750 ; free physical = 5932 ; free virtual = 19689
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 14:24:03 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6911.391 ; gain = 0.000 ; free physical = 5918 ; free virtual = 19683
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:04:59 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:04:59 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:06:08 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:06:08 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5919 ; free virtual = 19688
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:10:33 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:10:33 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:12:29 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5913 ; free virtual = 19682
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5910 ; free virtual = 19680
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:19:04 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:19:04 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:22:53 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:22:53 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:23:33 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:23:33 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5889 ; free virtual = 19661
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:29:15 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:29:15 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5880 ; free virtual = 19652
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:32:50 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:32:50 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6912.000 ; gain = 0.000 ; free physical = 5874 ; free virtual = 19645
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:39:11 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:39:11 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
remove_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv
update_compile_order -fileset sources_1
import_files -force -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 15:43:37 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 15:43:37 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6951.074 ; gain = 0.000 ; free physical = 5845 ; free virtual = 19619
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "sound_addr". [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:96]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 16:00:06 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 16:01:50 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
[Mon Dec  5 16:01:50 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Mon Dec  5 16:03:57 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec  5 16:09:45 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6951.074 ; gain = 0.000 ; free physical = 5813 ; free virtual = 19589
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  5 16:18:12 2016...
