0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/dff.v,1752709477,verilog,,,,top_module,,,,,,,,
