

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_VITIS_LOOP_70_1'
================================================================
* Date:           Tue Jun 13 00:34:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.258 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    125|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     304|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     304|    180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_32_100_1_1_U12  |mux_32_100_1_1  |        0|   0|  0|  14|    0|
    |mux_32_100_1_1_U13  |mux_32_100_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  28|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln70_fu_135_p2    |         +|   0|  0|   10|           2|           1|
    |r_in_V_1_4_fu_165_p2  |         +|   0|  0|  107|         100|         100|
    |icmp_ln70_fu_129_p2   |      icmp|   0|  0|    8|           2|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  125|         104|         103|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_1_fu_48           |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    5|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    1|   0|    1|          0|
    |ap_done_reg       |    1|   0|    1|          0|
    |i_1_fu_48         |    2|   0|    2|          0|
    |r_in_V_1_1_fu_56  |  100|   0|  100|          0|
    |r_in_V_1_2_fu_60  |  100|   0|  100|          0|
    |r_in_V_1_fu_52    |  100|   0|  100|          0|
    +------------------+-----+----+-----+-----------+
    |Total             |  304|   0|  304|          0|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|p_read                  |   in|  100|     ap_none|                            p_read|        scalar|
|p_read1                 |   in|  100|     ap_none|                           p_read1|        scalar|
|p_read2                 |   in|  100|     ap_none|                           p_read2|        scalar|
|p_read3                 |   in|  100|     ap_none|                           p_read3|        scalar|
|p_read4                 |   in|  100|     ap_none|                           p_read4|        scalar|
|p_read5                 |   in|  100|     ap_none|                           p_read5|        scalar|
|r_in_V_2_03_out         |  out|  100|      ap_vld|                   r_in_V_2_03_out|       pointer|
|r_in_V_2_03_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_2_03_out|       pointer|
|r_in_V_1_02_out         |  out|  100|      ap_vld|                   r_in_V_1_02_out|       pointer|
|r_in_V_1_02_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_1_02_out|       pointer|
|r_in_V_0_01_out         |  out|  100|      ap_vld|                   r_in_V_0_01_out|       pointer|
|r_in_V_0_01_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_0_01_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

