# HDL
A  HDL is done in Verilog, targeted towards the iCE40-UP5k (SG48 package).  
Toolchain support is focused on the open source icestorm and next-pnr workflow.
