[Cycle 0] Initializing simulator with 4 cores
[Cycle 0] Block size: 32 bytes
[Cycle 0] Core 0 first instruction: R 0x7e1afe78
[Cycle 0] Core 1 first instruction: R 0x7e1afe78
[Cycle 0] Core 2 first instruction: W 0x7e1afe78
[Cycle 0] Core 3 first instruction: W 0x7e1afe78
[Cycle 0] ======= Starting cycle 0 =======
[Cycle 0] Bus is free
[Cycle 0] Core 0 acquired bus
[Cycle 0] Core 0 processing: R 0x7e1afe78
[Cycle 101] Core 0 READ MISS for address 0x7e1afe78
[Cycle 101] Core 0 released the bus
[Cycle 101] Core 0 next instruction: W 0x7e1ac04c
[Cycle 101] Core 1 acquired bus
[Cycle 101] Core 1 processing: R 0x7e1afe78
[Cycle 202] Core 1 READ MISS for address 0x7e1afe78
[Cycle 202] Core 1 released the bus
[Cycle 202] Core 1 next instruction: R 0x7e1ac04c
[Cycle 202] Core 2 acquired bus
[Cycle 202] Core 2 processing: W 0x7e1afe78
[Cycle 303] Core 2 WRITE MISS for address 0x7e1afe78
[Cycle 303] Core 2 released the bus
[Cycle 303] Core 2 next instruction: R 0x7e1ac04c
[Cycle 303] Core 3 acquired bus
[Cycle 303] Core 3 processing: W 0x7e1afe78
[Cycle 404] Core 3 WRITE MISS for address 0x7e1afe78
[Cycle 404] Core 3 released the bus
[Cycle 404] Core 3 next instruction: W 0x7e1ac04c
[Cycle 404] ======= Starting cycle 404 =======
[Cycle 404] Bus is free
[Cycle 404] Core 0 acquired bus
[Cycle 404] Core 0 processing: W 0x7e1ac04c
[Cycle 505] Core 0 WRITE MISS for address 0x7e1ac04c
[Cycle 505] Core 0 released the bus
[Cycle 505] Core 0 has no more instructions
[Cycle 505] Core 1 acquired bus
[Cycle 505] Core 1 processing: R 0x7e1ac04c
[Cycle 606] Core 1 READ MISS for address 0x7e1ac04c
[Cycle 606] Core 1 released the bus
[Cycle 606] Core 1 has no more instructions
[Cycle 606] Core 2 acquired bus
[Cycle 606] Core 2 processing: R 0x7e1ac04c
[Cycle 707] Core 2 READ MISS for address 0x7e1ac04c
[Cycle 707] Core 2 released the bus
[Cycle 707] Core 2 has no more instructions
[Cycle 707] Core 3 acquired bus
[Cycle 707] Core 3 processing: W 0x7e1ac04c
[Cycle 808] Core 3 WRITE MISS for address 0x7e1ac04c
[Cycle 808] Core 3 released the bus
[Cycle 808] Core 3 has no more instructions
Simulation Parameters:
Trace Prefix: app
Set Index Bits: 6
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 64
Cache Size (KB per core): 4.00
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 0
Idle Cycles: 0
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 0

Core 1 Statistics:
Total Instructions: 2
Total Reads: 2
Total Writes: 0
Total Execution Cycles: 0
Idle Cycles: 0
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 0

Core 2 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 0
Idle Cycles: 0
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 0

Core 3 Statistics:
Total Instructions: 2
Total Reads: 0
Total Writes: 2
Total Execution Cycles: 0
Idle Cycles: 0
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 0

Overall Bus Summary:
Total Bus Transactions: 0
Total Bus Traffic (Bytes): 0
