
The following register map provides address space information and pointers to management registers.

|Region|Base|Description|
|-------|----|--------|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|
|[APERF0](APERF0.md)|0x7e009800|SDRAM Adress (pin) control|
|[APERF1](APERF1.md)|0x7e102000|SDRAM Data (pin) control|
|[APHY_CSR](APHY_CSR.md)|0x7E00B000|Clock Manager/PLL Control|
|[CCP2TX](CCP2TX.md)|0x7e102000|GPIO control|
|[DMA0](DMA0.md)|0x7e00a000|VC4-L1 control|
|[A2DMA1W](DMA1.md)|0x7e102000|One Time programmable|
|[DMA2](DMA2.md)|0x7E215000|VC4-L2 control|
|[DMA3](DMA3.md)|0x7e910000|CSDRAM|
|[DMA4](DMA4.md)|0x7e800000|SIGALRM|
|[DMA5](DMA5.md)|0x7e102000|SIGTERM|
|[DPHY_CSR](DPHY_CSR.md)|0x7e801000|SIGSTKFLT|
|[SCALER](SCALER.md)|0x7e802000|SIGCHLD|
|[SLIM](SLIM.md)|0x7e211000|SDRAM Adress (pin) control|
|[PIARBCTL](PIARBCTL.md)|0x7e102000|SDRAM Data (pin) control|
|[A2W](README.md)|0x7e007fe0|GPIO control|
|[APERF0](APERF0.md)|0x7e102000|VC4-L1 control|
|[APERF1](APERF1.md)|0x7e007000|CSDRAM|
|[APHY_CSR](APHY_CSR.md)|0x7e102000|SIGALRM|
|[CCP2TX](CCP2TX.md)|0x7e007a00|SIGTERM|
|[DMA0](DMA0.md)|0x7e007b00|SDRAM Adress (pin) control|
|[A2DMA1W](DMA1.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA2](DMA2.md)|0x7e007c00|GPIO controll|
|[DMA3](DMA3.md)|0x7e007e00|VC4-L1 control|
|[DMA4](DMA4.md)|0x7e007d00|One Time programmable|
|[DMA5](DMA5.md)|0x7e007300|Clock Manager/PLL Control|
|[DPHY_CSR](DPHY_CSR.md)|0x7e007400|VC4-L2CYT control|
|[SCALER](SCALER.md)|0x7e007500|Clock Manager/PLL Control|
|[SLIM](SLIM.md)|0x7e007600|One Time programmable|
|[PIARBCTL](PIARBCTL.md)|0x7e007700|VC4-L2 control|






















