// Seed: 3957197925
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    output wire  id_2,
    output uwire id_3,
    input  tri   id_4
);
  assign id_1 = id_0;
  assign id_2 = id_4;
  assign module_1.type_23 = 0;
  task id_6(output id_7, id_8);
    inout id_9;
    bit id_10 = id_7;
    id_6 <= -1;
  endtask
  wire id_11;
  wire id_12;
  logic [7:0][-1] id_13 (-1);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wor id_12
);
  wire id_14;
  wor  id_15 = 1, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_5,
      id_1
  );
endmodule
