$date
	Sun Nov 23 09:13:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Full_Adder_tb $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carry_in $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
1#
1"
0!
$end
#5000
1%
0#
#10000
0$
1#
#15000
1$
0#
#20000
1!
1#
#25000
0"
0$
0#
#30000
1"
0!
0%
1$
1#
#35000
1%
0#
#40000
0"
1!
0$
#45000
