/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[161] & celloutsig_1_1z[4]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z & celloutsig_1_3z[4]);
  assign celloutsig_1_16z = ~(celloutsig_1_5z & celloutsig_1_10z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & celloutsig_0_4z);
  assign celloutsig_0_14z = ~(in_data[18] & celloutsig_0_7z);
  assign celloutsig_0_4z = celloutsig_0_2z[5] ^ _01_;
  assign celloutsig_1_14z = celloutsig_1_3z[1] ^ celloutsig_1_3z[10];
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 3'h0;
    else _10_ <= celloutsig_0_13z[11:9];
  assign out_data[2:0] = _10_;
  reg [17:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 18'h00000;
    else _11_ <= { celloutsig_0_0z[11:7], celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[17:16], _01_, _02_[14:5], _00_, _02_[3:0] } = _11_;
  assign celloutsig_1_0z = in_data[105] & ~(in_data[104]);
  assign celloutsig_1_6z = in_data[99:97] % { 1'h1, in_data[144:143] };
  assign celloutsig_0_24z = { _02_[12:5], _00_, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_14z, celloutsig_0_18z, _02_[17:16], _01_, _02_[14:5], _00_, _02_[3:0], celloutsig_0_14z };
  assign celloutsig_0_12z = { celloutsig_0_0z[11:5], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z[6:0] } !== { _02_[11:7], celloutsig_0_1z, _02_[17:16], _01_, _02_[14:12], _02_[6:5], _00_, _02_[3:0] };
  assign celloutsig_0_13z = celloutsig_0_0z | { _02_[3:2], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_15z = { _02_[2:0], celloutsig_0_4z, celloutsig_0_5z } | { _02_[10:6], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_11z = | celloutsig_0_8z[17:10];
  assign celloutsig_1_10z = celloutsig_1_9z & celloutsig_1_7z;
  assign celloutsig_0_18z = celloutsig_0_14z & celloutsig_0_15z[6];
  assign celloutsig_1_7z = ~^ { celloutsig_1_1z[2], celloutsig_1_4z };
  assign celloutsig_1_9z = ~^ { in_data[181:169], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_6z = ~^ { _02_[5], _00_, _02_[3] };
  assign celloutsig_0_1z = ~^ in_data[40:36];
  assign celloutsig_1_18z = ^ { celloutsig_1_8z[2:0], celloutsig_1_1z[4:1], 1'h1, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_4z = celloutsig_1_3z[12:10] - { in_data[183:182], celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_3z[3:0] - { celloutsig_1_1z[1], 1'h1, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_17z = { in_data[135], celloutsig_1_9z, celloutsig_1_8z } - { celloutsig_1_16z, celloutsig_1_1z[4:1], 1'h1, celloutsig_1_5z };
  assign celloutsig_0_10z = { _02_[1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z } - celloutsig_0_2z[3:0];
  assign celloutsig_0_2z = in_data[16:8] - in_data[34:26];
  assign celloutsig_0_0z = in_data[71:60] ~^ in_data[74:63];
  assign celloutsig_0_54z = celloutsig_0_15z[5:3] ~^ celloutsig_0_24z[20:18];
  assign celloutsig_0_5z = in_data[92:90] ~^ celloutsig_0_2z[5:3];
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_18z } ~^ { celloutsig_1_4z[1:0], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_8z = { _02_[17:16], _01_, _02_[14:5], _00_, _02_[3:0] } ^ in_data[39:22];
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 13'h0000;
    else if (!clkin_data[192]) celloutsig_1_3z = in_data[124:112];
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 5'h00;
    else if (!clkin_data[160]) celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_12z = 4'h0;
    else if (clkin_data[160]) celloutsig_1_12z = in_data[145:142];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (clkin_data[128]) celloutsig_0_9z = { in_data[58], celloutsig_0_4z, celloutsig_0_6z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[4:2] } = { celloutsig_1_0z, in_data[186:184] } ~^ { in_data[105], in_data[108:106] };
  assign { _02_[15], _02_[4] } = { _01_, _00_ };
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[128], out_data[105:96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
