
nucleo-l476rg-SIM33EAU_GPS_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002bc  0800610c  0800610c  0001610c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063c8  080063c8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080063c8  080063c8  000163c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063d0  080063d0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063d0  080063d0  000163d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063d4  080063d4  000163d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080063d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000070  08006448  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  08006448  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001041d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002181  00000000  00000000  000304bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00032640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  000330e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027109  00000000  00000000  00033ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc9e  00000000  00000000  0005abc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb7a0  00000000  00000000  0006785f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00152fff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003654  00000000  00000000  00153054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060f4 	.word	0x080060f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080060f4 	.word	0x080060f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN PTD */

uint8_t flag = 0;

// this interrupts changes flag to 1 as soon as the uint8_t buff[300] is full
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	flag = 1;
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <HAL_UART_RxCpltCallback+0x1c>)
 8000582:	2201      	movs	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	2000008c 	.word	0x2000008c

08000598 <nmea0183_checksum>:

// function to calculate checksum of the NMEA sentence
// -4, but not -3 because the NMEA sentences are delimited with \r\n, and there also is the invisible \r in the end
int nmea0183_checksum(char *msg) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

	int checksum = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]
	int j = 0;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60bb      	str	r3, [r7, #8]

	// the first $ sign and the last two bytes of original CRC + the * sign
	for (j = 1; j < strlen(msg) - 4; j++) {
 80005a8:	2301      	movs	r3, #1
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	e00a      	b.n	80005c4 <nmea0183_checksum+0x2c>
		checksum = checksum ^ (unsigned) msg[j];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	4413      	add	r3, r2
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	461a      	mov	r2, r3
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4053      	eors	r3, r2
 80005bc:	60fb      	str	r3, [r7, #12]
	for (j = 1; j < strlen(msg) - 4; j++) {
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	3301      	adds	r3, #1
 80005c2:	60bb      	str	r3, [r7, #8]
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f7ff fe03 	bl	80001d0 <strlen>
 80005ca:	4603      	mov	r3, r0
 80005cc:	1f1a      	subs	r2, r3, #4
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d8ec      	bhi.n	80005ae <nmea0183_checksum+0x16>
	}

	return checksum;
 80005d4:	68fb      	ldr	r3, [r7, #12]
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3710      	adds	r7, #16
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <print>:
/* USER CODE BEGIN 0 */

/*
 * Print and newline functions.
 */
void print(char *message) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 200);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff fdf1 	bl	80001d0 <strlen>
 80005ee:	4603      	mov	r3, r0
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	23c8      	movs	r3, #200	; 0xc8
 80005f4:	6879      	ldr	r1, [r7, #4]
 80005f6:	4803      	ldr	r0, [pc, #12]	; (8000604 <print+0x24>)
 80005f8:	f003 f884 	bl	8003704 <HAL_UART_Transmit>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000168 	.word	0x20000168

08000608 <println>:

void println(char *message) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 200);
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fddd 	bl	80001d0 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	23c8      	movs	r3, #200	; 0xc8
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	4806      	ldr	r0, [pc, #24]	; (8000638 <println+0x30>)
 8000620:	f003 f870 	bl	8003704 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, 200);
 8000624:	23c8      	movs	r3, #200	; 0xc8
 8000626:	2202      	movs	r2, #2
 8000628:	4904      	ldr	r1, [pc, #16]	; (800063c <println+0x34>)
 800062a:	4803      	ldr	r0, [pc, #12]	; (8000638 <println+0x30>)
 800062c:	f003 f86a 	bl	8003704 <HAL_UART_Transmit>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000168 	.word	0x20000168
 800063c:	0800610c 	.word	0x0800610c

08000640 <newline>:

void newline() {
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, 200);
 8000644:	23c8      	movs	r3, #200	; 0xc8
 8000646:	2202      	movs	r2, #2
 8000648:	4902      	ldr	r1, [pc, #8]	; (8000654 <newline+0x14>)
 800064a:	4803      	ldr	r0, [pc, #12]	; (8000658 <newline+0x18>)
 800064c:	f003 f85a 	bl	8003704 <HAL_UART_Transmit>
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}
 8000654:	0800610c 	.word	0x0800610c
 8000658:	20000168 	.word	0x20000168

0800065c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800065c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800065e:	f2ad 4d7c 	subw	sp, sp, #1148	; 0x47c
 8000662:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000664:	f000 ff0a 	bl	800147c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000668:	f000 fb90 	bl	8000d8c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800066c:	f000 fc5e 	bl	8000f2c <MX_GPIO_Init>
	MX_DMA_Init();
 8000670:	f000 fc3e 	bl	8000ef0 <MX_DMA_Init>
	MX_USART1_UART_Init();
 8000674:	f000 fbdc 	bl	8000e30 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000678:	f000 fc0a 	bl	8000e90 <MX_USART2_UART_Init>
	char *ground_speed_raw;
	char ground_speed_buff[7];

	char altitude[4];

	uint8_t cnt = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f

	HAL_UART_Receive_DMA(&huart1, buff, 255);//Start receiving raw sentences from the GPS
 8000682:	f507 7351 	add.w	r3, r7, #836	; 0x344
 8000686:	22ff      	movs	r2, #255	; 0xff
 8000688:	4619      	mov	r1, r3
 800068a:	4885      	ldr	r0, [pc, #532]	; (80008a0 <main+0x244>)
 800068c:	f003 f8ce 	bl	800382c <HAL_UART_Receive_DMA>

	//char command[100] = "$PMTK314,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29\r\n"; // GNGLL sentence only. Sentence length: 50;
	//char command[100] = "$PMTK314,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29\r\n"; // GNGGA sentence only. Sentence length: 72;
	//char command[100] = "$PMTK314,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29\r\n"; // GNVTG sentence only. Sentence length: 33;
	//char command[100] = "$PMTK314,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0*29\r\n"; //all sentences
	char command[100] = "$PMTK314,1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0*28\r\n"; //GLL, VTG, and GGA sentences only
 8000690:	f507 7688 	add.w	r6, r7, #272	; 0x110
 8000694:	4b83      	ldr	r3, [pc, #524]	; (80008a4 <main+0x248>)
 8000696:	4634      	mov	r4, r6
 8000698:	461d      	mov	r5, r3
 800069a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a6:	682b      	ldr	r3, [r5, #0]
 80006a8:	6023      	str	r3, [r4, #0]
 80006aa:	f106 0334 	add.w	r3, r6, #52	; 0x34
 80006ae:	2230      	movs	r2, #48	; 0x30
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f004 fae6 	bl	8004c84 <memset>
	HAL_UART_Transmit(&huart1, (uint8_t*) command, strlen(command), 200); //Send the command to the gps to display certain sentences.
 80006b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff fd87 	bl	80001d0 <strlen>
 80006c2:	4603      	mov	r3, r0
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80006ca:	23c8      	movs	r3, #200	; 0xc8
 80006cc:	4874      	ldr	r0, [pc, #464]	; (80008a0 <main+0x244>)
 80006ce:	f003 f819 	bl	8003704 <HAL_UART_Transmit>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (flag == 1) { // interrupt signals that the buffer buff[300] is full
 80006d2:	4b75      	ldr	r3, [pc, #468]	; (80008a8 <main+0x24c>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	f040 8341 	bne.w	8000d5e <main+0x702>
			println("flag == 1");
 80006dc:	4873      	ldr	r0, [pc, #460]	; (80008ac <main+0x250>)
 80006de:	f7ff ff93 	bl	8000608 <println>
			  or \r Carriage return
			  or \n Line feed, end delimiter

			 */

			memset(buffStr, 0, 255);
 80006e2:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80006e6:	22ff      	movs	r2, #255	; 0xff
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f004 faca 	bl	8004c84 <memset>

			sprintf(buffStr, "%s", buff);
 80006f0:	f507 7251 	add.w	r2, r7, #836	; 0x344
 80006f4:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80006f8:	496d      	ldr	r1, [pc, #436]	; (80008b0 <main+0x254>)
 80006fa:	4618      	mov	r0, r3
 80006fc:	f004 faca 	bl	8004c94 <siprintf>

			// if we want to display the incoming raw data
			println("RAW DATA");
 8000700:	486c      	ldr	r0, [pc, #432]	; (80008b4 <main+0x258>)
 8000702:	f7ff ff81 	bl	8000608 <println>
			HAL_UART_Transmit(&huart2, buff, 255, 70);
 8000706:	f507 7151 	add.w	r1, r7, #836	; 0x344
 800070a:	2346      	movs	r3, #70	; 0x46
 800070c:	22ff      	movs	r2, #255	; 0xff
 800070e:	486a      	ldr	r0, [pc, #424]	; (80008b8 <main+0x25c>)
 8000710:	f002 fff8 	bl	8003704 <HAL_UART_Transmit>
			// splitting the buffStr by the "\n" delimiter with the strsep() C function
			// see http://www.manpagez.com/man/3/strsep/
			char *token, *string;

			char buffStr_copy[255];
			strcpy(buffStr_copy, buffStr);
 8000714:	f507 7211 	add.w	r2, r7, #580	; 0x244
 8000718:	463b      	mov	r3, r7
 800071a:	4611      	mov	r1, r2
 800071c:	4618      	mov	r0, r3
 800071e:	f004 faf5 	bl	8004d0c <strcpy>
			string = buffStr_copy;
 8000722:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000726:	463a      	mov	r2, r7
 8000728:	601a      	str	r2, [r3, #0]

			// actually splitting the string by "\n" delimiter
			while ((token = strsep(&string, "\n")) != NULL) {
 800072a:	e308      	b.n	8000d3e <main+0x6e2>
				println("AFTER newline splitting");
 800072c:	4863      	ldr	r0, [pc, #396]	; (80008bc <main+0x260>)
 800072e:	f7ff ff6b 	bl	8000608 <println>

				memset(nmeaSnt, 0, 80);
 8000732:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000736:	2250      	movs	r2, #80	; 0x50
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f004 faa2 	bl	8004c84 <memset>

				sprintf(nmeaSnt, "%s", token);
 8000740:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000744:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8000748:	4959      	ldr	r1, [pc, #356]	; (80008b0 <main+0x254>)
 800074a:	4618      	mov	r0, r3
 800074c:	f004 faa2 	bl	8004c94 <siprintf>

				// selecting only $GNGLL sentences, combined GPS and GLONASS
				// on my GPS sensor this good NMEA sentence is always 50 characters
				if ((strstr(nmeaSnt, "$GNGLL") != 0) && strlen(nmeaSnt) >= 49 && strstr(nmeaSnt, "*") != 0) {
 8000750:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000754:	495a      	ldr	r1, [pc, #360]	; (80008c0 <main+0x264>)
 8000756:	4618      	mov	r0, r3
 8000758:	f004 fae5 	bl	8004d26 <strstr>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	f000 81a9 	beq.w	8000ab6 <main+0x45a>
 8000764:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff fd31 	bl	80001d0 <strlen>
 800076e:	4603      	mov	r3, r0
 8000770:	2b30      	cmp	r3, #48	; 0x30
 8000772:	f240 81a0 	bls.w	8000ab6 <main+0x45a>
 8000776:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 800077a:	212a      	movs	r1, #42	; 0x2a
 800077c:	4618      	mov	r0, r3
 800077e:	f004 fab8 	bl	8004cf2 <strchr>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	f000 8196 	beq.w	8000ab6 <main+0x45a>
					rawSum = strstr(nmeaSnt, "*");
 800078a:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 800078e:	212a      	movs	r1, #42	; 0x2a
 8000790:	4618      	mov	r0, r3
 8000792:	f004 faae 	bl	8004cf2 <strchr>
 8000796:	f8c7 0448 	str.w	r0, [r7, #1096]	; 0x448

					memcpy(smNmbr, &rawSum[1], 2);
 800079a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 800079e:	3301      	adds	r3, #1
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80007a8:	801a      	strh	r2, [r3, #0]

					smNmbr[2] = '\0';
 80007aa:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80007ae:	2200      	movs	r2, #0
 80007b0:	709a      	strb	r2, [r3, #2]

					uint8_t intSum = nmea0183_checksum(nmeaSnt);
 80007b2:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff feee 	bl	8000598 <nmea0183_checksum>
 80007bc:	4603      	mov	r3, r0
 80007be:	f887 3447 	strb.w	r3, [r7, #1095]	; 0x447

					char hex[2];

					// "%X" unsigned hexadecimal integer (capital letters)
					sprintf(hex, "%X", intSum);
 80007c2:	f897 2447 	ldrb.w	r2, [r7, #1095]	; 0x447
 80007c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80007ca:	493e      	ldr	r1, [pc, #248]	; (80008c4 <main+0x268>)
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 fa61 	bl	8004c94 <siprintf>

					// checksum data verification, if OK, then we can really trust
					// the data in the the NMEA sentence
					if (strstr(smNmbr, hex) != NULL) {
 80007d2:	f507 7284 	add.w	r2, r7, #264	; 0x108
 80007d6:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80007da:	4611      	mov	r1, r2
 80007dc:	4618      	mov	r0, r3
 80007de:	f004 faa2 	bl	8004d26 <strstr>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	f000 8166 	beq.w	8000ab6 <main+0x45a>

						//if we want display good $GNGLL NMEA sentences
						HAL_UART_Transmit(&huart2, (uint8_t*)nmeaSnt, 50, 70);
 80007ea:	f507 71fa 	add.w	r1, r7, #500	; 0x1f4
 80007ee:	2346      	movs	r3, #70	; 0x46
 80007f0:	2232      	movs	r2, #50	; 0x32
 80007f2:	4831      	ldr	r0, [pc, #196]	; (80008b8 <main+0x25c>)
 80007f4:	f002 ff86 	bl	8003704 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*) "\n\r", 2, 200);
 80007f8:	23c8      	movs	r3, #200	; 0xc8
 80007fa:	2202      	movs	r2, #2
 80007fc:	4932      	ldr	r1, [pc, #200]	; (80008c8 <main+0x26c>)
 80007fe:	482e      	ldr	r0, [pc, #184]	; (80008b8 <main+0x25c>)
 8000800:	f002 ff80 	bl	8003704 <HAL_UART_Transmit>

						cnt = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f

						// splitting the good NMEA sentence into the tokens by the comma delimiter
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 800080a:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 800080e:	492f      	ldr	r1, [pc, #188]	; (80008cc <main+0x270>)
 8000810:	4618      	mov	r0, r3
 8000812:	f004 fa9f 	bl	8004d54 <strtok>
 8000816:	f8c7 0458 	str.w	r0, [r7, #1112]	; 0x458
 800081a:	e070      	b.n	80008fe <main+0x2a2>

							switch (cnt) {
 800081c:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8000820:	3b01      	subs	r3, #1
 8000822:	2b04      	cmp	r3, #4
 8000824:	d860      	bhi.n	80008e8 <main+0x28c>
 8000826:	a201      	add	r2, pc, #4	; (adr r2, 800082c <main+0x1d0>)
 8000828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082c:	08000841 	.word	0x08000841
 8000830:	08000859 	.word	0x08000859
 8000834:	08000871 	.word	0x08000871
 8000838:	08000889 	.word	0x08000889
 800083c:	080008d1 	.word	0x080008d1
							case 1:
								strcpy(latRawbuff, pV);
 8000840:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000844:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8000848:	4618      	mov	r0, r3
 800084a:	f004 fa5f 	bl	8004d0c <strcpy>
								latRaw = latRawbuff;
 800084e:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000852:	f8c7 3474 	str.w	r3, [r7, #1140]	; 0x474
								break;
 8000856:	e047      	b.n	80008e8 <main+0x28c>
							case 2:
								strcpy(hemNSbuff, pV);
 8000858:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800085c:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8000860:	4618      	mov	r0, r3
 8000862:	f004 fa53 	bl	8004d0c <strcpy>
								hemNS = hemNSbuff;
 8000866:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800086a:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
								break;
 800086e:	e03b      	b.n	80008e8 <main+0x28c>
							case 3:
								strcpy(lonRawbuff, pV);
 8000870:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8000874:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8000878:	4618      	mov	r0, r3
 800087a:	f004 fa47 	bl	8004d0c <strcpy>
								lonRaw = lonRawbuff;
 800087e:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8000882:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
								break;
 8000886:	e02f      	b.n	80008e8 <main+0x28c>
							case 4:
								strcpy(hemEWbuff, pV);
 8000888:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 800088c:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8000890:	4618      	mov	r0, r3
 8000892:	f004 fa3b 	bl	8004d0c <strcpy>
								hemEW = hemEWbuff;
 8000896:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 800089a:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
								break;
 800089e:	e023      	b.n	80008e8 <main+0x28c>
 80008a0:	200000e4 	.word	0x200000e4
 80008a4:	080061d0 	.word	0x080061d0
 80008a8:	2000008c 	.word	0x2000008c
 80008ac:	08006110 	.word	0x08006110
 80008b0:	0800611c 	.word	0x0800611c
 80008b4:	08006120 	.word	0x08006120
 80008b8:	20000168 	.word	0x20000168
 80008bc:	0800612c 	.word	0x0800612c
 80008c0:	08006144 	.word	0x08006144
 80008c4:	0800614c 	.word	0x0800614c
 80008c8:	0800610c 	.word	0x0800610c
 80008cc:	08006150 	.word	0x08006150
							case 5:
								strcpy(utcRawbuff, pV);
 80008d0:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80008d4:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 80008d8:	4618      	mov	r0, r3
 80008da:	f004 fa17 	bl	8004d0c <strcpy>
								utcRaw = utcRawbuff;
 80008de:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80008e2:	f8c7 3464 	str.w	r3, [r7, #1124]	; 0x464
								break;
 80008e6:	bf00      	nop
							}

							cnt++;
 80008e8:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 80008ec:	3301      	adds	r3, #1
 80008ee:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 80008f2:	49a3      	ldr	r1, [pc, #652]	; (8000b80 <main+0x524>)
 80008f4:	2000      	movs	r0, #0
 80008f6:	f004 fa2d 	bl	8004d54 <strtok>
 80008fa:	f8c7 0458 	str.w	r0, [r7, #1112]	; 0x458
 80008fe:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 8000902:	2b00      	cmp	r3, #0
 8000904:	d18a      	bne.n	800081c <main+0x1c0>
 8000906:	f8d7 3474 	ldr.w	r3, [r7, #1140]	; 0x474
 800090a:	881b      	ldrh	r3, [r3, #0]
 800090c:	b29a      	uxth	r2, r3

						}  // end for()

						memcpy(latDg, &latRaw[0], 2);
 800090e:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8000912:	801a      	strh	r2, [r3, #0]
						latDg[2] = '\0';
 8000914:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8000918:	2200      	movs	r2, #0
 800091a:	709a      	strb	r2, [r3, #2]

						memcpy(latMS, &latRaw[2], 7);
 800091c:	f8d7 3474 	ldr.w	r3, [r7, #1140]	; 0x474
 8000920:	1c9a      	adds	r2, r3, #2
 8000922:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000926:	6810      	ldr	r0, [r2, #0]
 8000928:	6018      	str	r0, [r3, #0]
 800092a:	8891      	ldrh	r1, [r2, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	8099      	strh	r1, [r3, #4]
 8000930:	719a      	strb	r2, [r3, #6]
						latMS[7] = '\0';
 8000932:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000936:	2200      	movs	r2, #0
 8000938:	71da      	strb	r2, [r3, #7]

						memcpy(lonDg, &lonRaw[0], 3);
 800093a:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800093e:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8000942:	8811      	ldrh	r1, [r2, #0]
 8000944:	7892      	ldrb	r2, [r2, #2]
 8000946:	8019      	strh	r1, [r3, #0]
 8000948:	709a      	strb	r2, [r3, #2]
						lonDg[3] = '\0';
 800094a:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800094e:	2200      	movs	r2, #0
 8000950:	70da      	strb	r2, [r3, #3]

						memcpy(lonMS, &lonRaw[3], 7);
 8000952:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 8000956:	1cda      	adds	r2, r3, #3
 8000958:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800095c:	6810      	ldr	r0, [r2, #0]
 800095e:	6018      	str	r0, [r3, #0]
 8000960:	8891      	ldrh	r1, [r2, #4]
 8000962:	7992      	ldrb	r2, [r2, #6]
 8000964:	8099      	strh	r1, [r3, #4]
 8000966:	719a      	strb	r2, [r3, #6]
						lonMS[7] = '\0';
 8000968:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800096c:	2200      	movs	r2, #0
 800096e:	71da      	strb	r2, [r3, #7]
						sprintf(strLonMS, "%s", lonMS);
 8000970:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8000974:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8000978:	4982      	ldr	r1, [pc, #520]	; (8000b84 <main+0x528>)
 800097a:	4618      	mov	r0, r3
 800097c:	f004 f98a 	bl	8004c94 <siprintf>
 8000980:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	b29a      	uxth	r2, r3

						//converting the UTC time in the hh:mm:ss format
						memcpy(hH, &utcRaw[0], 2);
 8000988:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800098c:	801a      	strh	r2, [r3, #0]
						hH[2] = '\0';
 800098e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000992:	2200      	movs	r2, #0
 8000994:	709a      	strb	r2, [r3, #2]

						memcpy(mM, &utcRaw[2], 2);
 8000996:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 800099a:	3302      	adds	r3, #2
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	b29a      	uxth	r2, r3
 80009a0:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80009a4:	801a      	strh	r2, [r3, #0]
						mM[2] = '\0';
 80009a6:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80009aa:	2200      	movs	r2, #0
 80009ac:	709a      	strb	r2, [r3, #2]

						memcpy(sS, &utcRaw[4], 2);
 80009ae:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 80009b2:	3304      	adds	r3, #4
 80009b4:	881b      	ldrh	r3, [r3, #0]
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80009bc:	801a      	strh	r2, [r3, #0]
						sS[2] = '\0';
 80009be:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80009c2:	2200      	movs	r2, #0
 80009c4:	709a      	strb	r2, [r3, #2]

						strcpy(strUTC, hH);
 80009c6:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80009ca:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f004 f99b 	bl	8004d0c <strcpy>
						strcat(strUTC, ":");
 80009d6:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fbf8 	bl	80001d0 <strlen>
 80009e0:	4603      	mov	r3, r0
 80009e2:	461a      	mov	r2, r3
 80009e4:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80009e8:	4413      	add	r3, r2
 80009ea:	4967      	ldr	r1, [pc, #412]	; (8000b88 <main+0x52c>)
 80009ec:	461a      	mov	r2, r3
 80009ee:	460b      	mov	r3, r1
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	8013      	strh	r3, [r2, #0]
						strcat(strUTC, mM);
 80009f4:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 80009f8:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80009fc:	4611      	mov	r1, r2
 80009fe:	4618      	mov	r0, r3
 8000a00:	f004 f968 	bl	8004cd4 <strcat>
						strcat(strUTC, ":");
 8000a04:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fbe1 	bl	80001d0 <strlen>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	461a      	mov	r2, r3
 8000a12:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000a16:	4413      	add	r3, r2
 8000a18:	495b      	ldr	r1, [pc, #364]	; (8000b88 <main+0x52c>)
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	8013      	strh	r3, [r2, #0]
						strcat(strUTC, sS);
 8000a22:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 8000a26:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f004 f951 	bl	8004cd4 <strcat>
						strUTC[8] = '\0';
 8000a32:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000a36:	2200      	movs	r2, #0
 8000a38:	721a      	strb	r2, [r3, #8]

						//Coordinates/Timestamp:
						newline();
 8000a3a:	f7ff fe01 	bl	8000640 <newline>
						newline();
 8000a3e:	f7ff fdff 	bl	8000640 <newline>
						print("Coordinates/Timestamp:");
 8000a42:	4852      	ldr	r0, [pc, #328]	; (8000b8c <main+0x530>)
 8000a44:	f7ff fdcc 	bl	80005e0 <print>
						newline();
 8000a48:	f7ff fdfa 	bl	8000640 <newline>

						print(hemNS);
 8000a4c:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8000a50:	f7ff fdc6 	bl	80005e0 <print>
						print(" ");
 8000a54:	484e      	ldr	r0, [pc, #312]	; (8000b90 <main+0x534>)
 8000a56:	f7ff fdc3 	bl	80005e0 <print>
						print(latDg);
 8000a5a:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fdbe 	bl	80005e0 <print>
						print("°");
 8000a64:	484b      	ldr	r0, [pc, #300]	; (8000b94 <main+0x538>)
 8000a66:	f7ff fdbb 	bl	80005e0 <print>
						print(latMS);
 8000a6a:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fdb6 	bl	80005e0 <print>
						print("\', ");
 8000a74:	4848      	ldr	r0, [pc, #288]	; (8000b98 <main+0x53c>)
 8000a76:	f7ff fdb3 	bl	80005e0 <print>
						print(hemEW);
 8000a7a:	f8d7 0468 	ldr.w	r0, [r7, #1128]	; 0x468
 8000a7e:	f7ff fdaf 	bl	80005e0 <print>
						print(" ");
 8000a82:	4843      	ldr	r0, [pc, #268]	; (8000b90 <main+0x534>)
 8000a84:	f7ff fdac 	bl	80005e0 <print>
						print(lonDg);
 8000a88:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff fda7 	bl	80005e0 <print>
						print("°");
 8000a92:	4840      	ldr	r0, [pc, #256]	; (8000b94 <main+0x538>)
 8000a94:	f7ff fda4 	bl	80005e0 <print>
						//print(strLonMS);
						print(lonMS);
 8000a98:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fd9f 	bl	80005e0 <print>

						print("\', UTC: ");
 8000aa2:	483e      	ldr	r0, [pc, #248]	; (8000b9c <main+0x540>)
 8000aa4:	f7ff fd9c 	bl	80005e0 <print>
						println(strUTC);
 8000aa8:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fdab 	bl	8000608 <println>
						newline();
 8000ab2:	f7ff fdc5 	bl	8000640 <newline>


				//VTG
				// selecting only $GNVTG sentences, combined GPS and GLONASS
				// on my GPS sensor this good NMEA sentence is always 33 characters
				if ((strstr(nmeaSnt, "$GNVTG") != 0) && strlen(nmeaSnt) >= 32 && strstr(nmeaSnt, "*") != 0) {
 8000ab6:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000aba:	4939      	ldr	r1, [pc, #228]	; (8000ba0 <main+0x544>)
 8000abc:	4618      	mov	r0, r3
 8000abe:	f004 f932 	bl	8004d26 <strstr>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f000 80ae 	beq.w	8000c26 <main+0x5ca>
 8000aca:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fb7e 	bl	80001d0 <strlen>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b1f      	cmp	r3, #31
 8000ad8:	f240 80a5 	bls.w	8000c26 <main+0x5ca>
 8000adc:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000ae0:	212a      	movs	r1, #42	; 0x2a
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f004 f905 	bl	8004cf2 <strchr>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	f000 809b 	beq.w	8000c26 <main+0x5ca>

					rawSum = strstr(nmeaSnt, "*");
 8000af0:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000af4:	212a      	movs	r1, #42	; 0x2a
 8000af6:	4618      	mov	r0, r3
 8000af8:	f004 f8fb 	bl	8004cf2 <strchr>
 8000afc:	f8c7 0448 	str.w	r0, [r7, #1096]	; 0x448

					memcpy(smNmbr, &rawSum[1], 2);
 8000b00:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8000b04:	3301      	adds	r3, #1
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000b0e:	801a      	strh	r2, [r3, #0]

					smNmbr[2] = '\0';
 8000b10:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000b14:	2200      	movs	r2, #0
 8000b16:	709a      	strb	r2, [r3, #2]

					uint8_t intSum = nmea0183_checksum(nmeaSnt);
 8000b18:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fd3b 	bl	8000598 <nmea0183_checksum>
 8000b22:	4603      	mov	r3, r0
 8000b24:	f887 3446 	strb.w	r3, [r7, #1094]	; 0x446

					char hex[2];

					// "%X" unsigned hexadecimal integer (capital letters)
					sprintf(hex, "%X", intSum);
 8000b28:	f897 2446 	ldrb.w	r2, [r7, #1094]	; 0x446
 8000b2c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000b30:	491c      	ldr	r1, [pc, #112]	; (8000ba4 <main+0x548>)
 8000b32:	4618      	mov	r0, r3
 8000b34:	f004 f8ae 	bl	8004c94 <siprintf>

					// checksum data verification, if OK, then we can really trust
					// the data in the the NMEA sentence
					if (strstr(smNmbr, hex) != NULL) {
 8000b38:	f507 7282 	add.w	r2, r7, #260	; 0x104
 8000b3c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000b40:	4611      	mov	r1, r2
 8000b42:	4618      	mov	r0, r3
 8000b44:	f004 f8ef 	bl	8004d26 <strstr>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d06b      	beq.n	8000c26 <main+0x5ca>

						//if we want display good $GNVTG NMEA sentences
						HAL_UART_Transmit(&huart2, (uint8_t*)nmeaSnt, 33, 70);
 8000b4e:	f507 71fa 	add.w	r1, r7, #500	; 0x1f4
 8000b52:	2346      	movs	r3, #70	; 0x46
 8000b54:	2221      	movs	r2, #33	; 0x21
 8000b56:	4814      	ldr	r0, [pc, #80]	; (8000ba8 <main+0x54c>)
 8000b58:	f002 fdd4 	bl	8003704 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*) "\n\r", 2, 200);
 8000b5c:	23c8      	movs	r3, #200	; 0xc8
 8000b5e:	2202      	movs	r2, #2
 8000b60:	4912      	ldr	r1, [pc, #72]	; (8000bac <main+0x550>)
 8000b62:	4811      	ldr	r0, [pc, #68]	; (8000ba8 <main+0x54c>)
 8000b64:	f002 fdce 	bl	8003704 <HAL_UART_Transmit>

						cnt = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f

						// splitting the good NMEA sentence into the tokens by the comma delimiter
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 8000b6e:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000b72:	4903      	ldr	r1, [pc, #12]	; (8000b80 <main+0x524>)
 8000b74:	4618      	mov	r0, r3
 8000b76:	f004 f8ed 	bl	8004d54 <strtok>
 8000b7a:	f8c7 0454 	str.w	r0, [r7, #1108]	; 0x454
 8000b7e:	e032      	b.n	8000be6 <main+0x58a>
 8000b80:	08006150 	.word	0x08006150
 8000b84:	0800611c 	.word	0x0800611c
 8000b88:	08006154 	.word	0x08006154
 8000b8c:	08006158 	.word	0x08006158
 8000b90:	08006170 	.word	0x08006170
 8000b94:	08006174 	.word	0x08006174
 8000b98:	08006178 	.word	0x08006178
 8000b9c:	0800617c 	.word	0x0800617c
 8000ba0:	08006188 	.word	0x08006188
 8000ba4:	0800614c 	.word	0x0800614c
 8000ba8:	20000168 	.word	0x20000168
 8000bac:	0800610c 	.word	0x0800610c
							switch(cnt) {
 8000bb0:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8000bb4:	2b06      	cmp	r3, #6
 8000bb6:	d10b      	bne.n	8000bd0 <main+0x574>
								case 6:
									strcpy(ground_speed_buff, pV);
 8000bb8:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8000bbc:	f8d7 1454 	ldr.w	r1, [r7, #1108]	; 0x454
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f004 f8a3 	bl	8004d0c <strcpy>
									ground_speed_raw = ground_speed_buff;
 8000bc6:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8000bca:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
									break;
 8000bce:	bf00      	nop
							}

							cnt++;
 8000bd0:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 8000bda:	4963      	ldr	r1, [pc, #396]	; (8000d68 <main+0x70c>)
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f004 f8b9 	bl	8004d54 <strtok>
 8000be2:	f8c7 0454 	str.w	r0, [r7, #1108]	; 0x454
 8000be6:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1e0      	bne.n	8000bb0 <main+0x554>

						}  // end for()
						memcpy(ground_speed_buff, &ground_speed_raw[0], 7);
 8000bee:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8000bf2:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 8000bf6:	6810      	ldr	r0, [r2, #0]
 8000bf8:	6018      	str	r0, [r3, #0]
 8000bfa:	8891      	ldrh	r1, [r2, #4]
 8000bfc:	7992      	ldrb	r2, [r2, #6]
 8000bfe:	8099      	strh	r1, [r3, #4]
 8000c00:	719a      	strb	r2, [r3, #6]
						ground_speed_buff[7] = '\0';
 8000c02:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8000c06:	2200      	movs	r2, #0
 8000c08:	71da      	strb	r2, [r3, #7]

						//Speed
						newline();
 8000c0a:	f7ff fd19 	bl	8000640 <newline>
						newline();
 8000c0e:	f7ff fd17 	bl	8000640 <newline>
						println("Speed (kph):");
 8000c12:	4856      	ldr	r0, [pc, #344]	; (8000d6c <main+0x710>)
 8000c14:	f7ff fcf8 	bl	8000608 <println>
						println(ground_speed_buff);
 8000c18:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fcf3 	bl	8000608 <println>
						newline();
 8000c22:	f7ff fd0d 	bl	8000640 <newline>
				} // end of $GNVTG sentences selection

				//GGA
				// selecting only $GNGGA sentences, combined GPS and GLONASS
				// on my GPS sensor this good NMEA sentence is always 72 characters
				if ((strstr(nmeaSnt, "$GNGGA") != 0) && strlen(nmeaSnt) >= 71 && strstr(nmeaSnt, "*") != 0) {
 8000c26:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000c2a:	4951      	ldr	r1, [pc, #324]	; (8000d70 <main+0x714>)
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f004 f87a 	bl	8004d26 <strstr>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	f000 8082 	beq.w	8000d3e <main+0x6e2>
 8000c3a:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff fac6 	bl	80001d0 <strlen>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b46      	cmp	r3, #70	; 0x46
 8000c48:	d979      	bls.n	8000d3e <main+0x6e2>
 8000c4a:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000c4e:	212a      	movs	r1, #42	; 0x2a
 8000c50:	4618      	mov	r0, r3
 8000c52:	f004 f84e 	bl	8004cf2 <strchr>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d070      	beq.n	8000d3e <main+0x6e2>

					rawSum = strstr(nmeaSnt, "*");
 8000c5c:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000c60:	212a      	movs	r1, #42	; 0x2a
 8000c62:	4618      	mov	r0, r3
 8000c64:	f004 f845 	bl	8004cf2 <strchr>
 8000c68:	f8c7 0448 	str.w	r0, [r7, #1096]	; 0x448

					memcpy(smNmbr, &rawSum[1], 2);
 8000c6c:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8000c70:	3301      	adds	r3, #1
 8000c72:	881b      	ldrh	r3, [r3, #0]
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000c7a:	801a      	strh	r2, [r3, #0]

					smNmbr[2] = '\0';
 8000c7c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000c80:	2200      	movs	r2, #0
 8000c82:	709a      	strb	r2, [r3, #2]

					uint8_t intSum = nmea0183_checksum(nmeaSnt);
 8000c84:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fc85 	bl	8000598 <nmea0183_checksum>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	f887 3445 	strb.w	r3, [r7, #1093]	; 0x445

					char hex[2];

					// "%X" unsigned hexadecimal integer (capital letters)
					sprintf(hex, "%X", intSum);
 8000c94:	f897 2445 	ldrb.w	r2, [r7, #1093]	; 0x445
 8000c98:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000c9c:	4935      	ldr	r1, [pc, #212]	; (8000d74 <main+0x718>)
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f003 fff8 	bl	8004c94 <siprintf>

					// checksum data verification, if OK, then we can really trust
					// the data in the the NMEA sentence
					if (strstr(smNmbr, hex) != NULL) {
 8000ca4:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8000ca8:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f004 f839 	bl	8004d26 <strstr>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d041      	beq.n	8000d3e <main+0x6e2>

						//if we want display good $GNGGA NMEA sentences
						HAL_UART_Transmit(&huart2, (uint8_t*)nmeaSnt, 72, 70);
 8000cba:	f507 71fa 	add.w	r1, r7, #500	; 0x1f4
 8000cbe:	2346      	movs	r3, #70	; 0x46
 8000cc0:	2248      	movs	r2, #72	; 0x48
 8000cc2:	482d      	ldr	r0, [pc, #180]	; (8000d78 <main+0x71c>)
 8000cc4:	f002 fd1e 	bl	8003704 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*) "\n\r", 2, 200);
 8000cc8:	23c8      	movs	r3, #200	; 0xc8
 8000cca:	2202      	movs	r2, #2
 8000ccc:	492b      	ldr	r1, [pc, #172]	; (8000d7c <main+0x720>)
 8000cce:	482a      	ldr	r0, [pc, #168]	; (8000d78 <main+0x71c>)
 8000cd0:	f002 fd18 	bl	8003704 <HAL_UART_Transmit>

						cnt = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f

						// splitting the good NMEA sentence into the tokens by the comma delimiter
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 8000cda:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8000cde:	4922      	ldr	r1, [pc, #136]	; (8000d68 <main+0x70c>)
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f004 f837 	bl	8004d54 <strtok>
 8000ce6:	f8c7 0450 	str.w	r0, [r7, #1104]	; 0x450
 8000cea:	e016      	b.n	8000d1a <main+0x6be>

							switch(cnt) {
 8000cec:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8000cf0:	2b09      	cmp	r3, #9
 8000cf2:	d107      	bne.n	8000d04 <main+0x6a8>
								case 9:
									strcpy(altitude, pV);
 8000cf4:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8000cf8:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f004 f805 	bl	8004d0c <strcpy>
									break;
 8000d02:	bf00      	nop
							}

							cnt++;
 8000d04:	f897 345f 	ldrb.w	r3, [r7, #1119]	; 0x45f
 8000d08:	3301      	adds	r3, #1
 8000d0a:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
						for (char *pV = strtok(nmeaSnt, ","); pV != NULL; pV = strtok(NULL, ",")) {
 8000d0e:	4916      	ldr	r1, [pc, #88]	; (8000d68 <main+0x70c>)
 8000d10:	2000      	movs	r0, #0
 8000d12:	f004 f81f 	bl	8004d54 <strtok>
 8000d16:	f8c7 0450 	str.w	r0, [r7, #1104]	; 0x450
 8000d1a:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1e4      	bne.n	8000cec <main+0x690>

						}  // end for()

						//Altitude
						newline();
 8000d22:	f7ff fc8d 	bl	8000640 <newline>
						newline();
 8000d26:	f7ff fc8b 	bl	8000640 <newline>
						println("Altitude (above mean sea level):");
 8000d2a:	4815      	ldr	r0, [pc, #84]	; (8000d80 <main+0x724>)
 8000d2c:	f7ff fc6c 	bl	8000608 <println>
						println(altitude);
 8000d30:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fc67 	bl	8000608 <println>
						newline();
 8000d3a:	f7ff fc81 	bl	8000640 <newline>
			while ((token = strsep(&string, "\n")) != NULL) {
 8000d3e:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000d42:	4910      	ldr	r1, [pc, #64]	; (8000d84 <main+0x728>)
 8000d44:	4618      	mov	r0, r3
 8000d46:	f003 ffe9 	bl	8004d1c <strsep>
 8000d4a:	f8c7 044c 	str.w	r0, [r7, #1100]	; 0x44c
 8000d4e:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f47f acea 	bne.w	800072c <main+0xd0>

				} // end of $GNGAA sentences selection

			} // end of splitting the buffStr by the "\n" delimiter with the strsep() C function

			flag = 0; // we are ready to get new data from the sensor
 8000d58:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <main+0x72c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]

		} // end of one interrupt/full-buffer cycle

		HAL_Delay(200);
 8000d5e:	20c8      	movs	r0, #200	; 0xc8
 8000d60:	f000 fc08 	bl	8001574 <HAL_Delay>
		if (flag == 1) { // interrupt signals that the buffer buff[300] is full
 8000d64:	e4b5      	b.n	80006d2 <main+0x76>
 8000d66:	bf00      	nop
 8000d68:	08006150 	.word	0x08006150
 8000d6c:	08006190 	.word	0x08006190
 8000d70:	080061a0 	.word	0x080061a0
 8000d74:	0800614c 	.word	0x0800614c
 8000d78:	20000168 	.word	0x20000168
 8000d7c:	0800610c 	.word	0x0800610c
 8000d80:	080061a8 	.word	0x080061a8
 8000d84:	080061cc 	.word	0x080061cc
 8000d88:	2000008c 	.word	0x2000008c

08000d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b096      	sub	sp, #88	; 0x58
 8000d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	2244      	movs	r2, #68	; 0x44
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f003 ff72 	bl	8004c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da0:	463b      	mov	r3, r7
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000db2:	f001 f95b 	bl	800206c <HAL_PWREx_ControlVoltageScaling>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000dbc:	f000 f91c 	bl	8000ff8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dc8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dca:	2310      	movs	r3, #16
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dda:	230a      	movs	r3, #10
 8000ddc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dde:	2307      	movs	r3, #7
 8000de0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000de2:	2302      	movs	r3, #2
 8000de4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000de6:	2302      	movs	r3, #2
 8000de8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4618      	mov	r0, r3
 8000df0:	f001 f992 	bl	8002118 <HAL_RCC_OscConfig>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dfa:	f000 f8fd 	bl	8000ff8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfe:	230f      	movs	r3, #15
 8000e00:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e02:	2303      	movs	r3, #3
 8000e04:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e12:	463b      	mov	r3, r7
 8000e14:	2104      	movs	r1, #4
 8000e16:	4618      	mov	r0, r3
 8000e18:	f001 fd64 	bl	80028e4 <HAL_RCC_ClockConfig>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e22:	f000 f8e9 	bl	8000ff8 <Error_Handler>
  }
}
 8000e26:	bf00      	nop
 8000e28:	3758      	adds	r7, #88	; 0x58
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e36:	4a15      	ldr	r2, [pc, #84]	; (8000e8c <MX_USART1_UART_Init+0x5c>)
 8000e38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e56:	220c      	movs	r2, #12
 8000e58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <MX_USART1_UART_Init+0x58>)
 8000e74:	f002 fbf8 	bl	8003668 <HAL_UART_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e7e:	f000 f8bb 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200000e4 	.word	0x200000e4
 8000e8c:	40013800 	.word	0x40013800

08000e90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e94:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000e96:	4a15      	ldr	r2, [pc, #84]	; (8000eec <MX_USART2_UART_Init+0x5c>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e9a:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <MX_USART2_UART_Init+0x58>)
 8000ed4:	f002 fbc8 	bl	8003668 <HAL_UART_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ede:	f000 f88b 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000168 	.word	0x20000168
 8000eec:	40004400 	.word	0x40004400

08000ef0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <MX_DMA_Init+0x38>)
 8000ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <MX_DMA_Init+0x38>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6493      	str	r3, [r2, #72]	; 0x48
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <MX_DMA_Init+0x38>)
 8000f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	200f      	movs	r0, #15
 8000f14:	f000 fc2d 	bl	8001772 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000f18:	200f      	movs	r0, #15
 8000f1a:	f000 fc46 	bl	80017aa <HAL_NVIC_EnableIRQ>

}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000

08000f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	; 0x28
 8000f30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	4a2a      	ldr	r2, [pc, #168]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f4e:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5a:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5e:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	4a1e      	ldr	r2, [pc, #120]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <MX_GPIO_Init+0xc4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2120      	movs	r1, #32
 8000fa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000faa:	f001 f839 	bl	8002020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fb4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <MX_GPIO_Init+0xc8>)
 8000fc6:	f000 fe81 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fca:	2320      	movs	r3, #32
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe4:	f000 fe72 	bl	8001ccc <HAL_GPIO_Init>

}
 8000fe8:	bf00      	nop
 8000fea:	3728      	adds	r7, #40	; 0x28
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48000800 	.word	0x48000800

08000ff8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ffc:	b672      	cpsid	i
}
 8000ffe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001000:	e7fe      	b.n	8001000 <Error_Handler+0x8>
	...

08001004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <HAL_MspInit+0x44>)
 800100c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800100e:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <HAL_MspInit+0x44>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6613      	str	r3, [r2, #96]	; 0x60
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <HAL_MspInit+0x44>)
 8001018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_MspInit+0x44>)
 8001024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <HAL_MspInit+0x44>)
 8001028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800102c:	6593      	str	r3, [r2, #88]	; 0x58
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <HAL_MspInit+0x44>)
 8001030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b0ae      	sub	sp, #184	; 0xb8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	2288      	movs	r2, #136	; 0x88
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f003 fe09 	bl	8004c84 <memset>
  if(huart->Instance==USART1)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a5c      	ldr	r2, [pc, #368]	; (80011e8 <HAL_UART_MspInit+0x19c>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d16f      	bne.n	800115c <HAL_UART_MspInit+0x110>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800107c:	2301      	movs	r3, #1
 800107e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001080:	2300      	movs	r3, #0
 8001082:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001084:	f107 031c 	add.w	r3, r7, #28
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fe31 	bl	8002cf0 <HAL_RCCEx_PeriphCLKConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001094:	f7ff ffb0 	bl	8000ff8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001098:	4b54      	ldr	r3, [pc, #336]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 800109a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800109c:	4a53      	ldr	r2, [pc, #332]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 800109e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a2:	6613      	str	r3, [r2, #96]	; 0x60
 80010a4:	4b51      	ldr	r3, [pc, #324]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80010a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ac:	61bb      	str	r3, [r7, #24]
 80010ae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	4b4e      	ldr	r3, [pc, #312]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b4:	4a4d      	ldr	r2, [pc, #308]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010bc:	4b4b      	ldr	r3, [pc, #300]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80010be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010c8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010e2:	2307      	movs	r3, #7
 80010e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f2:	f000 fdeb 	bl	8001ccc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80010f6:	4b3e      	ldr	r3, [pc, #248]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 80010f8:	4a3e      	ldr	r2, [pc, #248]	; (80011f4 <HAL_UART_MspInit+0x1a8>)
 80010fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80010fc:	4b3c      	ldr	r3, [pc, #240]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 80010fe:	2202      	movs	r2, #2
 8001100:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001102:	4b3b      	ldr	r3, [pc, #236]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001108:	4b39      	ldr	r3, [pc, #228]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001114:	4b36      	ldr	r3, [pc, #216]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001116:	2200      	movs	r2, #0
 8001118:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800111a:	4b35      	ldr	r3, [pc, #212]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001120:	4b33      	ldr	r3, [pc, #204]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001122:	2220      	movs	r2, #32
 8001124:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001126:	4b32      	ldr	r3, [pc, #200]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001128:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800112c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800112e:	4830      	ldr	r0, [pc, #192]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001130:	f000 fb56 	bl	80017e0 <HAL_DMA_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800113a:	f7ff ff5d 	bl	8000ff8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a2b      	ldr	r2, [pc, #172]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001142:	671a      	str	r2, [r3, #112]	; 0x70
 8001144:	4a2a      	ldr	r2, [pc, #168]	; (80011f0 <HAL_UART_MspInit+0x1a4>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	2025      	movs	r0, #37	; 0x25
 8001150:	f000 fb0f 	bl	8001772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001154:	2025      	movs	r0, #37	; 0x25
 8001156:	f000 fb28 	bl	80017aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800115a:	e040      	b.n	80011de <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a25      	ldr	r2, [pc, #148]	; (80011f8 <HAL_UART_MspInit+0x1ac>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d13b      	bne.n	80011de <HAL_UART_MspInit+0x192>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001166:	2302      	movs	r3, #2
 8001168:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800116a:	2300      	movs	r3, #0
 800116c:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4618      	mov	r0, r3
 8001174:	f001 fdbc 	bl	8002cf0 <HAL_RCCEx_PeriphCLKConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_UART_MspInit+0x136>
      Error_Handler();
 800117e:	f7ff ff3b 	bl	8000ff8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001182:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 8001184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001186:	4a19      	ldr	r2, [pc, #100]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 8001188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800118c:	6593      	str	r3, [r2, #88]	; 0x58
 800118e:	4b17      	ldr	r3, [pc, #92]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 8001190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	4a13      	ldr	r2, [pc, #76]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <HAL_UART_MspInit+0x1a0>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011b2:	230c      	movs	r3, #12
 80011b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011ca:	2307      	movs	r3, #7
 80011cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011d4:	4619      	mov	r1, r3
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011da:	f000 fd77 	bl	8001ccc <HAL_GPIO_Init>
}
 80011de:	bf00      	nop
 80011e0:	37b8      	adds	r7, #184	; 0xb8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40013800 	.word	0x40013800
 80011ec:	40021000 	.word	0x40021000
 80011f0:	2000009c 	.word	0x2000009c
 80011f4:	40020058 	.word	0x40020058
 80011f8:	40004400 	.word	0x40004400

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <NMI_Handler+0x4>

08001202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001206:	e7fe      	b.n	8001206 <HardFault_Handler+0x4>

08001208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800120c:	e7fe      	b.n	800120c <MemManage_Handler+0x4>

0800120e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001212:	e7fe      	b.n	8001212 <BusFault_Handler+0x4>

08001214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <UsageFault_Handler+0x4>

0800121a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001248:	f000 f974 	bl	8001534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <DMA1_Channel5_IRQHandler+0x10>)
 8001256:	f000 fc5a 	bl	8001b0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	2000009c 	.word	0x2000009c

08001264 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001268:	4802      	ldr	r0, [pc, #8]	; (8001274 <USART1_IRQHandler+0x10>)
 800126a:	f002 fb35 	bl	80038d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200000e4 	.word	0x200000e4

08001278 <_getpid>:
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
 800127c:	2301      	movs	r3, #1
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <_kill>:
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	f003 fccd 	bl	8004c30 <__errno>
 8001296:	4603      	mov	r3, r0
 8001298:	2216      	movs	r2, #22
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <_exit>:
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ffe7 	bl	8001288 <_kill>
 80012ba:	e7fe      	b.n	80012ba <_exit+0x12>

080012bc <_read>:
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	e00a      	b.n	80012e4 <_read+0x28>
 80012ce:	f3af 8000 	nop.w
 80012d2:	4601      	mov	r1, r0
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	b2ca      	uxtb	r2, r1
 80012dc:	701a      	strb	r2, [r3, #0]
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	3301      	adds	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbf0      	blt.n	80012ce <_read+0x12>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4618      	mov	r0, r3
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <_write>:
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	60f8      	str	r0, [r7, #12]
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	e009      	b.n	800131c <_write+0x26>
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	60ba      	str	r2, [r7, #8]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f3af 8000 	nop.w
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	3301      	adds	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697a      	ldr	r2, [r7, #20]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	dbf1      	blt.n	8001308 <_write+0x12>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4618      	mov	r0, r3
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <_close>:
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
 8001336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <_fstat>:
 8001346:	b480      	push	{r7}
 8001348:	b083      	sub	sp, #12
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
 800134e:	6039      	str	r1, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	2300      	movs	r3, #0
 800135a:	4618      	mov	r0, r3
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <_isatty>:
 8001366:	b480      	push	{r7}
 8001368:	b083      	sub	sp, #12
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
 800136e:	2301      	movs	r3, #1
 8001370:	4618      	mov	r0, r3
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <_lseek>:
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
 8001388:	2300      	movs	r3, #0
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <_sbrk>:
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	4a14      	ldr	r2, [pc, #80]	; (80013f4 <_sbrk+0x5c>)
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <_sbrk+0x60>)
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	4b13      	ldr	r3, [pc, #76]	; (80013fc <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x22>
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <_sbrk+0x64>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	; (8001400 <_sbrk+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d207      	bcs.n	80013d8 <_sbrk+0x40>
 80013c8:	f003 fc32 	bl	8004c30 <__errno>
 80013cc:	4603      	mov	r3, r0
 80013ce:	220c      	movs	r2, #12
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013d6:	e009      	b.n	80013ec <_sbrk+0x54>
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b07      	ldr	r3, [pc, #28]	; (80013fc <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a05      	ldr	r2, [pc, #20]	; (80013fc <_sbrk+0x64>)
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20018000 	.word	0x20018000
 80013f8:	00000400 	.word	0x00000400
 80013fc:	20000090 	.word	0x20000090
 8001400:	20000200 	.word	0x20000200

08001404 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <SystemInit+0x20>)
 800140a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800140e:	4a05      	ldr	r2, [pc, #20]	; (8001424 <SystemInit+0x20>)
 8001410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <Reset_Handler>:
 8001428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001460 <LoopForever+0x2>
 800142c:	f7ff ffea 	bl	8001404 <SystemInit>
 8001430:	480c      	ldr	r0, [pc, #48]	; (8001464 <LoopForever+0x6>)
 8001432:	490d      	ldr	r1, [pc, #52]	; (8001468 <LoopForever+0xa>)
 8001434:	4a0d      	ldr	r2, [pc, #52]	; (800146c <LoopForever+0xe>)
 8001436:	2300      	movs	r3, #0
 8001438:	e002      	b.n	8001440 <LoopCopyDataInit>

0800143a <CopyDataInit>:
 800143a:	58d4      	ldr	r4, [r2, r3]
 800143c:	50c4      	str	r4, [r0, r3]
 800143e:	3304      	adds	r3, #4

08001440 <LoopCopyDataInit>:
 8001440:	18c4      	adds	r4, r0, r3
 8001442:	428c      	cmp	r4, r1
 8001444:	d3f9      	bcc.n	800143a <CopyDataInit>
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <LoopForever+0x12>)
 8001448:	4c0a      	ldr	r4, [pc, #40]	; (8001474 <LoopForever+0x16>)
 800144a:	2300      	movs	r3, #0
 800144c:	e001      	b.n	8001452 <LoopFillZerobss>

0800144e <FillZerobss>:
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	3204      	adds	r2, #4

08001452 <LoopFillZerobss>:
 8001452:	42a2      	cmp	r2, r4
 8001454:	d3fb      	bcc.n	800144e <FillZerobss>
 8001456:	f003 fbf1 	bl	8004c3c <__libc_init_array>
 800145a:	f7ff f8ff 	bl	800065c <main>

0800145e <LoopForever>:
 800145e:	e7fe      	b.n	800145e <LoopForever>
 8001460:	20018000 	.word	0x20018000
 8001464:	20000000 	.word	0x20000000
 8001468:	20000070 	.word	0x20000070
 800146c:	080063d8 	.word	0x080063d8
 8001470:	20000070 	.word	0x20000070
 8001474:	20000200 	.word	0x20000200

08001478 <ADC1_2_IRQHandler>:
 8001478:	e7fe      	b.n	8001478 <ADC1_2_IRQHandler>
	...

0800147c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001482:	2300      	movs	r3, #0
 8001484:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <HAL_Init+0x3c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a0b      	ldr	r2, [pc, #44]	; (80014b8 <HAL_Init+0x3c>)
 800148c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001490:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001492:	2003      	movs	r0, #3
 8001494:	f000 f962 	bl	800175c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001498:	2000      	movs	r0, #0
 800149a:	f000 f80f 	bl	80014bc <HAL_InitTick>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d002      	beq.n	80014aa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	71fb      	strb	r3, [r7, #7]
 80014a8:	e001      	b.n	80014ae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014aa:	f7ff fdab 	bl	8001004 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014ae:	79fb      	ldrb	r3, [r7, #7]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40022000 	.word	0x40022000

080014bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014c4:	2300      	movs	r3, #0
 80014c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80014c8:	4b17      	ldr	r3, [pc, #92]	; (8001528 <HAL_InitTick+0x6c>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d023      	beq.n	8001518 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <HAL_InitTick+0x70>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <HAL_InitTick+0x6c>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014de:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f96d 	bl	80017c6 <HAL_SYSTICK_Config>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10f      	bne.n	8001512 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b0f      	cmp	r3, #15
 80014f6:	d809      	bhi.n	800150c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f8:	2200      	movs	r2, #0
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001500:	f000 f937 	bl	8001772 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001504:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <HAL_InitTick+0x74>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e007      	b.n	800151c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	e004      	b.n	800151c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]
 8001516:	e001      	b.n	800151c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800151c:	7bfb      	ldrb	r3, [r7, #15]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000008 	.word	0x20000008
 800152c:	20000000 	.word	0x20000000
 8001530:	20000004 	.word	0x20000004

08001534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_IncTick+0x20>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_IncTick+0x24>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4413      	add	r3, r2
 8001544:	4a04      	ldr	r2, [pc, #16]	; (8001558 <HAL_IncTick+0x24>)
 8001546:	6013      	str	r3, [r2, #0]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000008 	.word	0x20000008
 8001558:	200001ec 	.word	0x200001ec

0800155c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <HAL_GetTick+0x14>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	200001ec 	.word	0x200001ec

08001574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800157c:	f7ff ffee 	bl	800155c <HAL_GetTick>
 8001580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800158c:	d005      	beq.n	800159a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <HAL_Delay+0x44>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4413      	add	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800159a:	bf00      	nop
 800159c:	f7ff ffde 	bl	800155c <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d8f7      	bhi.n	800159c <HAL_Delay+0x28>
  {
  }
}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008

080015bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <__NVIC_SetPriorityGrouping+0x44>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015d8:	4013      	ands	r3, r2
 80015da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ee:	4a04      	ldr	r2, [pc, #16]	; (8001600 <__NVIC_SetPriorityGrouping+0x44>)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	60d3      	str	r3, [r2, #12]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001608:	4b04      	ldr	r3, [pc, #16]	; (800161c <__NVIC_GetPriorityGrouping+0x18>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	f003 0307 	and.w	r3, r3, #7
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	db0b      	blt.n	800164a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	f003 021f 	and.w	r2, r3, #31
 8001638:	4907      	ldr	r1, [pc, #28]	; (8001658 <__NVIC_EnableIRQ+0x38>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	095b      	lsrs	r3, r3, #5
 8001640:	2001      	movs	r0, #1
 8001642:	fa00 f202 	lsl.w	r2, r0, r2
 8001646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100

0800165c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	db0a      	blt.n	8001686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	b2da      	uxtb	r2, r3
 8001674:	490c      	ldr	r1, [pc, #48]	; (80016a8 <__NVIC_SetPriority+0x4c>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	0112      	lsls	r2, r2, #4
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	440b      	add	r3, r1
 8001680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001684:	e00a      	b.n	800169c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4908      	ldr	r1, [pc, #32]	; (80016ac <__NVIC_SetPriority+0x50>)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3b04      	subs	r3, #4
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	440b      	add	r3, r1
 800169a:	761a      	strb	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	; 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f1c3 0307 	rsb	r3, r3, #7
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	bf28      	it	cs
 80016ce:	2304      	movcs	r3, #4
 80016d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3304      	adds	r3, #4
 80016d6:	2b06      	cmp	r3, #6
 80016d8:	d902      	bls.n	80016e0 <NVIC_EncodePriority+0x30>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3b03      	subs	r3, #3
 80016de:	e000      	b.n	80016e2 <NVIC_EncodePriority+0x32>
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43da      	mvns	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	401a      	ands	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	43d9      	mvns	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	4313      	orrs	r3, r2
         );
}
 800170a:	4618      	mov	r0, r3
 800170c:	3724      	adds	r7, #36	; 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
	...

08001718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001728:	d301      	bcc.n	800172e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172a:	2301      	movs	r3, #1
 800172c:	e00f      	b.n	800174e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172e:	4a0a      	ldr	r2, [pc, #40]	; (8001758 <SysTick_Config+0x40>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001736:	210f      	movs	r1, #15
 8001738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800173c:	f7ff ff8e 	bl	800165c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <SysTick_Config+0x40>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001746:	4b04      	ldr	r3, [pc, #16]	; (8001758 <SysTick_Config+0x40>)
 8001748:	2207      	movs	r2, #7
 800174a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	e000e010 	.word	0xe000e010

0800175c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff29 	bl	80015bc <__NVIC_SetPriorityGrouping>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001784:	f7ff ff3e 	bl	8001604 <__NVIC_GetPriorityGrouping>
 8001788:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	6978      	ldr	r0, [r7, #20]
 8001790:	f7ff ff8e 	bl	80016b0 <NVIC_EncodePriority>
 8001794:	4602      	mov	r2, r0
 8001796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff5d 	bl	800165c <__NVIC_SetPriority>
}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff31 	bl	8001620 <__NVIC_EnableIRQ>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffa2 	bl	8001718 <SysTick_Config>
 80017d4:	4603      	mov	r3, r0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e098      	b.n	8001924 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b4d      	ldr	r3, [pc, #308]	; (8001930 <HAL_DMA_Init+0x150>)
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d80f      	bhi.n	800181e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	4b4b      	ldr	r3, [pc, #300]	; (8001934 <HAL_DMA_Init+0x154>)
 8001806:	4413      	add	r3, r2
 8001808:	4a4b      	ldr	r2, [pc, #300]	; (8001938 <HAL_DMA_Init+0x158>)
 800180a:	fba2 2303 	umull	r2, r3, r2, r3
 800180e:	091b      	lsrs	r3, r3, #4
 8001810:	009a      	lsls	r2, r3, #2
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a48      	ldr	r2, [pc, #288]	; (800193c <HAL_DMA_Init+0x15c>)
 800181a:	641a      	str	r2, [r3, #64]	; 0x40
 800181c:	e00e      	b.n	800183c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	4b46      	ldr	r3, [pc, #280]	; (8001940 <HAL_DMA_Init+0x160>)
 8001826:	4413      	add	r3, r2
 8001828:	4a43      	ldr	r2, [pc, #268]	; (8001938 <HAL_DMA_Init+0x158>)
 800182a:	fba2 2303 	umull	r2, r3, r2, r3
 800182e:	091b      	lsrs	r3, r3, #4
 8001830:	009a      	lsls	r2, r3, #2
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a42      	ldr	r2, [pc, #264]	; (8001944 <HAL_DMA_Init+0x164>)
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2202      	movs	r2, #2
 8001840:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001856:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800186c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001896:	d039      	beq.n	800190c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	4a27      	ldr	r2, [pc, #156]	; (800193c <HAL_DMA_Init+0x15c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d11a      	bne.n	80018d8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018a2:	4b29      	ldr	r3, [pc, #164]	; (8001948 <HAL_DMA_Init+0x168>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f003 031c 	and.w	r3, r3, #28
 80018ae:	210f      	movs	r1, #15
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	4924      	ldr	r1, [pc, #144]	; (8001948 <HAL_DMA_Init+0x168>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018bc:	4b22      	ldr	r3, [pc, #136]	; (8001948 <HAL_DMA_Init+0x168>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6859      	ldr	r1, [r3, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c8:	f003 031c 	and.w	r3, r3, #28
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	491d      	ldr	r1, [pc, #116]	; (8001948 <HAL_DMA_Init+0x168>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	600b      	str	r3, [r1, #0]
 80018d6:	e019      	b.n	800190c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018d8:	4b1c      	ldr	r3, [pc, #112]	; (800194c <HAL_DMA_Init+0x16c>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e0:	f003 031c 	and.w	r3, r3, #28
 80018e4:	210f      	movs	r1, #15
 80018e6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ea:	43db      	mvns	r3, r3
 80018ec:	4917      	ldr	r1, [pc, #92]	; (800194c <HAL_DMA_Init+0x16c>)
 80018ee:	4013      	ands	r3, r2
 80018f0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018f2:	4b16      	ldr	r3, [pc, #88]	; (800194c <HAL_DMA_Init+0x16c>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6859      	ldr	r1, [r3, #4]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	f003 031c 	and.w	r3, r3, #28
 8001902:	fa01 f303 	lsl.w	r3, r1, r3
 8001906:	4911      	ldr	r1, [pc, #68]	; (800194c <HAL_DMA_Init+0x16c>)
 8001908:	4313      	orrs	r3, r2
 800190a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	40020407 	.word	0x40020407
 8001934:	bffdfff8 	.word	0xbffdfff8
 8001938:	cccccccd 	.word	0xcccccccd
 800193c:	40020000 	.word	0x40020000
 8001940:	bffdfbf8 	.word	0xbffdfbf8
 8001944:	40020400 	.word	0x40020400
 8001948:	400200a8 	.word	0x400200a8
 800194c:	400204a8 	.word	0x400204a8

08001950 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
 800195c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <HAL_DMA_Start_IT+0x20>
 800196c:	2302      	movs	r3, #2
 800196e:	e04b      	b.n	8001a08 <HAL_DMA_Start_IT+0xb8>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b01      	cmp	r3, #1
 8001982:	d13a      	bne.n	80019fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2202      	movs	r2, #2
 8001988:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2200      	movs	r2, #0
 8001990:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0201 	bic.w	r2, r2, #1
 80019a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	68b9      	ldr	r1, [r7, #8]
 80019a8:	68f8      	ldr	r0, [r7, #12]
 80019aa:	f000 f95f 	bl	8001c6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d008      	beq.n	80019c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f042 020e 	orr.w	r2, r2, #14
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	e00f      	b.n	80019e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f022 0204 	bic.w	r2, r2, #4
 80019d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 020a 	orr.w	r2, r2, #10
 80019e6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f042 0201 	orr.w	r2, r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e005      	b.n	8001a06 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a02:	2302      	movs	r3, #2
 8001a04:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d008      	beq.n	8001a3a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e022      	b.n	8001a80 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 020e 	bic.w	r2, r2, #14
 8001a48:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0201 	bic.w	r2, r2, #1
 8001a58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f003 021c 	and.w	r2, r3, #28
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	2101      	movs	r1, #1
 8001a68:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2201      	movs	r2, #1
 8001a72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a94:	2300      	movs	r3, #0
 8001a96:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d005      	beq.n	8001ab0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	73fb      	strb	r3, [r7, #15]
 8001aae:	e029      	b.n	8001b04 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 020e 	bic.w	r2, r2, #14
 8001abe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 0201 	bic.w	r2, r2, #1
 8001ace:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad4:	f003 021c 	and.w	r2, r3, #28
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	2101      	movs	r1, #1
 8001ade:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d003      	beq.n	8001b04 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	4798      	blx	r3
    }
  }
  return status;
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b084      	sub	sp, #16
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2a:	f003 031c 	and.w	r3, r3, #28
 8001b2e:	2204      	movs	r2, #4
 8001b30:	409a      	lsls	r2, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	4013      	ands	r3, r2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d026      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x7a>
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d021      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0320 	and.w	r3, r3, #32
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d107      	bne.n	8001b62 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0204 	bic.w	r2, r2, #4
 8001b60:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b66:	f003 021c 	and.w	r2, r3, #28
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	2104      	movs	r1, #4
 8001b70:	fa01 f202 	lsl.w	r2, r1, r2
 8001b74:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d071      	beq.n	8001c62 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001b86:	e06c      	b.n	8001c62 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8c:	f003 031c 	and.w	r3, r3, #28
 8001b90:	2202      	movs	r2, #2
 8001b92:	409a      	lsls	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d02e      	beq.n	8001bfa <HAL_DMA_IRQHandler+0xec>
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d029      	beq.n	8001bfa <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10b      	bne.n	8001bcc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f022 020a 	bic.w	r2, r2, #10
 8001bc2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd0:	f003 021c 	and.w	r2, r3, #28
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	2102      	movs	r1, #2
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d038      	beq.n	8001c62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bf8:	e033      	b.n	8001c62 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f003 031c 	and.w	r3, r3, #28
 8001c02:	2208      	movs	r2, #8
 8001c04:	409a      	lsls	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d02a      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x156>
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d025      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 020e 	bic.w	r2, r2, #14
 8001c26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2c:	f003 021c 	and.w	r2, r3, #28
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	2101      	movs	r1, #1
 8001c36:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
}
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
 8001c78:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	f003 021c 	and.w	r2, r3, #28
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	2101      	movs	r1, #1
 8001c88:	fa01 f202 	lsl.w	r2, r1, r2
 8001c8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	2b10      	cmp	r3, #16
 8001c9c:	d108      	bne.n	8001cb0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cae:	e007      	b.n	8001cc0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68ba      	ldr	r2, [r7, #8]
 8001cb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	60da      	str	r2, [r3, #12]
}
 8001cc0:	bf00      	nop
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b087      	sub	sp, #28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cda:	e17f      	b.n	8001fdc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	4013      	ands	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 8171 	beq.w	8001fd6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d005      	beq.n	8001d0c <HAL_GPIO_Init+0x40>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d130      	bne.n	8001d6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	2203      	movs	r2, #3
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d42:	2201      	movs	r2, #1
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	091b      	lsrs	r3, r3, #4
 8001d58:	f003 0201 	and.w	r2, r3, #1
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d118      	bne.n	8001dac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d80:	2201      	movs	r2, #1
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	08db      	lsrs	r3, r3, #3
 8001d96:	f003 0201 	and.w	r2, r3, #1
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d017      	beq.n	8001de8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d123      	bne.n	8001e3c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	08da      	lsrs	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3208      	adds	r2, #8
 8001dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	220f      	movs	r2, #15
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	691a      	ldr	r2, [r3, #16]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3208      	adds	r2, #8
 8001e36:	6939      	ldr	r1, [r7, #16]
 8001e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	2203      	movs	r2, #3
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 0203 	and.w	r2, r3, #3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80ac 	beq.w	8001fd6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	4b5f      	ldr	r3, [pc, #380]	; (8001ffc <HAL_GPIO_Init+0x330>)
 8001e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e82:	4a5e      	ldr	r2, [pc, #376]	; (8001ffc <HAL_GPIO_Init+0x330>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6613      	str	r3, [r2, #96]	; 0x60
 8001e8a:	4b5c      	ldr	r3, [pc, #368]	; (8001ffc <HAL_GPIO_Init+0x330>)
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e96:	4a5a      	ldr	r2, [pc, #360]	; (8002000 <HAL_GPIO_Init+0x334>)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	220f      	movs	r2, #15
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ec0:	d025      	beq.n	8001f0e <HAL_GPIO_Init+0x242>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a4f      	ldr	r2, [pc, #316]	; (8002004 <HAL_GPIO_Init+0x338>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d01f      	beq.n	8001f0a <HAL_GPIO_Init+0x23e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4e      	ldr	r2, [pc, #312]	; (8002008 <HAL_GPIO_Init+0x33c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d019      	beq.n	8001f06 <HAL_GPIO_Init+0x23a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a4d      	ldr	r2, [pc, #308]	; (800200c <HAL_GPIO_Init+0x340>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d013      	beq.n	8001f02 <HAL_GPIO_Init+0x236>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a4c      	ldr	r2, [pc, #304]	; (8002010 <HAL_GPIO_Init+0x344>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d00d      	beq.n	8001efe <HAL_GPIO_Init+0x232>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a4b      	ldr	r2, [pc, #300]	; (8002014 <HAL_GPIO_Init+0x348>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d007      	beq.n	8001efa <HAL_GPIO_Init+0x22e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a4a      	ldr	r2, [pc, #296]	; (8002018 <HAL_GPIO_Init+0x34c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d101      	bne.n	8001ef6 <HAL_GPIO_Init+0x22a>
 8001ef2:	2306      	movs	r3, #6
 8001ef4:	e00c      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001ef6:	2307      	movs	r3, #7
 8001ef8:	e00a      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001efa:	2305      	movs	r3, #5
 8001efc:	e008      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001efe:	2304      	movs	r3, #4
 8001f00:	e006      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001f02:	2303      	movs	r3, #3
 8001f04:	e004      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001f06:	2302      	movs	r3, #2
 8001f08:	e002      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <HAL_GPIO_Init+0x244>
 8001f0e:	2300      	movs	r3, #0
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	f002 0203 	and.w	r2, r2, #3
 8001f16:	0092      	lsls	r2, r2, #2
 8001f18:	4093      	lsls	r3, r2
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f20:	4937      	ldr	r1, [pc, #220]	; (8002000 <HAL_GPIO_Init+0x334>)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	3302      	adds	r3, #2
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f2e:	4b3b      	ldr	r3, [pc, #236]	; (800201c <HAL_GPIO_Init+0x350>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f52:	4a32      	ldr	r2, [pc, #200]	; (800201c <HAL_GPIO_Init+0x350>)
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f58:	4b30      	ldr	r3, [pc, #192]	; (800201c <HAL_GPIO_Init+0x350>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	4013      	ands	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f7c:	4a27      	ldr	r2, [pc, #156]	; (800201c <HAL_GPIO_Init+0x350>)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <HAL_GPIO_Init+0x350>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fa6:	4a1d      	ldr	r2, [pc, #116]	; (800201c <HAL_GPIO_Init+0x350>)
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fac:	4b1b      	ldr	r3, [pc, #108]	; (800201c <HAL_GPIO_Init+0x350>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fd0:	4a12      	ldr	r2, [pc, #72]	; (800201c <HAL_GPIO_Init+0x350>)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f47f ae78 	bne.w	8001cdc <HAL_GPIO_Init+0x10>
  }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	371c      	adds	r7, #28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010000 	.word	0x40010000
 8002004:	48000400 	.word	0x48000400
 8002008:	48000800 	.word	0x48000800
 800200c:	48000c00 	.word	0x48000c00
 8002010:	48001000 	.word	0x48001000
 8002014:	48001400 	.word	0x48001400
 8002018:	48001800 	.word	0x48001800
 800201c:	40010400 	.word	0x40010400

08002020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	807b      	strh	r3, [r7, #2]
 800202c:	4613      	mov	r3, r2
 800202e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002030:	787b      	ldrb	r3, [r7, #1]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002036:	887a      	ldrh	r2, [r7, #2]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800203c:	e002      	b.n	8002044 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800203e:	887a      	ldrh	r2, [r7, #2]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002054:	4b04      	ldr	r3, [pc, #16]	; (8002068 <HAL_PWREx_GetVoltageRange+0x18>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40007000 	.word	0x40007000

0800206c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800207a:	d130      	bne.n	80020de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800207c:	4b23      	ldr	r3, [pc, #140]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002088:	d038      	beq.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002092:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002098:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800209a:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2232      	movs	r2, #50	; 0x32
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	4a1b      	ldr	r2, [pc, #108]	; (8002114 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	0c9b      	lsrs	r3, r3, #18
 80020ac:	3301      	adds	r3, #1
 80020ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b0:	e002      	b.n	80020b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3b01      	subs	r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b8:	4b14      	ldr	r3, [pc, #80]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c4:	d102      	bne.n	80020cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f2      	bne.n	80020b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d8:	d110      	bne.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e00f      	b.n	80020fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020de:	4b0b      	ldr	r3, [pc, #44]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ea:	d007      	beq.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020ec:	4b07      	ldr	r3, [pc, #28]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020f4:	4a05      	ldr	r2, [pc, #20]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40007000 	.word	0x40007000
 8002110:	20000000 	.word	0x20000000
 8002114:	431bde83 	.word	0x431bde83

08002118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e3d4      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212a:	4ba1      	ldr	r3, [pc, #644]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002134:	4b9e      	ldr	r3, [pc, #632]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 80e4 	beq.w	8002314 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d007      	beq.n	8002162 <HAL_RCC_OscConfig+0x4a>
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	2b0c      	cmp	r3, #12
 8002156:	f040 808b 	bne.w	8002270 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	2b01      	cmp	r3, #1
 800215e:	f040 8087 	bne.w	8002270 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002162:	4b93      	ldr	r3, [pc, #588]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d005      	beq.n	800217a <HAL_RCC_OscConfig+0x62>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e3ac      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1a      	ldr	r2, [r3, #32]
 800217e:	4b8c      	ldr	r3, [pc, #560]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <HAL_RCC_OscConfig+0x7c>
 800218a:	4b89      	ldr	r3, [pc, #548]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002192:	e005      	b.n	80021a0 <HAL_RCC_OscConfig+0x88>
 8002194:	4b86      	ldr	r3, [pc, #536]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002196:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800219a:	091b      	lsrs	r3, r3, #4
 800219c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d223      	bcs.n	80021ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 fd41 	bl	8002c30 <RCC_SetFlashLatencyFromMSIRange>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e38d      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021b8:	4b7d      	ldr	r3, [pc, #500]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a7c      	ldr	r2, [pc, #496]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021be:	f043 0308 	orr.w	r3, r3, #8
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	4b7a      	ldr	r3, [pc, #488]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	4977      	ldr	r1, [pc, #476]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021d6:	4b76      	ldr	r3, [pc, #472]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	4972      	ldr	r1, [pc, #456]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
 80021ea:	e025      	b.n	8002238 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021ec:	4b70      	ldr	r3, [pc, #448]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a6f      	ldr	r2, [pc, #444]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021f2:	f043 0308 	orr.w	r3, r3, #8
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b6d      	ldr	r3, [pc, #436]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	496a      	ldr	r1, [pc, #424]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800220a:	4b69      	ldr	r3, [pc, #420]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	4965      	ldr	r1, [pc, #404]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800221a:	4313      	orrs	r3, r2
 800221c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d109      	bne.n	8002238 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4618      	mov	r0, r3
 800222a:	f000 fd01 	bl	8002c30 <RCC_SetFlashLatencyFromMSIRange>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e34d      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002238:	f000 fc36 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 800223c:	4602      	mov	r2, r0
 800223e:	4b5c      	ldr	r3, [pc, #368]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	091b      	lsrs	r3, r3, #4
 8002244:	f003 030f 	and.w	r3, r3, #15
 8002248:	495a      	ldr	r1, [pc, #360]	; (80023b4 <HAL_RCC_OscConfig+0x29c>)
 800224a:	5ccb      	ldrb	r3, [r1, r3]
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	fa22 f303 	lsr.w	r3, r2, r3
 8002254:	4a58      	ldr	r2, [pc, #352]	; (80023b8 <HAL_RCC_OscConfig+0x2a0>)
 8002256:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002258:	4b58      	ldr	r3, [pc, #352]	; (80023bc <HAL_RCC_OscConfig+0x2a4>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff f92d 	bl	80014bc <HAL_InitTick>
 8002262:	4603      	mov	r3, r0
 8002264:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d052      	beq.n	8002312 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	e331      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d032      	beq.n	80022de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002278:	4b4d      	ldr	r3, [pc, #308]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a4c      	ldr	r2, [pc, #304]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002284:	f7ff f96a 	bl	800155c <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800228c:	f7ff f966 	bl	800155c <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e31a      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800229e:	4b44      	ldr	r3, [pc, #272]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0f0      	beq.n	800228c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022aa:	4b41      	ldr	r3, [pc, #260]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a40      	ldr	r2, [pc, #256]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022b0:	f043 0308 	orr.w	r3, r3, #8
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4b3e      	ldr	r3, [pc, #248]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	493b      	ldr	r1, [pc, #236]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022c8:	4b39      	ldr	r3, [pc, #228]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	021b      	lsls	r3, r3, #8
 80022d6:	4936      	ldr	r1, [pc, #216]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	604b      	str	r3, [r1, #4]
 80022dc:	e01a      	b.n	8002314 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022de:	4b34      	ldr	r3, [pc, #208]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a33      	ldr	r2, [pc, #204]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 80022e4:	f023 0301 	bic.w	r3, r3, #1
 80022e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022ea:	f7ff f937 	bl	800155c <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022f2:	f7ff f933 	bl	800155c <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e2e7      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002304:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1f0      	bne.n	80022f2 <HAL_RCC_OscConfig+0x1da>
 8002310:	e000      	b.n	8002314 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002312:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d074      	beq.n	800240a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	2b08      	cmp	r3, #8
 8002324:	d005      	beq.n	8002332 <HAL_RCC_OscConfig+0x21a>
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	2b0c      	cmp	r3, #12
 800232a:	d10e      	bne.n	800234a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	2b03      	cmp	r3, #3
 8002330:	d10b      	bne.n	800234a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002332:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d064      	beq.n	8002408 <HAL_RCC_OscConfig+0x2f0>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d160      	bne.n	8002408 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e2c4      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002352:	d106      	bne.n	8002362 <HAL_RCC_OscConfig+0x24a>
 8002354:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a15      	ldr	r2, [pc, #84]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800235a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	e01d      	b.n	800239e <HAL_RCC_OscConfig+0x286>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800236a:	d10c      	bne.n	8002386 <HAL_RCC_OscConfig+0x26e>
 800236c:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0f      	ldr	r2, [pc, #60]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002372:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002376:	6013      	str	r3, [r2, #0]
 8002378:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800237e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002382:	6013      	str	r3, [r2, #0]
 8002384:	e00b      	b.n	800239e <HAL_RCC_OscConfig+0x286>
 8002386:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 800238c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <HAL_RCC_OscConfig+0x298>)
 8002398:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800239c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d01c      	beq.n	80023e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a6:	f7ff f8d9 	bl	800155c <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ac:	e011      	b.n	80023d2 <HAL_RCC_OscConfig+0x2ba>
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000
 80023b4:	08006234 	.word	0x08006234
 80023b8:	20000000 	.word	0x20000000
 80023bc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023c0:	f7ff f8cc 	bl	800155c <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b64      	cmp	r3, #100	; 0x64
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e280      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d2:	4baf      	ldr	r3, [pc, #700]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0f0      	beq.n	80023c0 <HAL_RCC_OscConfig+0x2a8>
 80023de:	e014      	b.n	800240a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7ff f8bc 	bl	800155c <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e8:	f7ff f8b8 	bl	800155c <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b64      	cmp	r3, #100	; 0x64
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e26c      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023fa:	4ba5      	ldr	r3, [pc, #660]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x2d0>
 8002406:	e000      	b.n	800240a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d060      	beq.n	80024d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	2b04      	cmp	r3, #4
 800241a:	d005      	beq.n	8002428 <HAL_RCC_OscConfig+0x310>
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	2b0c      	cmp	r3, #12
 8002420:	d119      	bne.n	8002456 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d116      	bne.n	8002456 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002428:	4b99      	ldr	r3, [pc, #612]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_RCC_OscConfig+0x328>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e249      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002440:	4b93      	ldr	r3, [pc, #588]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	4990      	ldr	r1, [pc, #576]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002454:	e040      	b.n	80024d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d023      	beq.n	80024a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800245e:	4b8c      	ldr	r3, [pc, #560]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a8b      	ldr	r2, [pc, #556]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7ff f877 	bl	800155c <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002472:	f7ff f873 	bl	800155c <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e227      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002484:	4b82      	ldr	r3, [pc, #520]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f0      	beq.n	8002472 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002490:	4b7f      	ldr	r3, [pc, #508]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	061b      	lsls	r3, r3, #24
 800249e:	497c      	ldr	r1, [pc, #496]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]
 80024a4:	e018      	b.n	80024d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024a6:	4b7a      	ldr	r3, [pc, #488]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a79      	ldr	r2, [pc, #484]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b2:	f7ff f853 	bl	800155c <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ba:	f7ff f84f 	bl	800155c <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e203      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024cc:	4b70      	ldr	r3, [pc, #448]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1f0      	bne.n	80024ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d03c      	beq.n	800255e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d01c      	beq.n	8002526 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ec:	4b68      	ldr	r3, [pc, #416]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f2:	4a67      	ldr	r2, [pc, #412]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fc:	f7ff f82e 	bl	800155c <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002504:	f7ff f82a 	bl	800155c <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e1de      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002516:	4b5e      	ldr	r3, [pc, #376]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002518:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0ef      	beq.n	8002504 <HAL_RCC_OscConfig+0x3ec>
 8002524:	e01b      	b.n	800255e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002526:	4b5a      	ldr	r3, [pc, #360]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002528:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800252c:	4a58      	ldr	r2, [pc, #352]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800252e:	f023 0301 	bic.w	r3, r3, #1
 8002532:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002536:	f7ff f811 	bl	800155c <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800253e:	f7ff f80d 	bl	800155c <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e1c1      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002550:	4b4f      	ldr	r3, [pc, #316]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002552:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1ef      	bne.n	800253e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 80a6 	beq.w	80026b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800256c:	2300      	movs	r3, #0
 800256e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002570:	4b47      	ldr	r3, [pc, #284]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10d      	bne.n	8002598 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800257c:	4b44      	ldr	r3, [pc, #272]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800257e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002580:	4a43      	ldr	r2, [pc, #268]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002586:	6593      	str	r3, [r2, #88]	; 0x58
 8002588:	4b41      	ldr	r3, [pc, #260]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800258a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002594:	2301      	movs	r3, #1
 8002596:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002598:	4b3e      	ldr	r3, [pc, #248]	; (8002694 <HAL_RCC_OscConfig+0x57c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d118      	bne.n	80025d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025a4:	4b3b      	ldr	r3, [pc, #236]	; (8002694 <HAL_RCC_OscConfig+0x57c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a3a      	ldr	r2, [pc, #232]	; (8002694 <HAL_RCC_OscConfig+0x57c>)
 80025aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025b0:	f7fe ffd4 	bl	800155c <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b8:	f7fe ffd0 	bl	800155c <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e184      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ca:	4b32      	ldr	r3, [pc, #200]	; (8002694 <HAL_RCC_OscConfig+0x57c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0f0      	beq.n	80025b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d108      	bne.n	80025f0 <HAL_RCC_OscConfig+0x4d8>
 80025de:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e4:	4a2a      	ldr	r2, [pc, #168]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025ee:	e024      	b.n	800263a <HAL_RCC_OscConfig+0x522>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2b05      	cmp	r3, #5
 80025f6:	d110      	bne.n	800261a <HAL_RCC_OscConfig+0x502>
 80025f8:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 80025fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fe:	4a24      	ldr	r2, [pc, #144]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002600:	f043 0304 	orr.w	r3, r3, #4
 8002604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002608:	4b21      	ldr	r3, [pc, #132]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260e:	4a20      	ldr	r2, [pc, #128]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002618:	e00f      	b.n	800263a <HAL_RCC_OscConfig+0x522>
 800261a:	4b1d      	ldr	r3, [pc, #116]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800261c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002620:	4a1b      	ldr	r2, [pc, #108]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002622:	f023 0301 	bic.w	r3, r3, #1
 8002626:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800262a:	4b19      	ldr	r3, [pc, #100]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 800262c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002630:	4a17      	ldr	r2, [pc, #92]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002632:	f023 0304 	bic.w	r3, r3, #4
 8002636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d016      	beq.n	8002670 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002642:	f7fe ff8b 	bl	800155c <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002648:	e00a      	b.n	8002660 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800264a:	f7fe ff87 	bl	800155c <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	f241 3288 	movw	r2, #5000	; 0x1388
 8002658:	4293      	cmp	r3, r2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e139      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002660:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <HAL_RCC_OscConfig+0x578>)
 8002662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0ed      	beq.n	800264a <HAL_RCC_OscConfig+0x532>
 800266e:	e01a      	b.n	80026a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7fe ff74 	bl	800155c <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002676:	e00f      	b.n	8002698 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002678:	f7fe ff70 	bl	800155c <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 3288 	movw	r2, #5000	; 0x1388
 8002686:	4293      	cmp	r3, r2
 8002688:	d906      	bls.n	8002698 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e122      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
 800268e:	bf00      	nop
 8002690:	40021000 	.word	0x40021000
 8002694:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002698:	4b90      	ldr	r3, [pc, #576]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800269a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1e8      	bne.n	8002678 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026a6:	7ffb      	ldrb	r3, [r7, #31]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d105      	bne.n	80026b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ac:	4b8b      	ldr	r3, [pc, #556]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b0:	4a8a      	ldr	r2, [pc, #552]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80026b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026b6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 8108 	beq.w	80028d2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	f040 80d0 	bne.w	800286c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026cc:	4b83      	ldr	r3, [pc, #524]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f003 0203 	and.w	r2, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026dc:	429a      	cmp	r2, r3
 80026de:	d130      	bne.n	8002742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	3b01      	subs	r3, #1
 80026ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d127      	bne.n	8002742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026fe:	429a      	cmp	r2, r3
 8002700:	d11f      	bne.n	8002742 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800270c:	2a07      	cmp	r2, #7
 800270e:	bf14      	ite	ne
 8002710:	2201      	movne	r2, #1
 8002712:	2200      	moveq	r2, #0
 8002714:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002716:	4293      	cmp	r3, r2
 8002718:	d113      	bne.n	8002742 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002724:	085b      	lsrs	r3, r3, #1
 8002726:	3b01      	subs	r3, #1
 8002728:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800272a:	429a      	cmp	r2, r3
 800272c:	d109      	bne.n	8002742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	3b01      	subs	r3, #1
 800273c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800273e:	429a      	cmp	r2, r3
 8002740:	d06e      	beq.n	8002820 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	2b0c      	cmp	r3, #12
 8002746:	d069      	beq.n	800281c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002748:	4b64      	ldr	r3, [pc, #400]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d105      	bne.n	8002760 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002754:	4b61      	ldr	r3, [pc, #388]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0b7      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002764:	4b5d      	ldr	r3, [pc, #372]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a5c      	ldr	r2, [pc, #368]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800276a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800276e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002770:	f7fe fef4 	bl	800155c <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002778:	f7fe fef0 	bl	800155c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e0a4      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800278a:	4b54      	ldr	r3, [pc, #336]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002796:	4b51      	ldr	r3, [pc, #324]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	4b51      	ldr	r3, [pc, #324]	; (80028e0 <HAL_RCC_OscConfig+0x7c8>)
 800279c:	4013      	ands	r3, r2
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027a6:	3a01      	subs	r2, #1
 80027a8:	0112      	lsls	r2, r2, #4
 80027aa:	4311      	orrs	r1, r2
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027b0:	0212      	lsls	r2, r2, #8
 80027b2:	4311      	orrs	r1, r2
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027b8:	0852      	lsrs	r2, r2, #1
 80027ba:	3a01      	subs	r2, #1
 80027bc:	0552      	lsls	r2, r2, #21
 80027be:	4311      	orrs	r1, r2
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027c4:	0852      	lsrs	r2, r2, #1
 80027c6:	3a01      	subs	r2, #1
 80027c8:	0652      	lsls	r2, r2, #25
 80027ca:	4311      	orrs	r1, r2
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027d0:	0912      	lsrs	r2, r2, #4
 80027d2:	0452      	lsls	r2, r2, #17
 80027d4:	430a      	orrs	r2, r1
 80027d6:	4941      	ldr	r1, [pc, #260]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027dc:	4b3f      	ldr	r3, [pc, #252]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a3e      	ldr	r2, [pc, #248]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80027e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027e8:	4b3c      	ldr	r3, [pc, #240]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4a3b      	ldr	r2, [pc, #236]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80027ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027f4:	f7fe feb2 	bl	800155c <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fe feae 	bl	800155c <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e062      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280e:	4b33      	ldr	r3, [pc, #204]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800281a:	e05a      	b.n	80028d2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e059      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002820:	4b2e      	ldr	r3, [pc, #184]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d152      	bne.n	80028d2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800282c:	4b2b      	ldr	r3, [pc, #172]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a2a      	ldr	r2, [pc, #168]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002836:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002838:	4b28      	ldr	r3, [pc, #160]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	4a27      	ldr	r2, [pc, #156]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002842:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002844:	f7fe fe8a 	bl	800155c <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800284c:	f7fe fe86 	bl	800155c <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e03a      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800285e:	4b1f      	ldr	r3, [pc, #124]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x734>
 800286a:	e032      	b.n	80028d2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	2b0c      	cmp	r3, #12
 8002870:	d02d      	beq.n	80028ce <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b1a      	ldr	r3, [pc, #104]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a19      	ldr	r2, [pc, #100]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002878:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800287c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800287e:	4b17      	ldr	r3, [pc, #92]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d105      	bne.n	8002896 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800288a:	4b14      	ldr	r3, [pc, #80]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	4a13      	ldr	r2, [pc, #76]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002890:	f023 0303 	bic.w	r3, r3, #3
 8002894:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002896:	4b11      	ldr	r3, [pc, #68]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	4a10      	ldr	r2, [pc, #64]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 800289c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80028a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a6:	f7fe fe59 	bl	800155c <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ae:	f7fe fe55 	bl	800155c <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e009      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <HAL_RCC_OscConfig+0x7c4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1f0      	bne.n	80028ae <HAL_RCC_OscConfig+0x796>
 80028cc:	e001      	b.n	80028d2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3720      	adds	r7, #32
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000
 80028e0:	f99d808c 	.word	0xf99d808c

080028e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e0c8      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028f8:	4b66      	ldr	r3, [pc, #408]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0307 	and.w	r3, r3, #7
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	429a      	cmp	r2, r3
 8002904:	d910      	bls.n	8002928 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002906:	4b63      	ldr	r3, [pc, #396]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f023 0207 	bic.w	r2, r3, #7
 800290e:	4961      	ldr	r1, [pc, #388]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	4313      	orrs	r3, r2
 8002914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002916:	4b5f      	ldr	r3, [pc, #380]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d001      	beq.n	8002928 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0b0      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d04c      	beq.n	80029ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b03      	cmp	r3, #3
 800293a:	d107      	bne.n	800294c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293c:	4b56      	ldr	r3, [pc, #344]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d121      	bne.n	800298c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e09e      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b02      	cmp	r3, #2
 8002952:	d107      	bne.n	8002964 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002954:	4b50      	ldr	r3, [pc, #320]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d115      	bne.n	800298c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e092      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d107      	bne.n	800297c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800296c:	4b4a      	ldr	r3, [pc, #296]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e086      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800297c:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e07e      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800298c:	4b42      	ldr	r3, [pc, #264]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f023 0203 	bic.w	r2, r3, #3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	493f      	ldr	r1, [pc, #252]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 800299a:	4313      	orrs	r3, r2
 800299c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800299e:	f7fe fddd 	bl	800155c <HAL_GetTick>
 80029a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a6:	f7fe fdd9 	bl	800155c <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e066      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029bc:	4b36      	ldr	r3, [pc, #216]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 020c 	and.w	r2, r3, #12
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d1eb      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029da:	4b2f      	ldr	r3, [pc, #188]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	492c      	ldr	r1, [pc, #176]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b29      	ldr	r3, [pc, #164]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d210      	bcs.n	8002a1c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b26      	ldr	r3, [pc, #152]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f023 0207 	bic.w	r2, r3, #7
 8002a02:	4924      	ldr	r1, [pc, #144]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0a:	4b22      	ldr	r3, [pc, #136]	; (8002a94 <HAL_RCC_ClockConfig+0x1b0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d001      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e036      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4918      	ldr	r1, [pc, #96]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d009      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a46:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	4910      	ldr	r1, [pc, #64]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a5a:	f000 f825 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	4b0d      	ldr	r3, [pc, #52]	; (8002a98 <HAL_RCC_ClockConfig+0x1b4>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	091b      	lsrs	r3, r3, #4
 8002a66:	f003 030f 	and.w	r3, r3, #15
 8002a6a:	490c      	ldr	r1, [pc, #48]	; (8002a9c <HAL_RCC_ClockConfig+0x1b8>)
 8002a6c:	5ccb      	ldrb	r3, [r1, r3]
 8002a6e:	f003 031f 	and.w	r3, r3, #31
 8002a72:	fa22 f303 	lsr.w	r3, r2, r3
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	; (8002aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe fd1c 	bl	80014bc <HAL_InitTick>
 8002a84:	4603      	mov	r3, r0
 8002a86:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a88:	7afb      	ldrb	r3, [r7, #11]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40022000 	.word	0x40022000
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08006234 	.word	0x08006234
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	20000004 	.word	0x20000004

08002aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b089      	sub	sp, #36	; 0x24
 8002aac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ab6:	4b3e      	ldr	r3, [pc, #248]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ac0:	4b3b      	ldr	r3, [pc, #236]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d005      	beq.n	8002adc <HAL_RCC_GetSysClockFreq+0x34>
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	2b0c      	cmp	r3, #12
 8002ad4:	d121      	bne.n	8002b1a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d11e      	bne.n	8002b1a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002adc:	4b34      	ldr	r3, [pc, #208]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d107      	bne.n	8002af8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ae8:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	e005      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002af8:	4b2d      	ldr	r3, [pc, #180]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b04:	4a2b      	ldr	r2, [pc, #172]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10d      	bne.n	8002b30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b18:	e00a      	b.n	8002b30 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d102      	bne.n	8002b26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b20:	4b25      	ldr	r3, [pc, #148]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b22:	61bb      	str	r3, [r7, #24]
 8002b24:	e004      	b.n	8002b30 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b2c:	4b23      	ldr	r3, [pc, #140]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x114>)
 8002b2e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	2b0c      	cmp	r3, #12
 8002b34:	d134      	bne.n	8002ba0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b36:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d003      	beq.n	8002b4e <HAL_RCC_GetSysClockFreq+0xa6>
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d003      	beq.n	8002b54 <HAL_RCC_GetSysClockFreq+0xac>
 8002b4c:	e005      	b.n	8002b5a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b4e:	4b1a      	ldr	r3, [pc, #104]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b50:	617b      	str	r3, [r7, #20]
      break;
 8002b52:	e005      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b54:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x114>)
 8002b56:	617b      	str	r3, [r7, #20]
      break;
 8002b58:	e002      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	617b      	str	r3, [r7, #20]
      break;
 8002b5e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b60:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	091b      	lsrs	r3, r3, #4
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b6e:	4b10      	ldr	r3, [pc, #64]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	fb02 f203 	mul.w	r2, r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b84:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b86:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	0e5b      	lsrs	r3, r3, #25
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	3301      	adds	r3, #1
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ba0:	69bb      	ldr	r3, [r7, #24]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3724      	adds	r7, #36	; 0x24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	0800624c 	.word	0x0800624c
 8002bb8:	00f42400 	.word	0x00f42400
 8002bbc:	007a1200 	.word	0x007a1200

08002bc0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	20000000 	.word	0x20000000

08002bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002bdc:	f7ff fff0 	bl	8002bc0 <HAL_RCC_GetHCLKFreq>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	0a1b      	lsrs	r3, r3, #8
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	4904      	ldr	r1, [pc, #16]	; (8002c00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bee:	5ccb      	ldrb	r3, [r1, r3]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	08006244 	.word	0x08006244

08002c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c08:	f7ff ffda 	bl	8002bc0 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	0adb      	lsrs	r3, r3, #11
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4904      	ldr	r1, [pc, #16]	; (8002c2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	08006244 	.word	0x08006244

08002c30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c38:	2300      	movs	r3, #0
 8002c3a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c3c:	4b2a      	ldr	r3, [pc, #168]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c48:	f7ff fa02 	bl	8002050 <HAL_PWREx_GetVoltageRange>
 8002c4c:	6178      	str	r0, [r7, #20]
 8002c4e:	e014      	b.n	8002c7a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c50:	4b25      	ldr	r3, [pc, #148]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c54:	4a24      	ldr	r2, [pc, #144]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c5a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c5c:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c68:	f7ff f9f2 	bl	8002050 <HAL_PWREx_GetVoltageRange>
 8002c6c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c6e:	4b1e      	ldr	r3, [pc, #120]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c72:	4a1d      	ldr	r2, [pc, #116]	; (8002ce8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c78:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c80:	d10b      	bne.n	8002c9a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b80      	cmp	r3, #128	; 0x80
 8002c86:	d919      	bls.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2ba0      	cmp	r3, #160	; 0xa0
 8002c8c:	d902      	bls.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c8e:	2302      	movs	r3, #2
 8002c90:	613b      	str	r3, [r7, #16]
 8002c92:	e013      	b.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c94:	2301      	movs	r3, #1
 8002c96:	613b      	str	r3, [r7, #16]
 8002c98:	e010      	b.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b80      	cmp	r3, #128	; 0x80
 8002c9e:	d902      	bls.n	8002ca6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	e00a      	b.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b80      	cmp	r3, #128	; 0x80
 8002caa:	d102      	bne.n	8002cb2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cac:	2302      	movs	r3, #2
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	e004      	b.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b70      	cmp	r3, #112	; 0x70
 8002cb6:	d101      	bne.n	8002cbc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cb8:	2301      	movs	r3, #1
 8002cba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f023 0207 	bic.w	r2, r3, #7
 8002cc4:	4909      	ldr	r1, [pc, #36]	; (8002cec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ccc:	4b07      	ldr	r3, [pc, #28]	; (8002cec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d001      	beq.n	8002cde <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	40022000 	.word	0x40022000

08002cf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d041      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d10:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d14:	d02a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d16:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d1a:	d824      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d20:	d008      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d26:	d81e      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00a      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d30:	d010      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d32:	e018      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d34:	4b86      	ldr	r3, [pc, #536]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a85      	ldr	r2, [pc, #532]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d40:	e015      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3304      	adds	r3, #4
 8002d46:	2100      	movs	r1, #0
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fabb 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d52:	e00c      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3320      	adds	r3, #32
 8002d58:	2100      	movs	r1, #0
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 fba6 	bl	80034ac <RCCEx_PLLSAI2_Config>
 8002d60:	4603      	mov	r3, r0
 8002d62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d64:	e003      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	74fb      	strb	r3, [r7, #19]
      break;
 8002d6a:	e000      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d6e:	7cfb      	ldrb	r3, [r7, #19]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10b      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d74:	4b76      	ldr	r3, [pc, #472]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d82:	4973      	ldr	r1, [pc, #460]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d8a:	e001      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d041      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002da0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002da4:	d02a      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002da6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002daa:	d824      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002db0:	d008      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002db2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002db6:	d81e      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dc0:	d010      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002dc2:	e018      	b.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dc4:	4b62      	ldr	r3, [pc, #392]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	4a61      	ldr	r2, [pc, #388]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dd0:	e015      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 fa73 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 8002dde:	4603      	mov	r3, r0
 8002de0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002de2:	e00c      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	3320      	adds	r3, #32
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 fb5e 	bl	80034ac <RCCEx_PLLSAI2_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002df4:	e003      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	74fb      	strb	r3, [r7, #19]
      break;
 8002dfa:	e000      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dfe:	7cfb      	ldrb	r3, [r7, #19]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10b      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e04:	4b52      	ldr	r3, [pc, #328]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e0a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e12:	494f      	ldr	r1, [pc, #316]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e1a:	e001      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e1c:	7cfb      	ldrb	r3, [r7, #19]
 8002e1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80a0 	beq.w	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e32:	4b47      	ldr	r3, [pc, #284]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e42:	2300      	movs	r3, #0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00d      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	4b41      	ldr	r3, [pc, #260]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4c:	4a40      	ldr	r2, [pc, #256]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e52:	6593      	str	r3, [r2, #88]	; 0x58
 8002e54:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e60:	2301      	movs	r3, #1
 8002e62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e64:	4b3b      	ldr	r3, [pc, #236]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a3a      	ldr	r2, [pc, #232]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e70:	f7fe fb74 	bl	800155c <HAL_GetTick>
 8002e74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e76:	e009      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e78:	f7fe fb70 	bl	800155c <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d902      	bls.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	74fb      	strb	r3, [r7, #19]
        break;
 8002e8a:	e005      	b.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e8c:	4b31      	ldr	r3, [pc, #196]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ef      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e98:	7cfb      	ldrb	r3, [r7, #19]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d15c      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e9e:	4b2c      	ldr	r3, [pc, #176]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ea8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01f      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d019      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ebc:	4b24      	ldr	r3, [pc, #144]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ec8:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	4a20      	ldr	r2, [pc, #128]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ed8:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ede:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ee8:	4a19      	ldr	r2, [pc, #100]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d016      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efa:	f7fe fb2f 	bl	800155c <HAL_GetTick>
 8002efe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f00:	e00b      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f02:	f7fe fb2b 	bl	800155c <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d902      	bls.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	74fb      	strb	r3, [r7, #19]
            break;
 8002f18:	e006      	b.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0ec      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f28:	7cfb      	ldrb	r3, [r7, #19]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10c      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f2e:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f3e:	4904      	ldr	r1, [pc, #16]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f46:	e009      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f48:	7cfb      	ldrb	r3, [r7, #19]
 8002f4a:	74bb      	strb	r3, [r7, #18]
 8002f4c:	e006      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f4e:	bf00      	nop
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f5c:	7c7b      	ldrb	r3, [r7, #17]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d105      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f62:	4b9e      	ldr	r3, [pc, #632]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f66:	4a9d      	ldr	r2, [pc, #628]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f6c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f7a:	4b98      	ldr	r3, [pc, #608]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f80:	f023 0203 	bic.w	r2, r3, #3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f88:	4994      	ldr	r1, [pc, #592]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00a      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f9c:	4b8f      	ldr	r3, [pc, #572]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa2:	f023 020c 	bic.w	r2, r3, #12
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002faa:	498c      	ldr	r1, [pc, #560]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0304 	and.w	r3, r3, #4
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00a      	beq.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fbe:	4b87      	ldr	r3, [pc, #540]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	4983      	ldr	r1, [pc, #524]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00a      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fe0:	4b7e      	ldr	r3, [pc, #504]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	497b      	ldr	r1, [pc, #492]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00a      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003002:	4b76      	ldr	r3, [pc, #472]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003008:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003010:	4972      	ldr	r1, [pc, #456]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0320 	and.w	r3, r3, #32
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00a      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003024:	4b6d      	ldr	r3, [pc, #436]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800302a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003032:	496a      	ldr	r1, [pc, #424]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003034:	4313      	orrs	r3, r2
 8003036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00a      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003046:	4b65      	ldr	r3, [pc, #404]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003054:	4961      	ldr	r1, [pc, #388]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00a      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003068:	4b5c      	ldr	r3, [pc, #368]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800306a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800306e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003076:	4959      	ldr	r1, [pc, #356]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003078:	4313      	orrs	r3, r2
 800307a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800308a:	4b54      	ldr	r3, [pc, #336]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003090:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003098:	4950      	ldr	r1, [pc, #320]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00a      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030ac:	4b4b      	ldr	r3, [pc, #300]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ba:	4948      	ldr	r1, [pc, #288]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030ce:	4b43      	ldr	r3, [pc, #268]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	493f      	ldr	r1, [pc, #252]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d028      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030f0:	4b3a      	ldr	r3, [pc, #232]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030fe:	4937      	ldr	r1, [pc, #220]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003100:	4313      	orrs	r3, r2
 8003102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800310a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800310e:	d106      	bne.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003110:	4b32      	ldr	r3, [pc, #200]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	4a31      	ldr	r2, [pc, #196]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003116:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800311a:	60d3      	str	r3, [r2, #12]
 800311c:	e011      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003122:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003126:	d10c      	bne.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3304      	adds	r3, #4
 800312c:	2101      	movs	r1, #1
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f8c8 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 8003134:	4603      	mov	r3, r0
 8003136:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003138:	7cfb      	ldrb	r3, [r7, #19]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800313e:	7cfb      	ldrb	r3, [r7, #19]
 8003140:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d028      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800314e:	4b23      	ldr	r3, [pc, #140]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315c:	491f      	ldr	r1, [pc, #124]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315e:	4313      	orrs	r3, r2
 8003160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800316c:	d106      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800316e:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	4a1a      	ldr	r2, [pc, #104]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003174:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003178:	60d3      	str	r3, [r2, #12]
 800317a:	e011      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003180:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003184:	d10c      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3304      	adds	r3, #4
 800318a:	2101      	movs	r1, #1
 800318c:	4618      	mov	r0, r3
 800318e:	f000 f899 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 8003192:	4603      	mov	r3, r0
 8003194:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003196:	7cfb      	ldrb	r3, [r7, #19]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800319c:	7cfb      	ldrb	r3, [r7, #19]
 800319e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d02b      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ba:	4908      	ldr	r1, [pc, #32]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031ca:	d109      	bne.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031cc:	4b03      	ldr	r3, [pc, #12]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	4a02      	ldr	r2, [pc, #8]	; (80031dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031d6:	60d3      	str	r3, [r2, #12]
 80031d8:	e014      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031e8:	d10c      	bne.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3304      	adds	r3, #4
 80031ee:	2101      	movs	r1, #1
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 f867 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031fa:	7cfb      	ldrb	r3, [r7, #19]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003200:	7cfb      	ldrb	r3, [r7, #19]
 8003202:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d02f      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003210:	4b2b      	ldr	r3, [pc, #172]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800321e:	4928      	ldr	r1, [pc, #160]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800322a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800322e:	d10d      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3304      	adds	r3, #4
 8003234:	2102      	movs	r1, #2
 8003236:	4618      	mov	r0, r3
 8003238:	f000 f844 	bl	80032c4 <RCCEx_PLLSAI1_Config>
 800323c:	4603      	mov	r3, r0
 800323e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003240:	7cfb      	ldrb	r3, [r7, #19]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d014      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003246:	7cfb      	ldrb	r3, [r7, #19]
 8003248:	74bb      	strb	r3, [r7, #18]
 800324a:	e011      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003250:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003254:	d10c      	bne.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	3320      	adds	r3, #32
 800325a:	2102      	movs	r1, #2
 800325c:	4618      	mov	r0, r3
 800325e:	f000 f925 	bl	80034ac <RCCEx_PLLSAI2_Config>
 8003262:	4603      	mov	r3, r0
 8003264:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003266:	7cfb      	ldrb	r3, [r7, #19]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800326c:	7cfb      	ldrb	r3, [r7, #19]
 800326e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00a      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800327c:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800327e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003282:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800328a:	490d      	ldr	r1, [pc, #52]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032ae:	4904      	ldr	r1, [pc, #16]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40021000 	.word	0x40021000

080032c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032ce:	2300      	movs	r3, #0
 80032d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032d2:	4b75      	ldr	r3, [pc, #468]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d018      	beq.n	8003310 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032de:	4b72      	ldr	r3, [pc, #456]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f003 0203 	and.w	r2, r3, #3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d10d      	bne.n	800330a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
       ||
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d009      	beq.n	800330a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032f6:	4b6c      	ldr	r3, [pc, #432]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
       ||
 8003306:	429a      	cmp	r2, r3
 8003308:	d047      	beq.n	800339a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	73fb      	strb	r3, [r7, #15]
 800330e:	e044      	b.n	800339a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d018      	beq.n	800334a <RCCEx_PLLSAI1_Config+0x86>
 8003318:	2b03      	cmp	r3, #3
 800331a:	d825      	bhi.n	8003368 <RCCEx_PLLSAI1_Config+0xa4>
 800331c:	2b01      	cmp	r3, #1
 800331e:	d002      	beq.n	8003326 <RCCEx_PLLSAI1_Config+0x62>
 8003320:	2b02      	cmp	r3, #2
 8003322:	d009      	beq.n	8003338 <RCCEx_PLLSAI1_Config+0x74>
 8003324:	e020      	b.n	8003368 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003326:	4b60      	ldr	r3, [pc, #384]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d11d      	bne.n	800336e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003336:	e01a      	b.n	800336e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003338:	4b5b      	ldr	r3, [pc, #364]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003340:	2b00      	cmp	r3, #0
 8003342:	d116      	bne.n	8003372 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003348:	e013      	b.n	8003372 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800334a:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10f      	bne.n	8003376 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003356:	4b54      	ldr	r3, [pc, #336]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d109      	bne.n	8003376 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003366:	e006      	b.n	8003376 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
      break;
 800336c:	e004      	b.n	8003378 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800336e:	bf00      	nop
 8003370:	e002      	b.n	8003378 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003372:	bf00      	nop
 8003374:	e000      	b.n	8003378 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003376:	bf00      	nop
    }

    if(status == HAL_OK)
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10d      	bne.n	800339a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800337e:	4b4a      	ldr	r3, [pc, #296]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6819      	ldr	r1, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	3b01      	subs	r3, #1
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	430b      	orrs	r3, r1
 8003394:	4944      	ldr	r1, [pc, #272]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003396:	4313      	orrs	r3, r2
 8003398:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d17d      	bne.n	800349c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033a0:	4b41      	ldr	r3, [pc, #260]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a40      	ldr	r2, [pc, #256]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ac:	f7fe f8d6 	bl	800155c <HAL_GetTick>
 80033b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033b2:	e009      	b.n	80033c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033b4:	f7fe f8d2 	bl	800155c <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d902      	bls.n	80033c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	73fb      	strb	r3, [r7, #15]
        break;
 80033c6:	e005      	b.n	80033d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033c8:	4b37      	ldr	r3, [pc, #220]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1ef      	bne.n	80033b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d160      	bne.n	800349c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d111      	bne.n	8003404 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033e0:	4b31      	ldr	r3, [pc, #196]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6892      	ldr	r2, [r2, #8]
 80033f0:	0211      	lsls	r1, r2, #8
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68d2      	ldr	r2, [r2, #12]
 80033f6:	0912      	lsrs	r2, r2, #4
 80033f8:	0452      	lsls	r2, r2, #17
 80033fa:	430a      	orrs	r2, r1
 80033fc:	492a      	ldr	r1, [pc, #168]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	610b      	str	r3, [r1, #16]
 8003402:	e027      	b.n	8003454 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d112      	bne.n	8003430 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800340a:	4b27      	ldr	r3, [pc, #156]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003412:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6892      	ldr	r2, [r2, #8]
 800341a:	0211      	lsls	r1, r2, #8
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6912      	ldr	r2, [r2, #16]
 8003420:	0852      	lsrs	r2, r2, #1
 8003422:	3a01      	subs	r2, #1
 8003424:	0552      	lsls	r2, r2, #21
 8003426:	430a      	orrs	r2, r1
 8003428:	491f      	ldr	r1, [pc, #124]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342a:	4313      	orrs	r3, r2
 800342c:	610b      	str	r3, [r1, #16]
 800342e:	e011      	b.n	8003454 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003430:	4b1d      	ldr	r3, [pc, #116]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003438:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6892      	ldr	r2, [r2, #8]
 8003440:	0211      	lsls	r1, r2, #8
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6952      	ldr	r2, [r2, #20]
 8003446:	0852      	lsrs	r2, r2, #1
 8003448:	3a01      	subs	r2, #1
 800344a:	0652      	lsls	r2, r2, #25
 800344c:	430a      	orrs	r2, r1
 800344e:	4916      	ldr	r1, [pc, #88]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003450:	4313      	orrs	r3, r2
 8003452:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003454:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a13      	ldr	r2, [pc, #76]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800345e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7fe f87c 	bl	800155c <HAL_GetTick>
 8003464:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003466:	e009      	b.n	800347c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003468:	f7fe f878 	bl	800155c <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d902      	bls.n	800347c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	73fb      	strb	r3, [r7, #15]
          break;
 800347a:	e005      	b.n	8003488 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800347c:	4b0a      	ldr	r3, [pc, #40]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0ef      	beq.n	8003468 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003488:	7bfb      	ldrb	r3, [r7, #15]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d106      	bne.n	800349c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800348e:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003490:	691a      	ldr	r2, [r3, #16]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	4904      	ldr	r1, [pc, #16]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003498:	4313      	orrs	r3, r2
 800349a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40021000 	.word	0x40021000

080034ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034ba:	4b6a      	ldr	r3, [pc, #424]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d018      	beq.n	80034f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034c6:	4b67      	ldr	r3, [pc, #412]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f003 0203 	and.w	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d10d      	bne.n	80034f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
       ||
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034de:	4b61      	ldr	r3, [pc, #388]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
       ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d047      	beq.n	8003582 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
 80034f6:	e044      	b.n	8003582 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b03      	cmp	r3, #3
 80034fe:	d018      	beq.n	8003532 <RCCEx_PLLSAI2_Config+0x86>
 8003500:	2b03      	cmp	r3, #3
 8003502:	d825      	bhi.n	8003550 <RCCEx_PLLSAI2_Config+0xa4>
 8003504:	2b01      	cmp	r3, #1
 8003506:	d002      	beq.n	800350e <RCCEx_PLLSAI2_Config+0x62>
 8003508:	2b02      	cmp	r3, #2
 800350a:	d009      	beq.n	8003520 <RCCEx_PLLSAI2_Config+0x74>
 800350c:	e020      	b.n	8003550 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800350e:	4b55      	ldr	r3, [pc, #340]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d11d      	bne.n	8003556 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800351e:	e01a      	b.n	8003556 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003520:	4b50      	ldr	r3, [pc, #320]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003528:	2b00      	cmp	r3, #0
 800352a:	d116      	bne.n	800355a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003530:	e013      	b.n	800355a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003532:	4b4c      	ldr	r3, [pc, #304]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10f      	bne.n	800355e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800353e:	4b49      	ldr	r3, [pc, #292]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d109      	bne.n	800355e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800354e:	e006      	b.n	800355e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	73fb      	strb	r3, [r7, #15]
      break;
 8003554:	e004      	b.n	8003560 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003556:	bf00      	nop
 8003558:	e002      	b.n	8003560 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800355a:	bf00      	nop
 800355c:	e000      	b.n	8003560 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800355e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10d      	bne.n	8003582 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003566:	4b3f      	ldr	r3, [pc, #252]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6819      	ldr	r1, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	430b      	orrs	r3, r1
 800357c:	4939      	ldr	r1, [pc, #228]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800357e:	4313      	orrs	r3, r2
 8003580:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d167      	bne.n	8003658 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003588:	4b36      	ldr	r3, [pc, #216]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a35      	ldr	r2, [pc, #212]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003592:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003594:	f7fd ffe2 	bl	800155c <HAL_GetTick>
 8003598:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800359a:	e009      	b.n	80035b0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800359c:	f7fd ffde 	bl	800155c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d902      	bls.n	80035b0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	73fb      	strb	r3, [r7, #15]
        break;
 80035ae:	e005      	b.n	80035bc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035b0:	4b2c      	ldr	r3, [pc, #176]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1ef      	bne.n	800359c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d14a      	bne.n	8003658 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d111      	bne.n	80035ec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035c8:	4b26      	ldr	r3, [pc, #152]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6892      	ldr	r2, [r2, #8]
 80035d8:	0211      	lsls	r1, r2, #8
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	68d2      	ldr	r2, [r2, #12]
 80035de:	0912      	lsrs	r2, r2, #4
 80035e0:	0452      	lsls	r2, r2, #17
 80035e2:	430a      	orrs	r2, r1
 80035e4:	491f      	ldr	r1, [pc, #124]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	614b      	str	r3, [r1, #20]
 80035ea:	e011      	b.n	8003610 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035ec:	4b1d      	ldr	r3, [pc, #116]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035f4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6892      	ldr	r2, [r2, #8]
 80035fc:	0211      	lsls	r1, r2, #8
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6912      	ldr	r2, [r2, #16]
 8003602:	0852      	lsrs	r2, r2, #1
 8003604:	3a01      	subs	r2, #1
 8003606:	0652      	lsls	r2, r2, #25
 8003608:	430a      	orrs	r2, r1
 800360a:	4916      	ldr	r1, [pc, #88]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800360c:	4313      	orrs	r3, r2
 800360e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003610:	4b14      	ldr	r3, [pc, #80]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a13      	ldr	r2, [pc, #76]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800361c:	f7fd ff9e 	bl	800155c <HAL_GetTick>
 8003620:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003622:	e009      	b.n	8003638 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003624:	f7fd ff9a 	bl	800155c <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d902      	bls.n	8003638 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	73fb      	strb	r3, [r7, #15]
          break;
 8003636:	e005      	b.n	8003644 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003638:	4b0a      	ldr	r3, [pc, #40]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0ef      	beq.n	8003624 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d106      	bne.n	8003658 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800364a:	4b06      	ldr	r3, [pc, #24]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 800364c:	695a      	ldr	r2, [r3, #20]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	4904      	ldr	r1, [pc, #16]	; (8003664 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003654:	4313      	orrs	r3, r2
 8003656:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003658:	7bfb      	ldrb	r3, [r7, #15]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000

08003668 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e040      	b.n	80036fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800367e:	2b00      	cmp	r3, #0
 8003680:	d106      	bne.n	8003690 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fd fcde 	bl	800104c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2224      	movs	r2, #36	; 0x24
 8003694:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 fc22 	bl	8003ef0 <UART_SetConfig>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e022      	b.n	80036fc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fea0 	bl	8004404 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0201 	orr.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 ff27 	bl	8004548 <UART_CheckIdleState>
 80036fa:	4603      	mov	r3, r0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	; 0x28
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003718:	2b20      	cmp	r3, #32
 800371a:	f040 8082 	bne.w	8003822 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <HAL_UART_Transmit+0x26>
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e07a      	b.n	8003824 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_UART_Transmit+0x38>
 8003738:	2302      	movs	r3, #2
 800373a:	e073      	b.n	8003824 <HAL_UART_Transmit+0x120>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2221      	movs	r2, #33	; 0x21
 8003750:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003752:	f7fd ff03 	bl	800155c <HAL_GetTick>
 8003756:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003770:	d108      	bne.n	8003784 <HAL_UART_Transmit+0x80>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d104      	bne.n	8003784 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	e003      	b.n	800378c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003788:	2300      	movs	r3, #0
 800378a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003794:	e02d      	b.n	80037f2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2200      	movs	r2, #0
 800379e:	2180      	movs	r1, #128	; 0x80
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 ff1a 	bl	80045da <UART_WaitOnFlagUntilTimeout>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e039      	b.n	8003824 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10b      	bne.n	80037ce <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	881a      	ldrh	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037c2:	b292      	uxth	r2, r2
 80037c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	3302      	adds	r3, #2
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	e008      	b.n	80037e0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	781a      	ldrb	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	b292      	uxth	r2, r2
 80037d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3301      	adds	r3, #1
 80037de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1cb      	bne.n	8003796 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2200      	movs	r2, #0
 8003806:	2140      	movs	r1, #64	; 0x40
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fee6 	bl	80045da <UART_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e005      	b.n	8003824 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	e000      	b.n	8003824 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003822:	2302      	movs	r3, #2
  }
}
 8003824:	4618      	mov	r0, r3
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	4613      	mov	r3, r2
 8003838:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800383e:	2b20      	cmp	r3, #32
 8003840:	d142      	bne.n	80038c8 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <HAL_UART_Receive_DMA+0x22>
 8003848:	88fb      	ldrh	r3, [r7, #6]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e03b      	b.n	80038ca <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003858:	2b01      	cmp	r3, #1
 800385a:	d101      	bne.n	8003860 <HAL_UART_Receive_DMA+0x34>
 800385c:	2302      	movs	r3, #2
 800385e:	e034      	b.n	80038ca <HAL_UART_Receive_DMA+0x9e>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <HAL_UART_Receive_DMA+0xa8>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d01f      	beq.n	80038b8 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d018      	beq.n	80038b8 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	e853 3f00 	ldrex	r3, [r3]
 8003892:	613b      	str	r3, [r7, #16]
   return(result);
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	461a      	mov	r2, r3
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	623b      	str	r3, [r7, #32]
 80038a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a8:	69f9      	ldr	r1, [r7, #28]
 80038aa:	6a3a      	ldr	r2, [r7, #32]
 80038ac:	e841 2300 	strex	r3, r2, [r1]
 80038b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e6      	bne.n	8003886 <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80038b8:	88fb      	ldrh	r3, [r7, #6]
 80038ba:	461a      	mov	r2, r3
 80038bc:	68b9      	ldr	r1, [r7, #8]
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 ff50 	bl	8004764 <UART_Start_Receive_DMA>
 80038c4:	4603      	mov	r3, r0
 80038c6:	e000      	b.n	80038ca <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80038c8:	2302      	movs	r3, #2
  }
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3728      	adds	r7, #40	; 0x28
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	40008000 	.word	0x40008000

080038d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b0ba      	sub	sp, #232	; 0xe8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80038fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003902:	f640 030f 	movw	r3, #2063	; 0x80f
 8003906:	4013      	ands	r3, r2
 8003908:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800390c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d115      	bne.n	8003940 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00f      	beq.n	8003940 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d009      	beq.n	8003940 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 82a6 	beq.w	8003e82 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	4798      	blx	r3
      }
      return;
 800393e:	e2a0      	b.n	8003e82 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003940:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 8117 	beq.w	8003b78 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800394a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d106      	bne.n	8003964 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003956:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800395a:	4b85      	ldr	r3, [pc, #532]	; (8003b70 <HAL_UART_IRQHandler+0x298>)
 800395c:	4013      	ands	r3, r2
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 810a 	beq.w	8003b78 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d011      	beq.n	8003994 <HAL_UART_IRQHandler+0xbc>
 8003970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00b      	beq.n	8003994 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2201      	movs	r2, #1
 8003982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d011      	beq.n	80039c4 <HAL_UART_IRQHandler+0xec>
 80039a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00b      	beq.n	80039c4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2202      	movs	r2, #2
 80039b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ba:	f043 0204 	orr.w	r2, r3, #4
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d011      	beq.n	80039f4 <HAL_UART_IRQHandler+0x11c>
 80039d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00b      	beq.n	80039f4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2204      	movs	r2, #4
 80039e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ea:	f043 0202 	orr.w	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80039f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f8:	f003 0308 	and.w	r3, r3, #8
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d017      	beq.n	8003a30 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d105      	bne.n	8003a18 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a10:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2208      	movs	r2, #8
 8003a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a26:	f043 0208 	orr.w	r2, r3, #8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d012      	beq.n	8003a62 <HAL_UART_IRQHandler+0x18a>
 8003a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00c      	beq.n	8003a62 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a58:	f043 0220 	orr.w	r2, r3, #32
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 820c 	beq.w	8003e86 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a72:	f003 0320 	and.w	r3, r3, #32
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00d      	beq.n	8003a96 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a7e:	f003 0320 	and.w	r3, r3, #32
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aaa:	2b40      	cmp	r3, #64	; 0x40
 8003aac:	d005      	beq.n	8003aba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ab2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d04f      	beq.n	8003b5a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 ff1e 	bl	80048fc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aca:	2b40      	cmp	r3, #64	; 0x40
 8003acc:	d141      	bne.n	8003b52 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003adc:	e853 3f00 	ldrex	r3, [r3]
 8003ae0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ae4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ae8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3308      	adds	r3, #8
 8003af6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003afa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003afe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b0a:	e841 2300 	strex	r3, r2, [r1]
 8003b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1d9      	bne.n	8003ace <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d013      	beq.n	8003b4a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b26:	4a13      	ldr	r2, [pc, #76]	; (8003b74 <HAL_UART_IRQHandler+0x29c>)
 8003b28:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7fd ffac 	bl	8001a8c <HAL_DMA_Abort_IT>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d017      	beq.n	8003b6a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003b44:	4610      	mov	r0, r2
 8003b46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b48:	e00f      	b.n	8003b6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f9ba 	bl	8003ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b50:	e00b      	b.n	8003b6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f9b6 	bl	8003ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b58:	e007      	b.n	8003b6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f9b2 	bl	8003ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003b68:	e18d      	b.n	8003e86 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b6a:	bf00      	nop
    return;
 8003b6c:	e18b      	b.n	8003e86 <HAL_UART_IRQHandler+0x5ae>
 8003b6e:	bf00      	nop
 8003b70:	04000120 	.word	0x04000120
 8003b74:	08004b9b 	.word	0x08004b9b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	f040 8146 	bne.w	8003e0e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b86:	f003 0310 	and.w	r3, r3, #16
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 813f 	beq.w	8003e0e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b94:	f003 0310 	and.w	r3, r3, #16
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8138 	beq.w	8003e0e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2210      	movs	r2, #16
 8003ba4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb0:	2b40      	cmp	r3, #64	; 0x40
 8003bb2:	f040 80b4 	bne.w	8003d1e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003bc2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 815f 	beq.w	8003e8a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003bd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	f080 8157 	bcs.w	8003e8a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003be2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f040 8085 	bne.w	8003d02 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c04:	e853 3f00 	ldrex	r3, [r3]
 8003c08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c26:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003c2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003c32:	e841 2300 	strex	r3, r2, [r1]
 8003c36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003c3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1da      	bne.n	8003bf8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	3308      	adds	r3, #8
 8003c48:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c4c:	e853 3f00 	ldrex	r3, [r3]
 8003c50:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c54:	f023 0301 	bic.w	r3, r3, #1
 8003c58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3308      	adds	r3, #8
 8003c62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c66:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003c6a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c72:	e841 2300 	strex	r3, r2, [r1]
 8003c76:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1e1      	bne.n	8003c42 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3308      	adds	r3, #8
 8003c84:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c88:	e853 3f00 	ldrex	r3, [r3]
 8003c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3308      	adds	r3, #8
 8003c9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003ca2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ca4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003ca8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003caa:	e841 2300 	strex	r3, r2, [r1]
 8003cae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003cb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1e3      	bne.n	8003c7e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cca:	e853 3f00 	ldrex	r3, [r3]
 8003cce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003cd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cd2:	f023 0310 	bic.w	r3, r3, #16
 8003cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ce4:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ce6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003cea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e4      	bne.n	8003cc2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fd fe87 	bl	8001a10 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	4619      	mov	r1, r3
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f8de 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d1c:	e0b5      	b.n	8003e8a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 80a7 	beq.w	8003e8e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8003d40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 80a2 	beq.w	8003e8e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	461a      	mov	r2, r3
 8003d68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003d6c:	647b      	str	r3, [r7, #68]	; 0x44
 8003d6e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d74:	e841 2300 	strex	r3, r2, [r1]
 8003d78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1e4      	bne.n	8003d4a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	3308      	adds	r3, #8
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	f023 0301 	bic.w	r3, r3, #1
 8003d96:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	3308      	adds	r3, #8
 8003da0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003da4:	633a      	str	r2, [r7, #48]	; 0x30
 8003da6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003daa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dac:	e841 2300 	strex	r3, r2, [r1]
 8003db0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1e3      	bne.n	8003d80 <HAL_UART_IRQHandler+0x4a8>
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0310 	bic.w	r3, r3, #16
 8003dde:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	461a      	mov	r2, r3
 8003de8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003dec:	61fb      	str	r3, [r7, #28]
 8003dee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df0:	69b9      	ldr	r1, [r7, #24]
 8003df2:	69fa      	ldr	r2, [r7, #28]
 8003df4:	e841 2300 	strex	r3, r2, [r1]
 8003df8:	617b      	str	r3, [r7, #20]
   return(result);
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1e4      	bne.n	8003dca <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e04:	4619      	mov	r1, r3
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 f866 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e0c:	e03f      	b.n	8003e8e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00e      	beq.n	8003e38 <HAL_UART_IRQHandler+0x560>
 8003e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d008      	beq.n	8003e38 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003e2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fef2 	bl	8004c1a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e36:	e02d      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00e      	beq.n	8003e62 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d01c      	beq.n	8003e92 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	4798      	blx	r3
    }
    return;
 8003e60:	e017      	b.n	8003e92 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d012      	beq.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
 8003e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00c      	beq.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fea3 	bl	8004bc6 <UART_EndTransmit_IT>
    return;
 8003e80:	e008      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003e82:	bf00      	nop
 8003e84:	e006      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003e86:	bf00      	nop
 8003e88:	e004      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003e8a:	bf00      	nop
 8003e8c:	e002      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003e8e:	bf00      	nop
 8003e90:	e000      	b.n	8003e94 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003e92:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003e94:	37e8      	adds	r7, #232	; 0xe8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop

08003e9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef0:	b5b0      	push	{r4, r5, r7, lr}
 8003ef2:	b088      	sub	sp, #32
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	431a      	orrs	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	4bad      	ldr	r3, [pc, #692]	; (80041d0 <UART_SetConfig+0x2e0>)
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6812      	ldr	r2, [r2, #0]
 8003f22:	69f9      	ldr	r1, [r7, #28]
 8003f24:	430b      	orrs	r3, r1
 8003f26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68da      	ldr	r2, [r3, #12]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4aa2      	ldr	r2, [pc, #648]	; (80041d4 <UART_SetConfig+0x2e4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d004      	beq.n	8003f58 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	69fa      	ldr	r2, [r7, #28]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	69fa      	ldr	r2, [r7, #28]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a99      	ldr	r2, [pc, #612]	; (80041d8 <UART_SetConfig+0x2e8>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d121      	bne.n	8003fba <UART_SetConfig+0xca>
 8003f76:	4b99      	ldr	r3, [pc, #612]	; (80041dc <UART_SetConfig+0x2ec>)
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d817      	bhi.n	8003fb4 <UART_SetConfig+0xc4>
 8003f84:	a201      	add	r2, pc, #4	; (adr r2, 8003f8c <UART_SetConfig+0x9c>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003f9d 	.word	0x08003f9d
 8003f90:	08003fa9 	.word	0x08003fa9
 8003f94:	08003fa3 	.word	0x08003fa3
 8003f98:	08003faf 	.word	0x08003faf
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	76fb      	strb	r3, [r7, #27]
 8003fa0:	e0e7      	b.n	8004172 <UART_SetConfig+0x282>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	76fb      	strb	r3, [r7, #27]
 8003fa6:	e0e4      	b.n	8004172 <UART_SetConfig+0x282>
 8003fa8:	2304      	movs	r3, #4
 8003faa:	76fb      	strb	r3, [r7, #27]
 8003fac:	e0e1      	b.n	8004172 <UART_SetConfig+0x282>
 8003fae:	2308      	movs	r3, #8
 8003fb0:	76fb      	strb	r3, [r7, #27]
 8003fb2:	e0de      	b.n	8004172 <UART_SetConfig+0x282>
 8003fb4:	2310      	movs	r3, #16
 8003fb6:	76fb      	strb	r3, [r7, #27]
 8003fb8:	e0db      	b.n	8004172 <UART_SetConfig+0x282>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a88      	ldr	r2, [pc, #544]	; (80041e0 <UART_SetConfig+0x2f0>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d132      	bne.n	800402a <UART_SetConfig+0x13a>
 8003fc4:	4b85      	ldr	r3, [pc, #532]	; (80041dc <UART_SetConfig+0x2ec>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fca:	f003 030c 	and.w	r3, r3, #12
 8003fce:	2b0c      	cmp	r3, #12
 8003fd0:	d828      	bhi.n	8004024 <UART_SetConfig+0x134>
 8003fd2:	a201      	add	r2, pc, #4	; (adr r2, 8003fd8 <UART_SetConfig+0xe8>)
 8003fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd8:	0800400d 	.word	0x0800400d
 8003fdc:	08004025 	.word	0x08004025
 8003fe0:	08004025 	.word	0x08004025
 8003fe4:	08004025 	.word	0x08004025
 8003fe8:	08004019 	.word	0x08004019
 8003fec:	08004025 	.word	0x08004025
 8003ff0:	08004025 	.word	0x08004025
 8003ff4:	08004025 	.word	0x08004025
 8003ff8:	08004013 	.word	0x08004013
 8003ffc:	08004025 	.word	0x08004025
 8004000:	08004025 	.word	0x08004025
 8004004:	08004025 	.word	0x08004025
 8004008:	0800401f 	.word	0x0800401f
 800400c:	2300      	movs	r3, #0
 800400e:	76fb      	strb	r3, [r7, #27]
 8004010:	e0af      	b.n	8004172 <UART_SetConfig+0x282>
 8004012:	2302      	movs	r3, #2
 8004014:	76fb      	strb	r3, [r7, #27]
 8004016:	e0ac      	b.n	8004172 <UART_SetConfig+0x282>
 8004018:	2304      	movs	r3, #4
 800401a:	76fb      	strb	r3, [r7, #27]
 800401c:	e0a9      	b.n	8004172 <UART_SetConfig+0x282>
 800401e:	2308      	movs	r3, #8
 8004020:	76fb      	strb	r3, [r7, #27]
 8004022:	e0a6      	b.n	8004172 <UART_SetConfig+0x282>
 8004024:	2310      	movs	r3, #16
 8004026:	76fb      	strb	r3, [r7, #27]
 8004028:	e0a3      	b.n	8004172 <UART_SetConfig+0x282>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a6d      	ldr	r2, [pc, #436]	; (80041e4 <UART_SetConfig+0x2f4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d120      	bne.n	8004076 <UART_SetConfig+0x186>
 8004034:	4b69      	ldr	r3, [pc, #420]	; (80041dc <UART_SetConfig+0x2ec>)
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800403e:	2b30      	cmp	r3, #48	; 0x30
 8004040:	d013      	beq.n	800406a <UART_SetConfig+0x17a>
 8004042:	2b30      	cmp	r3, #48	; 0x30
 8004044:	d814      	bhi.n	8004070 <UART_SetConfig+0x180>
 8004046:	2b20      	cmp	r3, #32
 8004048:	d009      	beq.n	800405e <UART_SetConfig+0x16e>
 800404a:	2b20      	cmp	r3, #32
 800404c:	d810      	bhi.n	8004070 <UART_SetConfig+0x180>
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <UART_SetConfig+0x168>
 8004052:	2b10      	cmp	r3, #16
 8004054:	d006      	beq.n	8004064 <UART_SetConfig+0x174>
 8004056:	e00b      	b.n	8004070 <UART_SetConfig+0x180>
 8004058:	2300      	movs	r3, #0
 800405a:	76fb      	strb	r3, [r7, #27]
 800405c:	e089      	b.n	8004172 <UART_SetConfig+0x282>
 800405e:	2302      	movs	r3, #2
 8004060:	76fb      	strb	r3, [r7, #27]
 8004062:	e086      	b.n	8004172 <UART_SetConfig+0x282>
 8004064:	2304      	movs	r3, #4
 8004066:	76fb      	strb	r3, [r7, #27]
 8004068:	e083      	b.n	8004172 <UART_SetConfig+0x282>
 800406a:	2308      	movs	r3, #8
 800406c:	76fb      	strb	r3, [r7, #27]
 800406e:	e080      	b.n	8004172 <UART_SetConfig+0x282>
 8004070:	2310      	movs	r3, #16
 8004072:	76fb      	strb	r3, [r7, #27]
 8004074:	e07d      	b.n	8004172 <UART_SetConfig+0x282>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a5b      	ldr	r2, [pc, #364]	; (80041e8 <UART_SetConfig+0x2f8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d120      	bne.n	80040c2 <UART_SetConfig+0x1d2>
 8004080:	4b56      	ldr	r3, [pc, #344]	; (80041dc <UART_SetConfig+0x2ec>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004086:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800408a:	2bc0      	cmp	r3, #192	; 0xc0
 800408c:	d013      	beq.n	80040b6 <UART_SetConfig+0x1c6>
 800408e:	2bc0      	cmp	r3, #192	; 0xc0
 8004090:	d814      	bhi.n	80040bc <UART_SetConfig+0x1cc>
 8004092:	2b80      	cmp	r3, #128	; 0x80
 8004094:	d009      	beq.n	80040aa <UART_SetConfig+0x1ba>
 8004096:	2b80      	cmp	r3, #128	; 0x80
 8004098:	d810      	bhi.n	80040bc <UART_SetConfig+0x1cc>
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <UART_SetConfig+0x1b4>
 800409e:	2b40      	cmp	r3, #64	; 0x40
 80040a0:	d006      	beq.n	80040b0 <UART_SetConfig+0x1c0>
 80040a2:	e00b      	b.n	80040bc <UART_SetConfig+0x1cc>
 80040a4:	2300      	movs	r3, #0
 80040a6:	76fb      	strb	r3, [r7, #27]
 80040a8:	e063      	b.n	8004172 <UART_SetConfig+0x282>
 80040aa:	2302      	movs	r3, #2
 80040ac:	76fb      	strb	r3, [r7, #27]
 80040ae:	e060      	b.n	8004172 <UART_SetConfig+0x282>
 80040b0:	2304      	movs	r3, #4
 80040b2:	76fb      	strb	r3, [r7, #27]
 80040b4:	e05d      	b.n	8004172 <UART_SetConfig+0x282>
 80040b6:	2308      	movs	r3, #8
 80040b8:	76fb      	strb	r3, [r7, #27]
 80040ba:	e05a      	b.n	8004172 <UART_SetConfig+0x282>
 80040bc:	2310      	movs	r3, #16
 80040be:	76fb      	strb	r3, [r7, #27]
 80040c0:	e057      	b.n	8004172 <UART_SetConfig+0x282>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a49      	ldr	r2, [pc, #292]	; (80041ec <UART_SetConfig+0x2fc>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d125      	bne.n	8004118 <UART_SetConfig+0x228>
 80040cc:	4b43      	ldr	r3, [pc, #268]	; (80041dc <UART_SetConfig+0x2ec>)
 80040ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040da:	d017      	beq.n	800410c <UART_SetConfig+0x21c>
 80040dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040e0:	d817      	bhi.n	8004112 <UART_SetConfig+0x222>
 80040e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040e6:	d00b      	beq.n	8004100 <UART_SetConfig+0x210>
 80040e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040ec:	d811      	bhi.n	8004112 <UART_SetConfig+0x222>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <UART_SetConfig+0x20a>
 80040f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040f6:	d006      	beq.n	8004106 <UART_SetConfig+0x216>
 80040f8:	e00b      	b.n	8004112 <UART_SetConfig+0x222>
 80040fa:	2300      	movs	r3, #0
 80040fc:	76fb      	strb	r3, [r7, #27]
 80040fe:	e038      	b.n	8004172 <UART_SetConfig+0x282>
 8004100:	2302      	movs	r3, #2
 8004102:	76fb      	strb	r3, [r7, #27]
 8004104:	e035      	b.n	8004172 <UART_SetConfig+0x282>
 8004106:	2304      	movs	r3, #4
 8004108:	76fb      	strb	r3, [r7, #27]
 800410a:	e032      	b.n	8004172 <UART_SetConfig+0x282>
 800410c:	2308      	movs	r3, #8
 800410e:	76fb      	strb	r3, [r7, #27]
 8004110:	e02f      	b.n	8004172 <UART_SetConfig+0x282>
 8004112:	2310      	movs	r3, #16
 8004114:	76fb      	strb	r3, [r7, #27]
 8004116:	e02c      	b.n	8004172 <UART_SetConfig+0x282>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2d      	ldr	r2, [pc, #180]	; (80041d4 <UART_SetConfig+0x2e4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d125      	bne.n	800416e <UART_SetConfig+0x27e>
 8004122:	4b2e      	ldr	r3, [pc, #184]	; (80041dc <UART_SetConfig+0x2ec>)
 8004124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004128:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800412c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004130:	d017      	beq.n	8004162 <UART_SetConfig+0x272>
 8004132:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004136:	d817      	bhi.n	8004168 <UART_SetConfig+0x278>
 8004138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800413c:	d00b      	beq.n	8004156 <UART_SetConfig+0x266>
 800413e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004142:	d811      	bhi.n	8004168 <UART_SetConfig+0x278>
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <UART_SetConfig+0x260>
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800414c:	d006      	beq.n	800415c <UART_SetConfig+0x26c>
 800414e:	e00b      	b.n	8004168 <UART_SetConfig+0x278>
 8004150:	2300      	movs	r3, #0
 8004152:	76fb      	strb	r3, [r7, #27]
 8004154:	e00d      	b.n	8004172 <UART_SetConfig+0x282>
 8004156:	2302      	movs	r3, #2
 8004158:	76fb      	strb	r3, [r7, #27]
 800415a:	e00a      	b.n	8004172 <UART_SetConfig+0x282>
 800415c:	2304      	movs	r3, #4
 800415e:	76fb      	strb	r3, [r7, #27]
 8004160:	e007      	b.n	8004172 <UART_SetConfig+0x282>
 8004162:	2308      	movs	r3, #8
 8004164:	76fb      	strb	r3, [r7, #27]
 8004166:	e004      	b.n	8004172 <UART_SetConfig+0x282>
 8004168:	2310      	movs	r3, #16
 800416a:	76fb      	strb	r3, [r7, #27]
 800416c:	e001      	b.n	8004172 <UART_SetConfig+0x282>
 800416e:	2310      	movs	r3, #16
 8004170:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a17      	ldr	r2, [pc, #92]	; (80041d4 <UART_SetConfig+0x2e4>)
 8004178:	4293      	cmp	r3, r2
 800417a:	f040 8087 	bne.w	800428c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800417e:	7efb      	ldrb	r3, [r7, #27]
 8004180:	2b08      	cmp	r3, #8
 8004182:	d837      	bhi.n	80041f4 <UART_SetConfig+0x304>
 8004184:	a201      	add	r2, pc, #4	; (adr r2, 800418c <UART_SetConfig+0x29c>)
 8004186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418a:	bf00      	nop
 800418c:	080041b1 	.word	0x080041b1
 8004190:	080041f5 	.word	0x080041f5
 8004194:	080041b9 	.word	0x080041b9
 8004198:	080041f5 	.word	0x080041f5
 800419c:	080041bf 	.word	0x080041bf
 80041a0:	080041f5 	.word	0x080041f5
 80041a4:	080041f5 	.word	0x080041f5
 80041a8:	080041f5 	.word	0x080041f5
 80041ac:	080041c7 	.word	0x080041c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b0:	f7fe fd12 	bl	8002bd8 <HAL_RCC_GetPCLK1Freq>
 80041b4:	6178      	str	r0, [r7, #20]
        break;
 80041b6:	e022      	b.n	80041fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b8:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <UART_SetConfig+0x300>)
 80041ba:	617b      	str	r3, [r7, #20]
        break;
 80041bc:	e01f      	b.n	80041fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041be:	f7fe fc73 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 80041c2:	6178      	str	r0, [r7, #20]
        break;
 80041c4:	e01b      	b.n	80041fe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041ca:	617b      	str	r3, [r7, #20]
        break;
 80041cc:	e017      	b.n	80041fe <UART_SetConfig+0x30e>
 80041ce:	bf00      	nop
 80041d0:	efff69f3 	.word	0xefff69f3
 80041d4:	40008000 	.word	0x40008000
 80041d8:	40013800 	.word	0x40013800
 80041dc:	40021000 	.word	0x40021000
 80041e0:	40004400 	.word	0x40004400
 80041e4:	40004800 	.word	0x40004800
 80041e8:	40004c00 	.word	0x40004c00
 80041ec:	40005000 	.word	0x40005000
 80041f0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	76bb      	strb	r3, [r7, #26]
        break;
 80041fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 80f1 	beq.w	80043e8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	4413      	add	r3, r2
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	429a      	cmp	r2, r3
 8004214:	d305      	bcc.n	8004222 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	429a      	cmp	r2, r3
 8004220:	d902      	bls.n	8004228 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	76bb      	strb	r3, [r7, #26]
 8004226:	e0df      	b.n	80043e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	4618      	mov	r0, r3
 800422c:	f04f 0100 	mov.w	r1, #0
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	f04f 0300 	mov.w	r3, #0
 8004238:	020b      	lsls	r3, r1, #8
 800423a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800423e:	0202      	lsls	r2, r0, #8
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	6849      	ldr	r1, [r1, #4]
 8004244:	0849      	lsrs	r1, r1, #1
 8004246:	4608      	mov	r0, r1
 8004248:	f04f 0100 	mov.w	r1, #0
 800424c:	1814      	adds	r4, r2, r0
 800424e:	eb43 0501 	adc.w	r5, r3, r1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	461a      	mov	r2, r3
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	4620      	mov	r0, r4
 800425e:	4629      	mov	r1, r5
 8004260:	f7fc f80e 	bl	8000280 <__aeabi_uldivmod>
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	4613      	mov	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004272:	d308      	bcc.n	8004286 <UART_SetConfig+0x396>
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800427a:	d204      	bcs.n	8004286 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	60da      	str	r2, [r3, #12]
 8004284:	e0b0      	b.n	80043e8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	76bb      	strb	r3, [r7, #26]
 800428a:	e0ad      	b.n	80043e8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004294:	d15b      	bne.n	800434e <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8004296:	7efb      	ldrb	r3, [r7, #27]
 8004298:	2b08      	cmp	r3, #8
 800429a:	d828      	bhi.n	80042ee <UART_SetConfig+0x3fe>
 800429c:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <UART_SetConfig+0x3b4>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	080042c9 	.word	0x080042c9
 80042a8:	080042d1 	.word	0x080042d1
 80042ac:	080042d9 	.word	0x080042d9
 80042b0:	080042ef 	.word	0x080042ef
 80042b4:	080042df 	.word	0x080042df
 80042b8:	080042ef 	.word	0x080042ef
 80042bc:	080042ef 	.word	0x080042ef
 80042c0:	080042ef 	.word	0x080042ef
 80042c4:	080042e7 	.word	0x080042e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042c8:	f7fe fc86 	bl	8002bd8 <HAL_RCC_GetPCLK1Freq>
 80042cc:	6178      	str	r0, [r7, #20]
        break;
 80042ce:	e013      	b.n	80042f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042d0:	f7fe fc98 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 80042d4:	6178      	str	r0, [r7, #20]
        break;
 80042d6:	e00f      	b.n	80042f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042d8:	4b49      	ldr	r3, [pc, #292]	; (8004400 <UART_SetConfig+0x510>)
 80042da:	617b      	str	r3, [r7, #20]
        break;
 80042dc:	e00c      	b.n	80042f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042de:	f7fe fbe3 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 80042e2:	6178      	str	r0, [r7, #20]
        break;
 80042e4:	e008      	b.n	80042f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042ea:	617b      	str	r3, [r7, #20]
        break;
 80042ec:	e004      	b.n	80042f8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80042ee:	2300      	movs	r3, #0
 80042f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	76bb      	strb	r3, [r7, #26]
        break;
 80042f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d074      	beq.n	80043e8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	005a      	lsls	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	085b      	lsrs	r3, r3, #1
 8004308:	441a      	add	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004312:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	2b0f      	cmp	r3, #15
 8004318:	d916      	bls.n	8004348 <UART_SetConfig+0x458>
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004320:	d212      	bcs.n	8004348 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	b29b      	uxth	r3, r3
 8004326:	f023 030f 	bic.w	r3, r3, #15
 800432a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	085b      	lsrs	r3, r3, #1
 8004330:	b29b      	uxth	r3, r3
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	b29a      	uxth	r2, r3
 8004338:	89fb      	ldrh	r3, [r7, #14]
 800433a:	4313      	orrs	r3, r2
 800433c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	89fa      	ldrh	r2, [r7, #14]
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	e04f      	b.n	80043e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	76bb      	strb	r3, [r7, #26]
 800434c:	e04c      	b.n	80043e8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800434e:	7efb      	ldrb	r3, [r7, #27]
 8004350:	2b08      	cmp	r3, #8
 8004352:	d828      	bhi.n	80043a6 <UART_SetConfig+0x4b6>
 8004354:	a201      	add	r2, pc, #4	; (adr r2, 800435c <UART_SetConfig+0x46c>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004381 	.word	0x08004381
 8004360:	08004389 	.word	0x08004389
 8004364:	08004391 	.word	0x08004391
 8004368:	080043a7 	.word	0x080043a7
 800436c:	08004397 	.word	0x08004397
 8004370:	080043a7 	.word	0x080043a7
 8004374:	080043a7 	.word	0x080043a7
 8004378:	080043a7 	.word	0x080043a7
 800437c:	0800439f 	.word	0x0800439f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004380:	f7fe fc2a 	bl	8002bd8 <HAL_RCC_GetPCLK1Freq>
 8004384:	6178      	str	r0, [r7, #20]
        break;
 8004386:	e013      	b.n	80043b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004388:	f7fe fc3c 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 800438c:	6178      	str	r0, [r7, #20]
        break;
 800438e:	e00f      	b.n	80043b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004390:	4b1b      	ldr	r3, [pc, #108]	; (8004400 <UART_SetConfig+0x510>)
 8004392:	617b      	str	r3, [r7, #20]
        break;
 8004394:	e00c      	b.n	80043b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004396:	f7fe fb87 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 800439a:	6178      	str	r0, [r7, #20]
        break;
 800439c:	e008      	b.n	80043b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800439e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043a2:	617b      	str	r3, [r7, #20]
        break;
 80043a4:	e004      	b.n	80043b0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	76bb      	strb	r3, [r7, #26]
        break;
 80043ae:	bf00      	nop
    }

    if (pclk != 0U)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d018      	beq.n	80043e8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	085a      	lsrs	r2, r3, #1
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	441a      	add	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	2b0f      	cmp	r3, #15
 80043ce:	d909      	bls.n	80043e4 <UART_SetConfig+0x4f4>
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d6:	d205      	bcs.n	80043e4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	b29a      	uxth	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	e001      	b.n	80043e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80043f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3720      	adds	r7, #32
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bdb0      	pop	{r4, r5, r7, pc}
 80043fe:	bf00      	nop
 8004400:	00f42400 	.word	0x00f42400

08004404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004476:	f003 0308 	and.w	r3, r3, #8
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	f003 0320 	and.w	r3, r3, #32
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00a      	beq.n	80044d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d01a      	beq.n	800451a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004502:	d10a      	bne.n	800451a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	430a      	orrs	r2, r1
 800453a:	605a      	str	r2, [r3, #4]
  }
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af02      	add	r7, sp, #8
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004558:	f7fd f800 	bl	800155c <HAL_GetTick>
 800455c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0308 	and.w	r3, r3, #8
 8004568:	2b08      	cmp	r3, #8
 800456a:	d10e      	bne.n	800458a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800456c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f82d 	bl	80045da <UART_WaitOnFlagUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e023      	b.n	80045d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b04      	cmp	r3, #4
 8004596:	d10e      	bne.n	80045b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004598:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f817 	bl	80045da <UART_WaitOnFlagUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e00d      	b.n	80045d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b09c      	sub	sp, #112	; 0x70
 80045de:	af00      	add	r7, sp, #0
 80045e0:	60f8      	str	r0, [r7, #12]
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	603b      	str	r3, [r7, #0]
 80045e6:	4613      	mov	r3, r2
 80045e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ea:	e0a5      	b.n	8004738 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045f2:	f000 80a1 	beq.w	8004738 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f6:	f7fc ffb1 	bl	800155c <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004602:	429a      	cmp	r2, r3
 8004604:	d302      	bcc.n	800460c <UART_WaitOnFlagUntilTimeout+0x32>
 8004606:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004608:	2b00      	cmp	r3, #0
 800460a:	d13e      	bne.n	800468a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004612:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004614:	e853 3f00 	ldrex	r3, [r3]
 8004618:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800461a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800461c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004620:	667b      	str	r3, [r7, #100]	; 0x64
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	461a      	mov	r2, r3
 8004628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800462a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800462c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004630:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004632:	e841 2300 	strex	r3, r2, [r1]
 8004636:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004638:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e6      	bne.n	800460c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	3308      	adds	r3, #8
 8004644:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004648:	e853 3f00 	ldrex	r3, [r3]
 800464c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	f023 0301 	bic.w	r3, r3, #1
 8004654:	663b      	str	r3, [r7, #96]	; 0x60
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	3308      	adds	r3, #8
 800465c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800465e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004660:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004662:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004664:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800466c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e5      	bne.n	800463e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2220      	movs	r2, #32
 8004676:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2220      	movs	r2, #32
 800467c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e067      	b.n	800475a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d04f      	beq.n	8004738 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046a6:	d147      	bne.n	8004738 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046b0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ba:	e853 3f00 	ldrex	r3, [r3]
 80046be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80046c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	461a      	mov	r2, r3
 80046ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046d0:	637b      	str	r3, [r7, #52]	; 0x34
 80046d2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80046d8:	e841 2300 	strex	r3, r2, [r1]
 80046dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80046de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e6      	bne.n	80046b2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3308      	adds	r3, #8
 80046ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	e853 3f00 	ldrex	r3, [r3]
 80046f2:	613b      	str	r3, [r7, #16]
   return(result);
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f023 0301 	bic.w	r3, r3, #1
 80046fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3308      	adds	r3, #8
 8004702:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004704:	623a      	str	r2, [r7, #32]
 8004706:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004708:	69f9      	ldr	r1, [r7, #28]
 800470a:	6a3a      	ldr	r2, [r7, #32]
 800470c:	e841 2300 	strex	r3, r2, [r1]
 8004710:	61bb      	str	r3, [r7, #24]
   return(result);
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e5      	bne.n	80046e4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2220      	movs	r2, #32
 800471c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2220      	movs	r2, #32
 8004728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e010      	b.n	800475a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	69da      	ldr	r2, [r3, #28]
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	4013      	ands	r3, r2
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	429a      	cmp	r2, r3
 8004746:	bf0c      	ite	eq
 8004748:	2301      	moveq	r3, #1
 800474a:	2300      	movne	r3, #0
 800474c:	b2db      	uxtb	r3, r3
 800474e:	461a      	mov	r2, r3
 8004750:	79fb      	ldrb	r3, [r7, #7]
 8004752:	429a      	cmp	r2, r3
 8004754:	f43f af4a 	beq.w	80045ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3770      	adds	r7, #112	; 0x70
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b096      	sub	sp, #88	; 0x58
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	4613      	mov	r3, r2
 8004770:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	88fa      	ldrh	r2, [r7, #6]
 800477c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2222      	movs	r2, #34	; 0x22
 800478c:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004792:	2b00      	cmp	r3, #0
 8004794:	d02b      	beq.n	80047ee <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479a:	4a42      	ldr	r2, [pc, #264]	; (80048a4 <UART_Start_Receive_DMA+0x140>)
 800479c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047a2:	4a41      	ldr	r2, [pc, #260]	; (80048a8 <UART_Start_Receive_DMA+0x144>)
 80047a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047aa:	4a40      	ldr	r2, [pc, #256]	; (80048ac <UART_Start_Receive_DMA+0x148>)
 80047ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b2:	2200      	movs	r2, #0
 80047b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3324      	adds	r3, #36	; 0x24
 80047c0:	4619      	mov	r1, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c6:	461a      	mov	r2, r3
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	f7fd f8c1 	bl	8001950 <HAL_DMA_Start_IT>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00c      	beq.n	80047ee <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2210      	movs	r2, #16
 80047d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2220      	movs	r2, #32
 80047e8:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e055      	b.n	800489a <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d018      	beq.n	8004830 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004806:	e853 3f00 	ldrex	r3, [r3]
 800480a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800480c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004812:	657b      	str	r3, [r7, #84]	; 0x54
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	461a      	mov	r2, r3
 800481a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800481c:	64bb      	str	r3, [r7, #72]	; 0x48
 800481e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004820:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004822:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004824:	e841 2300 	strex	r3, r2, [r1]
 8004828:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800482a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e6      	bne.n	80047fe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	3308      	adds	r3, #8
 8004836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483a:	e853 3f00 	ldrex	r3, [r3]
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	f043 0301 	orr.w	r3, r3, #1
 8004846:	653b      	str	r3, [r7, #80]	; 0x50
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	3308      	adds	r3, #8
 800484e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004850:	637a      	str	r2, [r7, #52]	; 0x34
 8004852:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004854:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004856:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004858:	e841 2300 	strex	r3, r2, [r1]
 800485c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e5      	bne.n	8004830 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3308      	adds	r3, #8
 800486a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	e853 3f00 	ldrex	r3, [r3]
 8004872:	613b      	str	r3, [r7, #16]
   return(result);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800487a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3308      	adds	r3, #8
 8004882:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004884:	623a      	str	r2, [r7, #32]
 8004886:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	69f9      	ldr	r1, [r7, #28]
 800488a:	6a3a      	ldr	r2, [r7, #32]
 800488c:	e841 2300 	strex	r3, r2, [r1]
 8004890:	61bb      	str	r3, [r7, #24]
   return(result);
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e5      	bne.n	8004864 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3758      	adds	r7, #88	; 0x58
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	080049c3 	.word	0x080049c3
 80048a8:	08004ae7 	.word	0x08004ae7
 80048ac:	08004b1f 	.word	0x08004b1f

080048b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b089      	sub	sp, #36	; 0x24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80048cc:	61fb      	str	r3, [r7, #28]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	61bb      	str	r3, [r7, #24]
 80048d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	6979      	ldr	r1, [r7, #20]
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	e841 2300 	strex	r3, r2, [r1]
 80048e2:	613b      	str	r3, [r7, #16]
   return(result);
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1e6      	bne.n	80048b8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2220      	movs	r2, #32
 80048ee:	679a      	str	r2, [r3, #120]	; 0x78
}
 80048f0:	bf00      	nop
 80048f2:	3724      	adds	r7, #36	; 0x24
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b095      	sub	sp, #84	; 0x54
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800490c:	e853 3f00 	ldrex	r3, [r3]
 8004910:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004914:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004918:	64fb      	str	r3, [r7, #76]	; 0x4c
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004922:	643b      	str	r3, [r7, #64]	; 0x40
 8004924:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004926:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004928:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800492a:	e841 2300 	strex	r3, r2, [r1]
 800492e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1e6      	bne.n	8004904 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3308      	adds	r3, #8
 800493c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	e853 3f00 	ldrex	r3, [r3]
 8004944:	61fb      	str	r3, [r7, #28]
   return(result);
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	f023 0301 	bic.w	r3, r3, #1
 800494c:	64bb      	str	r3, [r7, #72]	; 0x48
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	3308      	adds	r3, #8
 8004954:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004956:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004958:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800495c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800495e:	e841 2300 	strex	r3, r2, [r1]
 8004962:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1e5      	bne.n	8004936 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800496e:	2b01      	cmp	r3, #1
 8004970:	d118      	bne.n	80049a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	e853 3f00 	ldrex	r3, [r3]
 800497e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	f023 0310 	bic.w	r3, r3, #16
 8004986:	647b      	str	r3, [r7, #68]	; 0x44
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004990:	61bb      	str	r3, [r7, #24]
 8004992:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004994:	6979      	ldr	r1, [r7, #20]
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	e841 2300 	strex	r3, r2, [r1]
 800499c:	613b      	str	r3, [r7, #16]
   return(result);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d1e6      	bne.n	8004972 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2220      	movs	r2, #32
 80049a8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80049b6:	bf00      	nop
 80049b8:	3754      	adds	r7, #84	; 0x54
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b09c      	sub	sp, #112	; 0x70
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ce:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0320 	and.w	r3, r3, #32
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d170      	bne.n	8004ac0 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 80049de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e0:	2200      	movs	r2, #0
 80049e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ee:	e853 3f00 	ldrex	r3, [r3]
 80049f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80049f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80049fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	461a      	mov	r2, r3
 8004a02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a04:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a06:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a0c:	e841 2300 	strex	r3, r2, [r1]
 8004a10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1e6      	bne.n	80049e6 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	3308      	adds	r3, #8
 8004a1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a22:	e853 3f00 	ldrex	r3, [r3]
 8004a26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2a:	f023 0301 	bic.w	r3, r3, #1
 8004a2e:	667b      	str	r3, [r7, #100]	; 0x64
 8004a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3308      	adds	r3, #8
 8004a36:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004a38:	647a      	str	r2, [r7, #68]	; 0x44
 8004a3a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a40:	e841 2300 	strex	r3, r2, [r1]
 8004a44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1e5      	bne.n	8004a18 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	3308      	adds	r3, #8
 8004a52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	e853 3f00 	ldrex	r3, [r3]
 8004a5a:	623b      	str	r3, [r7, #32]
   return(result);
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a62:	663b      	str	r3, [r7, #96]	; 0x60
 8004a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3308      	adds	r3, #8
 8004a6a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a6c:	633a      	str	r2, [r7, #48]	; 0x30
 8004a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a74:	e841 2300 	strex	r3, r2, [r1]
 8004a78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1e5      	bne.n	8004a4c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a82:	2220      	movs	r2, #32
 8004a84:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d118      	bne.n	8004ac0 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 0310 	bic.w	r3, r3, #16
 8004aa2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab0:	69b9      	ldr	r1, [r7, #24]
 8004ab2:	69fa      	ldr	r2, [r7, #28]
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	617b      	str	r3, [r7, #20]
   return(result);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e6      	bne.n	8004a8e <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d107      	bne.n	8004ad8 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ac8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004ace:	4619      	mov	r1, r3
 8004ad0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004ad2:	f7ff fa01 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004ad6:	e002      	b.n	8004ade <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8004ad8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004ada:	f7fb fd4d 	bl	8000578 <HAL_UART_RxCpltCallback>
}
 8004ade:	bf00      	nop
 8004ae0:	3770      	adds	r7, #112	; 0x70
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b084      	sub	sp, #16
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d109      	bne.n	8004b10 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b02:	085b      	lsrs	r3, r3, #1
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	4619      	mov	r1, r3
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f7ff f9e5 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b0e:	e002      	b.n	8004b16 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f7ff f9cd 	bl	8003eb0 <HAL_UART_RxHalfCpltCallback>
}
 8004b16:	bf00      	nop
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b086      	sub	sp, #24
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b30:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b42:	2b80      	cmp	r3, #128	; 0x80
 8004b44:	d109      	bne.n	8004b5a <UART_DMAError+0x3c>
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	2b21      	cmp	r3, #33	; 0x21
 8004b4a:	d106      	bne.n	8004b5a <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004b54:	6978      	ldr	r0, [r7, #20]
 8004b56:	f7ff feab 	bl	80048b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b64:	2b40      	cmp	r3, #64	; 0x40
 8004b66:	d109      	bne.n	8004b7c <UART_DMAError+0x5e>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2b22      	cmp	r3, #34	; 0x22
 8004b6c:	d106      	bne.n	8004b7c <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004b76:	6978      	ldr	r0, [r7, #20]
 8004b78:	f7ff fec0 	bl	80048fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b82:	f043 0210 	orr.w	r2, r3, #16
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b8c:	6978      	ldr	r0, [r7, #20]
 8004b8e:	f7ff f999 	bl	8003ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b92:	bf00      	nop
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b084      	sub	sp, #16
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f7ff f983 	bl	8003ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bbe:	bf00      	nop
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b088      	sub	sp, #32
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	e853 3f00 	ldrex	r3, [r3]
 8004bda:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004be2:	61fb      	str	r3, [r7, #28]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	61bb      	str	r3, [r7, #24]
 8004bee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	6979      	ldr	r1, [r7, #20]
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	e841 2300 	strex	r3, r2, [r1]
 8004bf8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1e6      	bne.n	8004bce <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f7ff f945 	bl	8003e9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c12:	bf00      	nop
 8004c14:	3720      	adds	r7, #32
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <__errno>:
 8004c30:	4b01      	ldr	r3, [pc, #4]	; (8004c38 <__errno+0x8>)
 8004c32:	6818      	ldr	r0, [r3, #0]
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	2000000c 	.word	0x2000000c

08004c3c <__libc_init_array>:
 8004c3c:	b570      	push	{r4, r5, r6, lr}
 8004c3e:	4d0d      	ldr	r5, [pc, #52]	; (8004c74 <__libc_init_array+0x38>)
 8004c40:	4c0d      	ldr	r4, [pc, #52]	; (8004c78 <__libc_init_array+0x3c>)
 8004c42:	1b64      	subs	r4, r4, r5
 8004c44:	10a4      	asrs	r4, r4, #2
 8004c46:	2600      	movs	r6, #0
 8004c48:	42a6      	cmp	r6, r4
 8004c4a:	d109      	bne.n	8004c60 <__libc_init_array+0x24>
 8004c4c:	4d0b      	ldr	r5, [pc, #44]	; (8004c7c <__libc_init_array+0x40>)
 8004c4e:	4c0c      	ldr	r4, [pc, #48]	; (8004c80 <__libc_init_array+0x44>)
 8004c50:	f001 fa50 	bl	80060f4 <_init>
 8004c54:	1b64      	subs	r4, r4, r5
 8004c56:	10a4      	asrs	r4, r4, #2
 8004c58:	2600      	movs	r6, #0
 8004c5a:	42a6      	cmp	r6, r4
 8004c5c:	d105      	bne.n	8004c6a <__libc_init_array+0x2e>
 8004c5e:	bd70      	pop	{r4, r5, r6, pc}
 8004c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c64:	4798      	blx	r3
 8004c66:	3601      	adds	r6, #1
 8004c68:	e7ee      	b.n	8004c48 <__libc_init_array+0xc>
 8004c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c6e:	4798      	blx	r3
 8004c70:	3601      	adds	r6, #1
 8004c72:	e7f2      	b.n	8004c5a <__libc_init_array+0x1e>
 8004c74:	080063d0 	.word	0x080063d0
 8004c78:	080063d0 	.word	0x080063d0
 8004c7c:	080063d0 	.word	0x080063d0
 8004c80:	080063d4 	.word	0x080063d4

08004c84 <memset>:
 8004c84:	4402      	add	r2, r0
 8004c86:	4603      	mov	r3, r0
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d100      	bne.n	8004c8e <memset+0xa>
 8004c8c:	4770      	bx	lr
 8004c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c92:	e7f9      	b.n	8004c88 <memset+0x4>

08004c94 <siprintf>:
 8004c94:	b40e      	push	{r1, r2, r3}
 8004c96:	b500      	push	{lr}
 8004c98:	b09c      	sub	sp, #112	; 0x70
 8004c9a:	ab1d      	add	r3, sp, #116	; 0x74
 8004c9c:	9002      	str	r0, [sp, #8]
 8004c9e:	9006      	str	r0, [sp, #24]
 8004ca0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ca4:	4809      	ldr	r0, [pc, #36]	; (8004ccc <siprintf+0x38>)
 8004ca6:	9107      	str	r1, [sp, #28]
 8004ca8:	9104      	str	r1, [sp, #16]
 8004caa:	4909      	ldr	r1, [pc, #36]	; (8004cd0 <siprintf+0x3c>)
 8004cac:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cb0:	9105      	str	r1, [sp, #20]
 8004cb2:	6800      	ldr	r0, [r0, #0]
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	a902      	add	r1, sp, #8
 8004cb8:	f000 f9e6 	bl	8005088 <_svfiprintf_r>
 8004cbc:	9b02      	ldr	r3, [sp, #8]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
 8004cc2:	b01c      	add	sp, #112	; 0x70
 8004cc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cc8:	b003      	add	sp, #12
 8004cca:	4770      	bx	lr
 8004ccc:	2000000c 	.word	0x2000000c
 8004cd0:	ffff0208 	.word	0xffff0208

08004cd4 <strcat>:
 8004cd4:	b510      	push	{r4, lr}
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	7814      	ldrb	r4, [r2, #0]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	3201      	adds	r2, #1
 8004cde:	2c00      	cmp	r4, #0
 8004ce0:	d1fa      	bne.n	8004cd8 <strcat+0x4>
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ce8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cec:	2a00      	cmp	r2, #0
 8004cee:	d1f9      	bne.n	8004ce4 <strcat+0x10>
 8004cf0:	bd10      	pop	{r4, pc}

08004cf2 <strchr>:
 8004cf2:	b2c9      	uxtb	r1, r1
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cfa:	b11a      	cbz	r2, 8004d04 <strchr+0x12>
 8004cfc:	428a      	cmp	r2, r1
 8004cfe:	d1f9      	bne.n	8004cf4 <strchr+0x2>
 8004d00:	4618      	mov	r0, r3
 8004d02:	4770      	bx	lr
 8004d04:	2900      	cmp	r1, #0
 8004d06:	bf18      	it	ne
 8004d08:	2300      	movne	r3, #0
 8004d0a:	e7f9      	b.n	8004d00 <strchr+0xe>

08004d0c <strcpy>:
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d12:	f803 2b01 	strb.w	r2, [r3], #1
 8004d16:	2a00      	cmp	r2, #0
 8004d18:	d1f9      	bne.n	8004d0e <strcpy+0x2>
 8004d1a:	4770      	bx	lr

08004d1c <strsep>:
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	2300      	movs	r3, #0
 8004d20:	6800      	ldr	r0, [r0, #0]
 8004d22:	f000 b84b 	b.w	8004dbc <__strtok_r>

08004d26 <strstr>:
 8004d26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d28:	780c      	ldrb	r4, [r1, #0]
 8004d2a:	b164      	cbz	r4, 8004d46 <strstr+0x20>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	781a      	ldrb	r2, [r3, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	1c5e      	adds	r6, r3, #1
 8004d34:	b90a      	cbnz	r2, 8004d3a <strstr+0x14>
 8004d36:	4610      	mov	r0, r2
 8004d38:	e005      	b.n	8004d46 <strstr+0x20>
 8004d3a:	4294      	cmp	r4, r2
 8004d3c:	d108      	bne.n	8004d50 <strstr+0x2a>
 8004d3e:	460d      	mov	r5, r1
 8004d40:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004d44:	b902      	cbnz	r2, 8004d48 <strstr+0x22>
 8004d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d48:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8004d4c:	4297      	cmp	r7, r2
 8004d4e:	d0f7      	beq.n	8004d40 <strstr+0x1a>
 8004d50:	4633      	mov	r3, r6
 8004d52:	e7ec      	b.n	8004d2e <strstr+0x8>

08004d54 <strtok>:
 8004d54:	4b16      	ldr	r3, [pc, #88]	; (8004db0 <strtok+0x5c>)
 8004d56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004d58:	681e      	ldr	r6, [r3, #0]
 8004d5a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	b9fc      	cbnz	r4, 8004da0 <strtok+0x4c>
 8004d60:	2050      	movs	r0, #80	; 0x50
 8004d62:	9101      	str	r1, [sp, #4]
 8004d64:	f000 f882 	bl	8004e6c <malloc>
 8004d68:	9901      	ldr	r1, [sp, #4]
 8004d6a:	65b0      	str	r0, [r6, #88]	; 0x58
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	b920      	cbnz	r0, 8004d7a <strtok+0x26>
 8004d70:	4b10      	ldr	r3, [pc, #64]	; (8004db4 <strtok+0x60>)
 8004d72:	4811      	ldr	r0, [pc, #68]	; (8004db8 <strtok+0x64>)
 8004d74:	2157      	movs	r1, #87	; 0x57
 8004d76:	f000 f849 	bl	8004e0c <__assert_func>
 8004d7a:	e9c0 4400 	strd	r4, r4, [r0]
 8004d7e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004d82:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004d86:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004d8a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004d8e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004d92:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004d96:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004d9a:	6184      	str	r4, [r0, #24]
 8004d9c:	7704      	strb	r4, [r0, #28]
 8004d9e:	6244      	str	r4, [r0, #36]	; 0x24
 8004da0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8004da2:	2301      	movs	r3, #1
 8004da4:	4628      	mov	r0, r5
 8004da6:	b002      	add	sp, #8
 8004da8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004dac:	f000 b806 	b.w	8004dbc <__strtok_r>
 8004db0:	2000000c 	.word	0x2000000c
 8004db4:	08006280 	.word	0x08006280
 8004db8:	08006297 	.word	0x08006297

08004dbc <__strtok_r>:
 8004dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dbe:	b908      	cbnz	r0, 8004dc4 <__strtok_r+0x8>
 8004dc0:	6810      	ldr	r0, [r2, #0]
 8004dc2:	b188      	cbz	r0, 8004de8 <__strtok_r+0x2c>
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004dcc:	460f      	mov	r7, r1
 8004dce:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004dd2:	b91e      	cbnz	r6, 8004ddc <__strtok_r+0x20>
 8004dd4:	b965      	cbnz	r5, 8004df0 <__strtok_r+0x34>
 8004dd6:	6015      	str	r5, [r2, #0]
 8004dd8:	4628      	mov	r0, r5
 8004dda:	e005      	b.n	8004de8 <__strtok_r+0x2c>
 8004ddc:	42b5      	cmp	r5, r6
 8004dde:	d1f6      	bne.n	8004dce <__strtok_r+0x12>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1f0      	bne.n	8004dc6 <__strtok_r+0xa>
 8004de4:	6014      	str	r4, [r2, #0]
 8004de6:	7003      	strb	r3, [r0, #0]
 8004de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dea:	461c      	mov	r4, r3
 8004dec:	e00c      	b.n	8004e08 <__strtok_r+0x4c>
 8004dee:	b915      	cbnz	r5, 8004df6 <__strtok_r+0x3a>
 8004df0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004df4:	460e      	mov	r6, r1
 8004df6:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004dfa:	42ab      	cmp	r3, r5
 8004dfc:	d1f7      	bne.n	8004dee <__strtok_r+0x32>
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0f3      	beq.n	8004dea <__strtok_r+0x2e>
 8004e02:	2300      	movs	r3, #0
 8004e04:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004e08:	6014      	str	r4, [r2, #0]
 8004e0a:	e7ed      	b.n	8004de8 <__strtok_r+0x2c>

08004e0c <__assert_func>:
 8004e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e0e:	4614      	mov	r4, r2
 8004e10:	461a      	mov	r2, r3
 8004e12:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <__assert_func+0x2c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4605      	mov	r5, r0
 8004e18:	68d8      	ldr	r0, [r3, #12]
 8004e1a:	b14c      	cbz	r4, 8004e30 <__assert_func+0x24>
 8004e1c:	4b07      	ldr	r3, [pc, #28]	; (8004e3c <__assert_func+0x30>)
 8004e1e:	9100      	str	r1, [sp, #0]
 8004e20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004e24:	4906      	ldr	r1, [pc, #24]	; (8004e40 <__assert_func+0x34>)
 8004e26:	462b      	mov	r3, r5
 8004e28:	f000 f80e 	bl	8004e48 <fiprintf>
 8004e2c:	f000 fdea 	bl	8005a04 <abort>
 8004e30:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <__assert_func+0x38>)
 8004e32:	461c      	mov	r4, r3
 8004e34:	e7f3      	b.n	8004e1e <__assert_func+0x12>
 8004e36:	bf00      	nop
 8004e38:	2000000c 	.word	0x2000000c
 8004e3c:	080062f8 	.word	0x080062f8
 8004e40:	08006305 	.word	0x08006305
 8004e44:	08006333 	.word	0x08006333

08004e48 <fiprintf>:
 8004e48:	b40e      	push	{r1, r2, r3}
 8004e4a:	b503      	push	{r0, r1, lr}
 8004e4c:	4601      	mov	r1, r0
 8004e4e:	ab03      	add	r3, sp, #12
 8004e50:	4805      	ldr	r0, [pc, #20]	; (8004e68 <fiprintf+0x20>)
 8004e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e56:	6800      	ldr	r0, [r0, #0]
 8004e58:	9301      	str	r3, [sp, #4]
 8004e5a:	f000 fa3f 	bl	80052dc <_vfiprintf_r>
 8004e5e:	b002      	add	sp, #8
 8004e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e64:	b003      	add	sp, #12
 8004e66:	4770      	bx	lr
 8004e68:	2000000c 	.word	0x2000000c

08004e6c <malloc>:
 8004e6c:	4b02      	ldr	r3, [pc, #8]	; (8004e78 <malloc+0xc>)
 8004e6e:	4601      	mov	r1, r0
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	f000 b853 	b.w	8004f1c <_malloc_r>
 8004e76:	bf00      	nop
 8004e78:	2000000c 	.word	0x2000000c

08004e7c <_free_r>:
 8004e7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e7e:	2900      	cmp	r1, #0
 8004e80:	d048      	beq.n	8004f14 <_free_r+0x98>
 8004e82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e86:	9001      	str	r0, [sp, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f1a1 0404 	sub.w	r4, r1, #4
 8004e8e:	bfb8      	it	lt
 8004e90:	18e4      	addlt	r4, r4, r3
 8004e92:	f001 f805 	bl	8005ea0 <__malloc_lock>
 8004e96:	4a20      	ldr	r2, [pc, #128]	; (8004f18 <_free_r+0x9c>)
 8004e98:	9801      	ldr	r0, [sp, #4]
 8004e9a:	6813      	ldr	r3, [r2, #0]
 8004e9c:	4615      	mov	r5, r2
 8004e9e:	b933      	cbnz	r3, 8004eae <_free_r+0x32>
 8004ea0:	6063      	str	r3, [r4, #4]
 8004ea2:	6014      	str	r4, [r2, #0]
 8004ea4:	b003      	add	sp, #12
 8004ea6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004eaa:	f000 bfff 	b.w	8005eac <__malloc_unlock>
 8004eae:	42a3      	cmp	r3, r4
 8004eb0:	d90b      	bls.n	8004eca <_free_r+0x4e>
 8004eb2:	6821      	ldr	r1, [r4, #0]
 8004eb4:	1862      	adds	r2, r4, r1
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	bf04      	itt	eq
 8004eba:	681a      	ldreq	r2, [r3, #0]
 8004ebc:	685b      	ldreq	r3, [r3, #4]
 8004ebe:	6063      	str	r3, [r4, #4]
 8004ec0:	bf04      	itt	eq
 8004ec2:	1852      	addeq	r2, r2, r1
 8004ec4:	6022      	streq	r2, [r4, #0]
 8004ec6:	602c      	str	r4, [r5, #0]
 8004ec8:	e7ec      	b.n	8004ea4 <_free_r+0x28>
 8004eca:	461a      	mov	r2, r3
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	b10b      	cbz	r3, 8004ed4 <_free_r+0x58>
 8004ed0:	42a3      	cmp	r3, r4
 8004ed2:	d9fa      	bls.n	8004eca <_free_r+0x4e>
 8004ed4:	6811      	ldr	r1, [r2, #0]
 8004ed6:	1855      	adds	r5, r2, r1
 8004ed8:	42a5      	cmp	r5, r4
 8004eda:	d10b      	bne.n	8004ef4 <_free_r+0x78>
 8004edc:	6824      	ldr	r4, [r4, #0]
 8004ede:	4421      	add	r1, r4
 8004ee0:	1854      	adds	r4, r2, r1
 8004ee2:	42a3      	cmp	r3, r4
 8004ee4:	6011      	str	r1, [r2, #0]
 8004ee6:	d1dd      	bne.n	8004ea4 <_free_r+0x28>
 8004ee8:	681c      	ldr	r4, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	6053      	str	r3, [r2, #4]
 8004eee:	4421      	add	r1, r4
 8004ef0:	6011      	str	r1, [r2, #0]
 8004ef2:	e7d7      	b.n	8004ea4 <_free_r+0x28>
 8004ef4:	d902      	bls.n	8004efc <_free_r+0x80>
 8004ef6:	230c      	movs	r3, #12
 8004ef8:	6003      	str	r3, [r0, #0]
 8004efa:	e7d3      	b.n	8004ea4 <_free_r+0x28>
 8004efc:	6825      	ldr	r5, [r4, #0]
 8004efe:	1961      	adds	r1, r4, r5
 8004f00:	428b      	cmp	r3, r1
 8004f02:	bf04      	itt	eq
 8004f04:	6819      	ldreq	r1, [r3, #0]
 8004f06:	685b      	ldreq	r3, [r3, #4]
 8004f08:	6063      	str	r3, [r4, #4]
 8004f0a:	bf04      	itt	eq
 8004f0c:	1949      	addeq	r1, r1, r5
 8004f0e:	6021      	streq	r1, [r4, #0]
 8004f10:	6054      	str	r4, [r2, #4]
 8004f12:	e7c7      	b.n	8004ea4 <_free_r+0x28>
 8004f14:	b003      	add	sp, #12
 8004f16:	bd30      	pop	{r4, r5, pc}
 8004f18:	20000094 	.word	0x20000094

08004f1c <_malloc_r>:
 8004f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1e:	1ccd      	adds	r5, r1, #3
 8004f20:	f025 0503 	bic.w	r5, r5, #3
 8004f24:	3508      	adds	r5, #8
 8004f26:	2d0c      	cmp	r5, #12
 8004f28:	bf38      	it	cc
 8004f2a:	250c      	movcc	r5, #12
 8004f2c:	2d00      	cmp	r5, #0
 8004f2e:	4606      	mov	r6, r0
 8004f30:	db01      	blt.n	8004f36 <_malloc_r+0x1a>
 8004f32:	42a9      	cmp	r1, r5
 8004f34:	d903      	bls.n	8004f3e <_malloc_r+0x22>
 8004f36:	230c      	movs	r3, #12
 8004f38:	6033      	str	r3, [r6, #0]
 8004f3a:	2000      	movs	r0, #0
 8004f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f3e:	f000 ffaf 	bl	8005ea0 <__malloc_lock>
 8004f42:	4921      	ldr	r1, [pc, #132]	; (8004fc8 <_malloc_r+0xac>)
 8004f44:	680a      	ldr	r2, [r1, #0]
 8004f46:	4614      	mov	r4, r2
 8004f48:	b99c      	cbnz	r4, 8004f72 <_malloc_r+0x56>
 8004f4a:	4f20      	ldr	r7, [pc, #128]	; (8004fcc <_malloc_r+0xb0>)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	b923      	cbnz	r3, 8004f5a <_malloc_r+0x3e>
 8004f50:	4621      	mov	r1, r4
 8004f52:	4630      	mov	r0, r6
 8004f54:	f000 fc86 	bl	8005864 <_sbrk_r>
 8004f58:	6038      	str	r0, [r7, #0]
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	4630      	mov	r0, r6
 8004f5e:	f000 fc81 	bl	8005864 <_sbrk_r>
 8004f62:	1c43      	adds	r3, r0, #1
 8004f64:	d123      	bne.n	8004fae <_malloc_r+0x92>
 8004f66:	230c      	movs	r3, #12
 8004f68:	6033      	str	r3, [r6, #0]
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f000 ff9e 	bl	8005eac <__malloc_unlock>
 8004f70:	e7e3      	b.n	8004f3a <_malloc_r+0x1e>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	1b5b      	subs	r3, r3, r5
 8004f76:	d417      	bmi.n	8004fa8 <_malloc_r+0x8c>
 8004f78:	2b0b      	cmp	r3, #11
 8004f7a:	d903      	bls.n	8004f84 <_malloc_r+0x68>
 8004f7c:	6023      	str	r3, [r4, #0]
 8004f7e:	441c      	add	r4, r3
 8004f80:	6025      	str	r5, [r4, #0]
 8004f82:	e004      	b.n	8004f8e <_malloc_r+0x72>
 8004f84:	6863      	ldr	r3, [r4, #4]
 8004f86:	42a2      	cmp	r2, r4
 8004f88:	bf0c      	ite	eq
 8004f8a:	600b      	streq	r3, [r1, #0]
 8004f8c:	6053      	strne	r3, [r2, #4]
 8004f8e:	4630      	mov	r0, r6
 8004f90:	f000 ff8c 	bl	8005eac <__malloc_unlock>
 8004f94:	f104 000b 	add.w	r0, r4, #11
 8004f98:	1d23      	adds	r3, r4, #4
 8004f9a:	f020 0007 	bic.w	r0, r0, #7
 8004f9e:	1ac2      	subs	r2, r0, r3
 8004fa0:	d0cc      	beq.n	8004f3c <_malloc_r+0x20>
 8004fa2:	1a1b      	subs	r3, r3, r0
 8004fa4:	50a3      	str	r3, [r4, r2]
 8004fa6:	e7c9      	b.n	8004f3c <_malloc_r+0x20>
 8004fa8:	4622      	mov	r2, r4
 8004faa:	6864      	ldr	r4, [r4, #4]
 8004fac:	e7cc      	b.n	8004f48 <_malloc_r+0x2c>
 8004fae:	1cc4      	adds	r4, r0, #3
 8004fb0:	f024 0403 	bic.w	r4, r4, #3
 8004fb4:	42a0      	cmp	r0, r4
 8004fb6:	d0e3      	beq.n	8004f80 <_malloc_r+0x64>
 8004fb8:	1a21      	subs	r1, r4, r0
 8004fba:	4630      	mov	r0, r6
 8004fbc:	f000 fc52 	bl	8005864 <_sbrk_r>
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d1dd      	bne.n	8004f80 <_malloc_r+0x64>
 8004fc4:	e7cf      	b.n	8004f66 <_malloc_r+0x4a>
 8004fc6:	bf00      	nop
 8004fc8:	20000094 	.word	0x20000094
 8004fcc:	20000098 	.word	0x20000098

08004fd0 <__ssputs_r>:
 8004fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fd4:	688e      	ldr	r6, [r1, #8]
 8004fd6:	429e      	cmp	r6, r3
 8004fd8:	4682      	mov	sl, r0
 8004fda:	460c      	mov	r4, r1
 8004fdc:	4690      	mov	r8, r2
 8004fde:	461f      	mov	r7, r3
 8004fe0:	d838      	bhi.n	8005054 <__ssputs_r+0x84>
 8004fe2:	898a      	ldrh	r2, [r1, #12]
 8004fe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004fe8:	d032      	beq.n	8005050 <__ssputs_r+0x80>
 8004fea:	6825      	ldr	r5, [r4, #0]
 8004fec:	6909      	ldr	r1, [r1, #16]
 8004fee:	eba5 0901 	sub.w	r9, r5, r1
 8004ff2:	6965      	ldr	r5, [r4, #20]
 8004ff4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ff8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	444b      	add	r3, r9
 8005000:	106d      	asrs	r5, r5, #1
 8005002:	429d      	cmp	r5, r3
 8005004:	bf38      	it	cc
 8005006:	461d      	movcc	r5, r3
 8005008:	0553      	lsls	r3, r2, #21
 800500a:	d531      	bpl.n	8005070 <__ssputs_r+0xa0>
 800500c:	4629      	mov	r1, r5
 800500e:	f7ff ff85 	bl	8004f1c <_malloc_r>
 8005012:	4606      	mov	r6, r0
 8005014:	b950      	cbnz	r0, 800502c <__ssputs_r+0x5c>
 8005016:	230c      	movs	r3, #12
 8005018:	f8ca 3000 	str.w	r3, [sl]
 800501c:	89a3      	ldrh	r3, [r4, #12]
 800501e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005022:	81a3      	strh	r3, [r4, #12]
 8005024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800502c:	6921      	ldr	r1, [r4, #16]
 800502e:	464a      	mov	r2, r9
 8005030:	f000 ff0e 	bl	8005e50 <memcpy>
 8005034:	89a3      	ldrh	r3, [r4, #12]
 8005036:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800503a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800503e:	81a3      	strh	r3, [r4, #12]
 8005040:	6126      	str	r6, [r4, #16]
 8005042:	6165      	str	r5, [r4, #20]
 8005044:	444e      	add	r6, r9
 8005046:	eba5 0509 	sub.w	r5, r5, r9
 800504a:	6026      	str	r6, [r4, #0]
 800504c:	60a5      	str	r5, [r4, #8]
 800504e:	463e      	mov	r6, r7
 8005050:	42be      	cmp	r6, r7
 8005052:	d900      	bls.n	8005056 <__ssputs_r+0x86>
 8005054:	463e      	mov	r6, r7
 8005056:	4632      	mov	r2, r6
 8005058:	6820      	ldr	r0, [r4, #0]
 800505a:	4641      	mov	r1, r8
 800505c:	f000 ff06 	bl	8005e6c <memmove>
 8005060:	68a3      	ldr	r3, [r4, #8]
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	1b9b      	subs	r3, r3, r6
 8005066:	4432      	add	r2, r6
 8005068:	60a3      	str	r3, [r4, #8]
 800506a:	6022      	str	r2, [r4, #0]
 800506c:	2000      	movs	r0, #0
 800506e:	e7db      	b.n	8005028 <__ssputs_r+0x58>
 8005070:	462a      	mov	r2, r5
 8005072:	f000 ff21 	bl	8005eb8 <_realloc_r>
 8005076:	4606      	mov	r6, r0
 8005078:	2800      	cmp	r0, #0
 800507a:	d1e1      	bne.n	8005040 <__ssputs_r+0x70>
 800507c:	6921      	ldr	r1, [r4, #16]
 800507e:	4650      	mov	r0, sl
 8005080:	f7ff fefc 	bl	8004e7c <_free_r>
 8005084:	e7c7      	b.n	8005016 <__ssputs_r+0x46>
	...

08005088 <_svfiprintf_r>:
 8005088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508c:	4698      	mov	r8, r3
 800508e:	898b      	ldrh	r3, [r1, #12]
 8005090:	061b      	lsls	r3, r3, #24
 8005092:	b09d      	sub	sp, #116	; 0x74
 8005094:	4607      	mov	r7, r0
 8005096:	460d      	mov	r5, r1
 8005098:	4614      	mov	r4, r2
 800509a:	d50e      	bpl.n	80050ba <_svfiprintf_r+0x32>
 800509c:	690b      	ldr	r3, [r1, #16]
 800509e:	b963      	cbnz	r3, 80050ba <_svfiprintf_r+0x32>
 80050a0:	2140      	movs	r1, #64	; 0x40
 80050a2:	f7ff ff3b 	bl	8004f1c <_malloc_r>
 80050a6:	6028      	str	r0, [r5, #0]
 80050a8:	6128      	str	r0, [r5, #16]
 80050aa:	b920      	cbnz	r0, 80050b6 <_svfiprintf_r+0x2e>
 80050ac:	230c      	movs	r3, #12
 80050ae:	603b      	str	r3, [r7, #0]
 80050b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b4:	e0d1      	b.n	800525a <_svfiprintf_r+0x1d2>
 80050b6:	2340      	movs	r3, #64	; 0x40
 80050b8:	616b      	str	r3, [r5, #20]
 80050ba:	2300      	movs	r3, #0
 80050bc:	9309      	str	r3, [sp, #36]	; 0x24
 80050be:	2320      	movs	r3, #32
 80050c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80050c8:	2330      	movs	r3, #48	; 0x30
 80050ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005274 <_svfiprintf_r+0x1ec>
 80050ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050d2:	f04f 0901 	mov.w	r9, #1
 80050d6:	4623      	mov	r3, r4
 80050d8:	469a      	mov	sl, r3
 80050da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050de:	b10a      	cbz	r2, 80050e4 <_svfiprintf_r+0x5c>
 80050e0:	2a25      	cmp	r2, #37	; 0x25
 80050e2:	d1f9      	bne.n	80050d8 <_svfiprintf_r+0x50>
 80050e4:	ebba 0b04 	subs.w	fp, sl, r4
 80050e8:	d00b      	beq.n	8005102 <_svfiprintf_r+0x7a>
 80050ea:	465b      	mov	r3, fp
 80050ec:	4622      	mov	r2, r4
 80050ee:	4629      	mov	r1, r5
 80050f0:	4638      	mov	r0, r7
 80050f2:	f7ff ff6d 	bl	8004fd0 <__ssputs_r>
 80050f6:	3001      	adds	r0, #1
 80050f8:	f000 80aa 	beq.w	8005250 <_svfiprintf_r+0x1c8>
 80050fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050fe:	445a      	add	r2, fp
 8005100:	9209      	str	r2, [sp, #36]	; 0x24
 8005102:	f89a 3000 	ldrb.w	r3, [sl]
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80a2 	beq.w	8005250 <_svfiprintf_r+0x1c8>
 800510c:	2300      	movs	r3, #0
 800510e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005116:	f10a 0a01 	add.w	sl, sl, #1
 800511a:	9304      	str	r3, [sp, #16]
 800511c:	9307      	str	r3, [sp, #28]
 800511e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005122:	931a      	str	r3, [sp, #104]	; 0x68
 8005124:	4654      	mov	r4, sl
 8005126:	2205      	movs	r2, #5
 8005128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800512c:	4851      	ldr	r0, [pc, #324]	; (8005274 <_svfiprintf_r+0x1ec>)
 800512e:	f7fb f857 	bl	80001e0 <memchr>
 8005132:	9a04      	ldr	r2, [sp, #16]
 8005134:	b9d8      	cbnz	r0, 800516e <_svfiprintf_r+0xe6>
 8005136:	06d0      	lsls	r0, r2, #27
 8005138:	bf44      	itt	mi
 800513a:	2320      	movmi	r3, #32
 800513c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005140:	0711      	lsls	r1, r2, #28
 8005142:	bf44      	itt	mi
 8005144:	232b      	movmi	r3, #43	; 0x2b
 8005146:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800514a:	f89a 3000 	ldrb.w	r3, [sl]
 800514e:	2b2a      	cmp	r3, #42	; 0x2a
 8005150:	d015      	beq.n	800517e <_svfiprintf_r+0xf6>
 8005152:	9a07      	ldr	r2, [sp, #28]
 8005154:	4654      	mov	r4, sl
 8005156:	2000      	movs	r0, #0
 8005158:	f04f 0c0a 	mov.w	ip, #10
 800515c:	4621      	mov	r1, r4
 800515e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005162:	3b30      	subs	r3, #48	; 0x30
 8005164:	2b09      	cmp	r3, #9
 8005166:	d94e      	bls.n	8005206 <_svfiprintf_r+0x17e>
 8005168:	b1b0      	cbz	r0, 8005198 <_svfiprintf_r+0x110>
 800516a:	9207      	str	r2, [sp, #28]
 800516c:	e014      	b.n	8005198 <_svfiprintf_r+0x110>
 800516e:	eba0 0308 	sub.w	r3, r0, r8
 8005172:	fa09 f303 	lsl.w	r3, r9, r3
 8005176:	4313      	orrs	r3, r2
 8005178:	9304      	str	r3, [sp, #16]
 800517a:	46a2      	mov	sl, r4
 800517c:	e7d2      	b.n	8005124 <_svfiprintf_r+0x9c>
 800517e:	9b03      	ldr	r3, [sp, #12]
 8005180:	1d19      	adds	r1, r3, #4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	9103      	str	r1, [sp, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	bfbb      	ittet	lt
 800518a:	425b      	neglt	r3, r3
 800518c:	f042 0202 	orrlt.w	r2, r2, #2
 8005190:	9307      	strge	r3, [sp, #28]
 8005192:	9307      	strlt	r3, [sp, #28]
 8005194:	bfb8      	it	lt
 8005196:	9204      	strlt	r2, [sp, #16]
 8005198:	7823      	ldrb	r3, [r4, #0]
 800519a:	2b2e      	cmp	r3, #46	; 0x2e
 800519c:	d10c      	bne.n	80051b8 <_svfiprintf_r+0x130>
 800519e:	7863      	ldrb	r3, [r4, #1]
 80051a0:	2b2a      	cmp	r3, #42	; 0x2a
 80051a2:	d135      	bne.n	8005210 <_svfiprintf_r+0x188>
 80051a4:	9b03      	ldr	r3, [sp, #12]
 80051a6:	1d1a      	adds	r2, r3, #4
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	9203      	str	r2, [sp, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	bfb8      	it	lt
 80051b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80051b4:	3402      	adds	r4, #2
 80051b6:	9305      	str	r3, [sp, #20]
 80051b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005284 <_svfiprintf_r+0x1fc>
 80051bc:	7821      	ldrb	r1, [r4, #0]
 80051be:	2203      	movs	r2, #3
 80051c0:	4650      	mov	r0, sl
 80051c2:	f7fb f80d 	bl	80001e0 <memchr>
 80051c6:	b140      	cbz	r0, 80051da <_svfiprintf_r+0x152>
 80051c8:	2340      	movs	r3, #64	; 0x40
 80051ca:	eba0 000a 	sub.w	r0, r0, sl
 80051ce:	fa03 f000 	lsl.w	r0, r3, r0
 80051d2:	9b04      	ldr	r3, [sp, #16]
 80051d4:	4303      	orrs	r3, r0
 80051d6:	3401      	adds	r4, #1
 80051d8:	9304      	str	r3, [sp, #16]
 80051da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051de:	4826      	ldr	r0, [pc, #152]	; (8005278 <_svfiprintf_r+0x1f0>)
 80051e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051e4:	2206      	movs	r2, #6
 80051e6:	f7fa fffb 	bl	80001e0 <memchr>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	d038      	beq.n	8005260 <_svfiprintf_r+0x1d8>
 80051ee:	4b23      	ldr	r3, [pc, #140]	; (800527c <_svfiprintf_r+0x1f4>)
 80051f0:	bb1b      	cbnz	r3, 800523a <_svfiprintf_r+0x1b2>
 80051f2:	9b03      	ldr	r3, [sp, #12]
 80051f4:	3307      	adds	r3, #7
 80051f6:	f023 0307 	bic.w	r3, r3, #7
 80051fa:	3308      	adds	r3, #8
 80051fc:	9303      	str	r3, [sp, #12]
 80051fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005200:	4433      	add	r3, r6
 8005202:	9309      	str	r3, [sp, #36]	; 0x24
 8005204:	e767      	b.n	80050d6 <_svfiprintf_r+0x4e>
 8005206:	fb0c 3202 	mla	r2, ip, r2, r3
 800520a:	460c      	mov	r4, r1
 800520c:	2001      	movs	r0, #1
 800520e:	e7a5      	b.n	800515c <_svfiprintf_r+0xd4>
 8005210:	2300      	movs	r3, #0
 8005212:	3401      	adds	r4, #1
 8005214:	9305      	str	r3, [sp, #20]
 8005216:	4619      	mov	r1, r3
 8005218:	f04f 0c0a 	mov.w	ip, #10
 800521c:	4620      	mov	r0, r4
 800521e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005222:	3a30      	subs	r2, #48	; 0x30
 8005224:	2a09      	cmp	r2, #9
 8005226:	d903      	bls.n	8005230 <_svfiprintf_r+0x1a8>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0c5      	beq.n	80051b8 <_svfiprintf_r+0x130>
 800522c:	9105      	str	r1, [sp, #20]
 800522e:	e7c3      	b.n	80051b8 <_svfiprintf_r+0x130>
 8005230:	fb0c 2101 	mla	r1, ip, r1, r2
 8005234:	4604      	mov	r4, r0
 8005236:	2301      	movs	r3, #1
 8005238:	e7f0      	b.n	800521c <_svfiprintf_r+0x194>
 800523a:	ab03      	add	r3, sp, #12
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	462a      	mov	r2, r5
 8005240:	4b0f      	ldr	r3, [pc, #60]	; (8005280 <_svfiprintf_r+0x1f8>)
 8005242:	a904      	add	r1, sp, #16
 8005244:	4638      	mov	r0, r7
 8005246:	f3af 8000 	nop.w
 800524a:	1c42      	adds	r2, r0, #1
 800524c:	4606      	mov	r6, r0
 800524e:	d1d6      	bne.n	80051fe <_svfiprintf_r+0x176>
 8005250:	89ab      	ldrh	r3, [r5, #12]
 8005252:	065b      	lsls	r3, r3, #25
 8005254:	f53f af2c 	bmi.w	80050b0 <_svfiprintf_r+0x28>
 8005258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800525a:	b01d      	add	sp, #116	; 0x74
 800525c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005260:	ab03      	add	r3, sp, #12
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	462a      	mov	r2, r5
 8005266:	4b06      	ldr	r3, [pc, #24]	; (8005280 <_svfiprintf_r+0x1f8>)
 8005268:	a904      	add	r1, sp, #16
 800526a:	4638      	mov	r0, r7
 800526c:	f000 f9d4 	bl	8005618 <_printf_i>
 8005270:	e7eb      	b.n	800524a <_svfiprintf_r+0x1c2>
 8005272:	bf00      	nop
 8005274:	08006334 	.word	0x08006334
 8005278:	0800633e 	.word	0x0800633e
 800527c:	00000000 	.word	0x00000000
 8005280:	08004fd1 	.word	0x08004fd1
 8005284:	0800633a 	.word	0x0800633a

08005288 <__sfputc_r>:
 8005288:	6893      	ldr	r3, [r2, #8]
 800528a:	3b01      	subs	r3, #1
 800528c:	2b00      	cmp	r3, #0
 800528e:	b410      	push	{r4}
 8005290:	6093      	str	r3, [r2, #8]
 8005292:	da08      	bge.n	80052a6 <__sfputc_r+0x1e>
 8005294:	6994      	ldr	r4, [r2, #24]
 8005296:	42a3      	cmp	r3, r4
 8005298:	db01      	blt.n	800529e <__sfputc_r+0x16>
 800529a:	290a      	cmp	r1, #10
 800529c:	d103      	bne.n	80052a6 <__sfputc_r+0x1e>
 800529e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052a2:	f000 baef 	b.w	8005884 <__swbuf_r>
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	1c58      	adds	r0, r3, #1
 80052aa:	6010      	str	r0, [r2, #0]
 80052ac:	7019      	strb	r1, [r3, #0]
 80052ae:	4608      	mov	r0, r1
 80052b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <__sfputs_r>:
 80052b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b8:	4606      	mov	r6, r0
 80052ba:	460f      	mov	r7, r1
 80052bc:	4614      	mov	r4, r2
 80052be:	18d5      	adds	r5, r2, r3
 80052c0:	42ac      	cmp	r4, r5
 80052c2:	d101      	bne.n	80052c8 <__sfputs_r+0x12>
 80052c4:	2000      	movs	r0, #0
 80052c6:	e007      	b.n	80052d8 <__sfputs_r+0x22>
 80052c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052cc:	463a      	mov	r2, r7
 80052ce:	4630      	mov	r0, r6
 80052d0:	f7ff ffda 	bl	8005288 <__sfputc_r>
 80052d4:	1c43      	adds	r3, r0, #1
 80052d6:	d1f3      	bne.n	80052c0 <__sfputs_r+0xa>
 80052d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080052dc <_vfiprintf_r>:
 80052dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e0:	460d      	mov	r5, r1
 80052e2:	b09d      	sub	sp, #116	; 0x74
 80052e4:	4614      	mov	r4, r2
 80052e6:	4698      	mov	r8, r3
 80052e8:	4606      	mov	r6, r0
 80052ea:	b118      	cbz	r0, 80052f4 <_vfiprintf_r+0x18>
 80052ec:	6983      	ldr	r3, [r0, #24]
 80052ee:	b90b      	cbnz	r3, 80052f4 <_vfiprintf_r+0x18>
 80052f0:	f000 fcaa 	bl	8005c48 <__sinit>
 80052f4:	4b89      	ldr	r3, [pc, #548]	; (800551c <_vfiprintf_r+0x240>)
 80052f6:	429d      	cmp	r5, r3
 80052f8:	d11b      	bne.n	8005332 <_vfiprintf_r+0x56>
 80052fa:	6875      	ldr	r5, [r6, #4]
 80052fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052fe:	07d9      	lsls	r1, r3, #31
 8005300:	d405      	bmi.n	800530e <_vfiprintf_r+0x32>
 8005302:	89ab      	ldrh	r3, [r5, #12]
 8005304:	059a      	lsls	r2, r3, #22
 8005306:	d402      	bmi.n	800530e <_vfiprintf_r+0x32>
 8005308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800530a:	f000 fd3b 	bl	8005d84 <__retarget_lock_acquire_recursive>
 800530e:	89ab      	ldrh	r3, [r5, #12]
 8005310:	071b      	lsls	r3, r3, #28
 8005312:	d501      	bpl.n	8005318 <_vfiprintf_r+0x3c>
 8005314:	692b      	ldr	r3, [r5, #16]
 8005316:	b9eb      	cbnz	r3, 8005354 <_vfiprintf_r+0x78>
 8005318:	4629      	mov	r1, r5
 800531a:	4630      	mov	r0, r6
 800531c:	f000 fb04 	bl	8005928 <__swsetup_r>
 8005320:	b1c0      	cbz	r0, 8005354 <_vfiprintf_r+0x78>
 8005322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005324:	07dc      	lsls	r4, r3, #31
 8005326:	d50e      	bpl.n	8005346 <_vfiprintf_r+0x6a>
 8005328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800532c:	b01d      	add	sp, #116	; 0x74
 800532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005332:	4b7b      	ldr	r3, [pc, #492]	; (8005520 <_vfiprintf_r+0x244>)
 8005334:	429d      	cmp	r5, r3
 8005336:	d101      	bne.n	800533c <_vfiprintf_r+0x60>
 8005338:	68b5      	ldr	r5, [r6, #8]
 800533a:	e7df      	b.n	80052fc <_vfiprintf_r+0x20>
 800533c:	4b79      	ldr	r3, [pc, #484]	; (8005524 <_vfiprintf_r+0x248>)
 800533e:	429d      	cmp	r5, r3
 8005340:	bf08      	it	eq
 8005342:	68f5      	ldreq	r5, [r6, #12]
 8005344:	e7da      	b.n	80052fc <_vfiprintf_r+0x20>
 8005346:	89ab      	ldrh	r3, [r5, #12]
 8005348:	0598      	lsls	r0, r3, #22
 800534a:	d4ed      	bmi.n	8005328 <_vfiprintf_r+0x4c>
 800534c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800534e:	f000 fd1a 	bl	8005d86 <__retarget_lock_release_recursive>
 8005352:	e7e9      	b.n	8005328 <_vfiprintf_r+0x4c>
 8005354:	2300      	movs	r3, #0
 8005356:	9309      	str	r3, [sp, #36]	; 0x24
 8005358:	2320      	movs	r3, #32
 800535a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800535e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005362:	2330      	movs	r3, #48	; 0x30
 8005364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005528 <_vfiprintf_r+0x24c>
 8005368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800536c:	f04f 0901 	mov.w	r9, #1
 8005370:	4623      	mov	r3, r4
 8005372:	469a      	mov	sl, r3
 8005374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005378:	b10a      	cbz	r2, 800537e <_vfiprintf_r+0xa2>
 800537a:	2a25      	cmp	r2, #37	; 0x25
 800537c:	d1f9      	bne.n	8005372 <_vfiprintf_r+0x96>
 800537e:	ebba 0b04 	subs.w	fp, sl, r4
 8005382:	d00b      	beq.n	800539c <_vfiprintf_r+0xc0>
 8005384:	465b      	mov	r3, fp
 8005386:	4622      	mov	r2, r4
 8005388:	4629      	mov	r1, r5
 800538a:	4630      	mov	r0, r6
 800538c:	f7ff ff93 	bl	80052b6 <__sfputs_r>
 8005390:	3001      	adds	r0, #1
 8005392:	f000 80aa 	beq.w	80054ea <_vfiprintf_r+0x20e>
 8005396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005398:	445a      	add	r2, fp
 800539a:	9209      	str	r2, [sp, #36]	; 0x24
 800539c:	f89a 3000 	ldrb.w	r3, [sl]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f000 80a2 	beq.w	80054ea <_vfiprintf_r+0x20e>
 80053a6:	2300      	movs	r3, #0
 80053a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053b0:	f10a 0a01 	add.w	sl, sl, #1
 80053b4:	9304      	str	r3, [sp, #16]
 80053b6:	9307      	str	r3, [sp, #28]
 80053b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053bc:	931a      	str	r3, [sp, #104]	; 0x68
 80053be:	4654      	mov	r4, sl
 80053c0:	2205      	movs	r2, #5
 80053c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c6:	4858      	ldr	r0, [pc, #352]	; (8005528 <_vfiprintf_r+0x24c>)
 80053c8:	f7fa ff0a 	bl	80001e0 <memchr>
 80053cc:	9a04      	ldr	r2, [sp, #16]
 80053ce:	b9d8      	cbnz	r0, 8005408 <_vfiprintf_r+0x12c>
 80053d0:	06d1      	lsls	r1, r2, #27
 80053d2:	bf44      	itt	mi
 80053d4:	2320      	movmi	r3, #32
 80053d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053da:	0713      	lsls	r3, r2, #28
 80053dc:	bf44      	itt	mi
 80053de:	232b      	movmi	r3, #43	; 0x2b
 80053e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053e4:	f89a 3000 	ldrb.w	r3, [sl]
 80053e8:	2b2a      	cmp	r3, #42	; 0x2a
 80053ea:	d015      	beq.n	8005418 <_vfiprintf_r+0x13c>
 80053ec:	9a07      	ldr	r2, [sp, #28]
 80053ee:	4654      	mov	r4, sl
 80053f0:	2000      	movs	r0, #0
 80053f2:	f04f 0c0a 	mov.w	ip, #10
 80053f6:	4621      	mov	r1, r4
 80053f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053fc:	3b30      	subs	r3, #48	; 0x30
 80053fe:	2b09      	cmp	r3, #9
 8005400:	d94e      	bls.n	80054a0 <_vfiprintf_r+0x1c4>
 8005402:	b1b0      	cbz	r0, 8005432 <_vfiprintf_r+0x156>
 8005404:	9207      	str	r2, [sp, #28]
 8005406:	e014      	b.n	8005432 <_vfiprintf_r+0x156>
 8005408:	eba0 0308 	sub.w	r3, r0, r8
 800540c:	fa09 f303 	lsl.w	r3, r9, r3
 8005410:	4313      	orrs	r3, r2
 8005412:	9304      	str	r3, [sp, #16]
 8005414:	46a2      	mov	sl, r4
 8005416:	e7d2      	b.n	80053be <_vfiprintf_r+0xe2>
 8005418:	9b03      	ldr	r3, [sp, #12]
 800541a:	1d19      	adds	r1, r3, #4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	9103      	str	r1, [sp, #12]
 8005420:	2b00      	cmp	r3, #0
 8005422:	bfbb      	ittet	lt
 8005424:	425b      	neglt	r3, r3
 8005426:	f042 0202 	orrlt.w	r2, r2, #2
 800542a:	9307      	strge	r3, [sp, #28]
 800542c:	9307      	strlt	r3, [sp, #28]
 800542e:	bfb8      	it	lt
 8005430:	9204      	strlt	r2, [sp, #16]
 8005432:	7823      	ldrb	r3, [r4, #0]
 8005434:	2b2e      	cmp	r3, #46	; 0x2e
 8005436:	d10c      	bne.n	8005452 <_vfiprintf_r+0x176>
 8005438:	7863      	ldrb	r3, [r4, #1]
 800543a:	2b2a      	cmp	r3, #42	; 0x2a
 800543c:	d135      	bne.n	80054aa <_vfiprintf_r+0x1ce>
 800543e:	9b03      	ldr	r3, [sp, #12]
 8005440:	1d1a      	adds	r2, r3, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	9203      	str	r2, [sp, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	bfb8      	it	lt
 800544a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800544e:	3402      	adds	r4, #2
 8005450:	9305      	str	r3, [sp, #20]
 8005452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005538 <_vfiprintf_r+0x25c>
 8005456:	7821      	ldrb	r1, [r4, #0]
 8005458:	2203      	movs	r2, #3
 800545a:	4650      	mov	r0, sl
 800545c:	f7fa fec0 	bl	80001e0 <memchr>
 8005460:	b140      	cbz	r0, 8005474 <_vfiprintf_r+0x198>
 8005462:	2340      	movs	r3, #64	; 0x40
 8005464:	eba0 000a 	sub.w	r0, r0, sl
 8005468:	fa03 f000 	lsl.w	r0, r3, r0
 800546c:	9b04      	ldr	r3, [sp, #16]
 800546e:	4303      	orrs	r3, r0
 8005470:	3401      	adds	r4, #1
 8005472:	9304      	str	r3, [sp, #16]
 8005474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005478:	482c      	ldr	r0, [pc, #176]	; (800552c <_vfiprintf_r+0x250>)
 800547a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800547e:	2206      	movs	r2, #6
 8005480:	f7fa feae 	bl	80001e0 <memchr>
 8005484:	2800      	cmp	r0, #0
 8005486:	d03f      	beq.n	8005508 <_vfiprintf_r+0x22c>
 8005488:	4b29      	ldr	r3, [pc, #164]	; (8005530 <_vfiprintf_r+0x254>)
 800548a:	bb1b      	cbnz	r3, 80054d4 <_vfiprintf_r+0x1f8>
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	3307      	adds	r3, #7
 8005490:	f023 0307 	bic.w	r3, r3, #7
 8005494:	3308      	adds	r3, #8
 8005496:	9303      	str	r3, [sp, #12]
 8005498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800549a:	443b      	add	r3, r7
 800549c:	9309      	str	r3, [sp, #36]	; 0x24
 800549e:	e767      	b.n	8005370 <_vfiprintf_r+0x94>
 80054a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80054a4:	460c      	mov	r4, r1
 80054a6:	2001      	movs	r0, #1
 80054a8:	e7a5      	b.n	80053f6 <_vfiprintf_r+0x11a>
 80054aa:	2300      	movs	r3, #0
 80054ac:	3401      	adds	r4, #1
 80054ae:	9305      	str	r3, [sp, #20]
 80054b0:	4619      	mov	r1, r3
 80054b2:	f04f 0c0a 	mov.w	ip, #10
 80054b6:	4620      	mov	r0, r4
 80054b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054bc:	3a30      	subs	r2, #48	; 0x30
 80054be:	2a09      	cmp	r2, #9
 80054c0:	d903      	bls.n	80054ca <_vfiprintf_r+0x1ee>
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0c5      	beq.n	8005452 <_vfiprintf_r+0x176>
 80054c6:	9105      	str	r1, [sp, #20]
 80054c8:	e7c3      	b.n	8005452 <_vfiprintf_r+0x176>
 80054ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80054ce:	4604      	mov	r4, r0
 80054d0:	2301      	movs	r3, #1
 80054d2:	e7f0      	b.n	80054b6 <_vfiprintf_r+0x1da>
 80054d4:	ab03      	add	r3, sp, #12
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	462a      	mov	r2, r5
 80054da:	4b16      	ldr	r3, [pc, #88]	; (8005534 <_vfiprintf_r+0x258>)
 80054dc:	a904      	add	r1, sp, #16
 80054de:	4630      	mov	r0, r6
 80054e0:	f3af 8000 	nop.w
 80054e4:	4607      	mov	r7, r0
 80054e6:	1c78      	adds	r0, r7, #1
 80054e8:	d1d6      	bne.n	8005498 <_vfiprintf_r+0x1bc>
 80054ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054ec:	07d9      	lsls	r1, r3, #31
 80054ee:	d405      	bmi.n	80054fc <_vfiprintf_r+0x220>
 80054f0:	89ab      	ldrh	r3, [r5, #12]
 80054f2:	059a      	lsls	r2, r3, #22
 80054f4:	d402      	bmi.n	80054fc <_vfiprintf_r+0x220>
 80054f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80054f8:	f000 fc45 	bl	8005d86 <__retarget_lock_release_recursive>
 80054fc:	89ab      	ldrh	r3, [r5, #12]
 80054fe:	065b      	lsls	r3, r3, #25
 8005500:	f53f af12 	bmi.w	8005328 <_vfiprintf_r+0x4c>
 8005504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005506:	e711      	b.n	800532c <_vfiprintf_r+0x50>
 8005508:	ab03      	add	r3, sp, #12
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	462a      	mov	r2, r5
 800550e:	4b09      	ldr	r3, [pc, #36]	; (8005534 <_vfiprintf_r+0x258>)
 8005510:	a904      	add	r1, sp, #16
 8005512:	4630      	mov	r0, r6
 8005514:	f000 f880 	bl	8005618 <_printf_i>
 8005518:	e7e4      	b.n	80054e4 <_vfiprintf_r+0x208>
 800551a:	bf00      	nop
 800551c:	08006388 	.word	0x08006388
 8005520:	080063a8 	.word	0x080063a8
 8005524:	08006368 	.word	0x08006368
 8005528:	08006334 	.word	0x08006334
 800552c:	0800633e 	.word	0x0800633e
 8005530:	00000000 	.word	0x00000000
 8005534:	080052b7 	.word	0x080052b7
 8005538:	0800633a 	.word	0x0800633a

0800553c <_printf_common>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	4616      	mov	r6, r2
 8005542:	4699      	mov	r9, r3
 8005544:	688a      	ldr	r2, [r1, #8]
 8005546:	690b      	ldr	r3, [r1, #16]
 8005548:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800554c:	4293      	cmp	r3, r2
 800554e:	bfb8      	it	lt
 8005550:	4613      	movlt	r3, r2
 8005552:	6033      	str	r3, [r6, #0]
 8005554:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005558:	4607      	mov	r7, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b10a      	cbz	r2, 8005562 <_printf_common+0x26>
 800555e:	3301      	adds	r3, #1
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	0699      	lsls	r1, r3, #26
 8005566:	bf42      	ittt	mi
 8005568:	6833      	ldrmi	r3, [r6, #0]
 800556a:	3302      	addmi	r3, #2
 800556c:	6033      	strmi	r3, [r6, #0]
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	f015 0506 	ands.w	r5, r5, #6
 8005574:	d106      	bne.n	8005584 <_printf_common+0x48>
 8005576:	f104 0a19 	add.w	sl, r4, #25
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	6832      	ldr	r2, [r6, #0]
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	42ab      	cmp	r3, r5
 8005582:	dc26      	bgt.n	80055d2 <_printf_common+0x96>
 8005584:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005588:	1e13      	subs	r3, r2, #0
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	bf18      	it	ne
 800558e:	2301      	movne	r3, #1
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d42b      	bmi.n	80055ec <_printf_common+0xb0>
 8005594:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005598:	4649      	mov	r1, r9
 800559a:	4638      	mov	r0, r7
 800559c:	47c0      	blx	r8
 800559e:	3001      	adds	r0, #1
 80055a0:	d01e      	beq.n	80055e0 <_printf_common+0xa4>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	68e5      	ldr	r5, [r4, #12]
 80055a6:	6832      	ldr	r2, [r6, #0]
 80055a8:	f003 0306 	and.w	r3, r3, #6
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	bf08      	it	eq
 80055b0:	1aad      	subeq	r5, r5, r2
 80055b2:	68a3      	ldr	r3, [r4, #8]
 80055b4:	6922      	ldr	r2, [r4, #16]
 80055b6:	bf0c      	ite	eq
 80055b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055bc:	2500      	movne	r5, #0
 80055be:	4293      	cmp	r3, r2
 80055c0:	bfc4      	itt	gt
 80055c2:	1a9b      	subgt	r3, r3, r2
 80055c4:	18ed      	addgt	r5, r5, r3
 80055c6:	2600      	movs	r6, #0
 80055c8:	341a      	adds	r4, #26
 80055ca:	42b5      	cmp	r5, r6
 80055cc:	d11a      	bne.n	8005604 <_printf_common+0xc8>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e008      	b.n	80055e4 <_printf_common+0xa8>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4652      	mov	r2, sl
 80055d6:	4649      	mov	r1, r9
 80055d8:	4638      	mov	r0, r7
 80055da:	47c0      	blx	r8
 80055dc:	3001      	adds	r0, #1
 80055de:	d103      	bne.n	80055e8 <_printf_common+0xac>
 80055e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e8:	3501      	adds	r5, #1
 80055ea:	e7c6      	b.n	800557a <_printf_common+0x3e>
 80055ec:	18e1      	adds	r1, r4, r3
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	2030      	movs	r0, #48	; 0x30
 80055f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055f6:	4422      	add	r2, r4
 80055f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005600:	3302      	adds	r3, #2
 8005602:	e7c7      	b.n	8005594 <_printf_common+0x58>
 8005604:	2301      	movs	r3, #1
 8005606:	4622      	mov	r2, r4
 8005608:	4649      	mov	r1, r9
 800560a:	4638      	mov	r0, r7
 800560c:	47c0      	blx	r8
 800560e:	3001      	adds	r0, #1
 8005610:	d0e6      	beq.n	80055e0 <_printf_common+0xa4>
 8005612:	3601      	adds	r6, #1
 8005614:	e7d9      	b.n	80055ca <_printf_common+0x8e>
	...

08005618 <_printf_i>:
 8005618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	460c      	mov	r4, r1
 800561e:	4691      	mov	r9, r2
 8005620:	7e27      	ldrb	r7, [r4, #24]
 8005622:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005624:	2f78      	cmp	r7, #120	; 0x78
 8005626:	4680      	mov	r8, r0
 8005628:	469a      	mov	sl, r3
 800562a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800562e:	d807      	bhi.n	8005640 <_printf_i+0x28>
 8005630:	2f62      	cmp	r7, #98	; 0x62
 8005632:	d80a      	bhi.n	800564a <_printf_i+0x32>
 8005634:	2f00      	cmp	r7, #0
 8005636:	f000 80d8 	beq.w	80057ea <_printf_i+0x1d2>
 800563a:	2f58      	cmp	r7, #88	; 0x58
 800563c:	f000 80a3 	beq.w	8005786 <_printf_i+0x16e>
 8005640:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005644:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005648:	e03a      	b.n	80056c0 <_printf_i+0xa8>
 800564a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800564e:	2b15      	cmp	r3, #21
 8005650:	d8f6      	bhi.n	8005640 <_printf_i+0x28>
 8005652:	a001      	add	r0, pc, #4	; (adr r0, 8005658 <_printf_i+0x40>)
 8005654:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005658:	080056b1 	.word	0x080056b1
 800565c:	080056c5 	.word	0x080056c5
 8005660:	08005641 	.word	0x08005641
 8005664:	08005641 	.word	0x08005641
 8005668:	08005641 	.word	0x08005641
 800566c:	08005641 	.word	0x08005641
 8005670:	080056c5 	.word	0x080056c5
 8005674:	08005641 	.word	0x08005641
 8005678:	08005641 	.word	0x08005641
 800567c:	08005641 	.word	0x08005641
 8005680:	08005641 	.word	0x08005641
 8005684:	080057d1 	.word	0x080057d1
 8005688:	080056f5 	.word	0x080056f5
 800568c:	080057b3 	.word	0x080057b3
 8005690:	08005641 	.word	0x08005641
 8005694:	08005641 	.word	0x08005641
 8005698:	080057f3 	.word	0x080057f3
 800569c:	08005641 	.word	0x08005641
 80056a0:	080056f5 	.word	0x080056f5
 80056a4:	08005641 	.word	0x08005641
 80056a8:	08005641 	.word	0x08005641
 80056ac:	080057bb 	.word	0x080057bb
 80056b0:	680b      	ldr	r3, [r1, #0]
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	600a      	str	r2, [r1, #0]
 80056b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80056bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0a3      	b.n	800580c <_printf_i+0x1f4>
 80056c4:	6825      	ldr	r5, [r4, #0]
 80056c6:	6808      	ldr	r0, [r1, #0]
 80056c8:	062e      	lsls	r6, r5, #24
 80056ca:	f100 0304 	add.w	r3, r0, #4
 80056ce:	d50a      	bpl.n	80056e6 <_printf_i+0xce>
 80056d0:	6805      	ldr	r5, [r0, #0]
 80056d2:	600b      	str	r3, [r1, #0]
 80056d4:	2d00      	cmp	r5, #0
 80056d6:	da03      	bge.n	80056e0 <_printf_i+0xc8>
 80056d8:	232d      	movs	r3, #45	; 0x2d
 80056da:	426d      	negs	r5, r5
 80056dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056e0:	485e      	ldr	r0, [pc, #376]	; (800585c <_printf_i+0x244>)
 80056e2:	230a      	movs	r3, #10
 80056e4:	e019      	b.n	800571a <_printf_i+0x102>
 80056e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80056ea:	6805      	ldr	r5, [r0, #0]
 80056ec:	600b      	str	r3, [r1, #0]
 80056ee:	bf18      	it	ne
 80056f0:	b22d      	sxthne	r5, r5
 80056f2:	e7ef      	b.n	80056d4 <_printf_i+0xbc>
 80056f4:	680b      	ldr	r3, [r1, #0]
 80056f6:	6825      	ldr	r5, [r4, #0]
 80056f8:	1d18      	adds	r0, r3, #4
 80056fa:	6008      	str	r0, [r1, #0]
 80056fc:	0628      	lsls	r0, r5, #24
 80056fe:	d501      	bpl.n	8005704 <_printf_i+0xec>
 8005700:	681d      	ldr	r5, [r3, #0]
 8005702:	e002      	b.n	800570a <_printf_i+0xf2>
 8005704:	0669      	lsls	r1, r5, #25
 8005706:	d5fb      	bpl.n	8005700 <_printf_i+0xe8>
 8005708:	881d      	ldrh	r5, [r3, #0]
 800570a:	4854      	ldr	r0, [pc, #336]	; (800585c <_printf_i+0x244>)
 800570c:	2f6f      	cmp	r7, #111	; 0x6f
 800570e:	bf0c      	ite	eq
 8005710:	2308      	moveq	r3, #8
 8005712:	230a      	movne	r3, #10
 8005714:	2100      	movs	r1, #0
 8005716:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800571a:	6866      	ldr	r6, [r4, #4]
 800571c:	60a6      	str	r6, [r4, #8]
 800571e:	2e00      	cmp	r6, #0
 8005720:	bfa2      	ittt	ge
 8005722:	6821      	ldrge	r1, [r4, #0]
 8005724:	f021 0104 	bicge.w	r1, r1, #4
 8005728:	6021      	strge	r1, [r4, #0]
 800572a:	b90d      	cbnz	r5, 8005730 <_printf_i+0x118>
 800572c:	2e00      	cmp	r6, #0
 800572e:	d04d      	beq.n	80057cc <_printf_i+0x1b4>
 8005730:	4616      	mov	r6, r2
 8005732:	fbb5 f1f3 	udiv	r1, r5, r3
 8005736:	fb03 5711 	mls	r7, r3, r1, r5
 800573a:	5dc7      	ldrb	r7, [r0, r7]
 800573c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005740:	462f      	mov	r7, r5
 8005742:	42bb      	cmp	r3, r7
 8005744:	460d      	mov	r5, r1
 8005746:	d9f4      	bls.n	8005732 <_printf_i+0x11a>
 8005748:	2b08      	cmp	r3, #8
 800574a:	d10b      	bne.n	8005764 <_printf_i+0x14c>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	07df      	lsls	r7, r3, #31
 8005750:	d508      	bpl.n	8005764 <_printf_i+0x14c>
 8005752:	6923      	ldr	r3, [r4, #16]
 8005754:	6861      	ldr	r1, [r4, #4]
 8005756:	4299      	cmp	r1, r3
 8005758:	bfde      	ittt	le
 800575a:	2330      	movle	r3, #48	; 0x30
 800575c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005760:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005764:	1b92      	subs	r2, r2, r6
 8005766:	6122      	str	r2, [r4, #16]
 8005768:	f8cd a000 	str.w	sl, [sp]
 800576c:	464b      	mov	r3, r9
 800576e:	aa03      	add	r2, sp, #12
 8005770:	4621      	mov	r1, r4
 8005772:	4640      	mov	r0, r8
 8005774:	f7ff fee2 	bl	800553c <_printf_common>
 8005778:	3001      	adds	r0, #1
 800577a:	d14c      	bne.n	8005816 <_printf_i+0x1fe>
 800577c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005780:	b004      	add	sp, #16
 8005782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005786:	4835      	ldr	r0, [pc, #212]	; (800585c <_printf_i+0x244>)
 8005788:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800578c:	6823      	ldr	r3, [r4, #0]
 800578e:	680e      	ldr	r6, [r1, #0]
 8005790:	061f      	lsls	r7, r3, #24
 8005792:	f856 5b04 	ldr.w	r5, [r6], #4
 8005796:	600e      	str	r6, [r1, #0]
 8005798:	d514      	bpl.n	80057c4 <_printf_i+0x1ac>
 800579a:	07d9      	lsls	r1, r3, #31
 800579c:	bf44      	itt	mi
 800579e:	f043 0320 	orrmi.w	r3, r3, #32
 80057a2:	6023      	strmi	r3, [r4, #0]
 80057a4:	b91d      	cbnz	r5, 80057ae <_printf_i+0x196>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	f023 0320 	bic.w	r3, r3, #32
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	2310      	movs	r3, #16
 80057b0:	e7b0      	b.n	8005714 <_printf_i+0xfc>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f043 0320 	orr.w	r3, r3, #32
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	2378      	movs	r3, #120	; 0x78
 80057bc:	4828      	ldr	r0, [pc, #160]	; (8005860 <_printf_i+0x248>)
 80057be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057c2:	e7e3      	b.n	800578c <_printf_i+0x174>
 80057c4:	065e      	lsls	r6, r3, #25
 80057c6:	bf48      	it	mi
 80057c8:	b2ad      	uxthmi	r5, r5
 80057ca:	e7e6      	b.n	800579a <_printf_i+0x182>
 80057cc:	4616      	mov	r6, r2
 80057ce:	e7bb      	b.n	8005748 <_printf_i+0x130>
 80057d0:	680b      	ldr	r3, [r1, #0]
 80057d2:	6826      	ldr	r6, [r4, #0]
 80057d4:	6960      	ldr	r0, [r4, #20]
 80057d6:	1d1d      	adds	r5, r3, #4
 80057d8:	600d      	str	r5, [r1, #0]
 80057da:	0635      	lsls	r5, r6, #24
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	d501      	bpl.n	80057e4 <_printf_i+0x1cc>
 80057e0:	6018      	str	r0, [r3, #0]
 80057e2:	e002      	b.n	80057ea <_printf_i+0x1d2>
 80057e4:	0671      	lsls	r1, r6, #25
 80057e6:	d5fb      	bpl.n	80057e0 <_printf_i+0x1c8>
 80057e8:	8018      	strh	r0, [r3, #0]
 80057ea:	2300      	movs	r3, #0
 80057ec:	6123      	str	r3, [r4, #16]
 80057ee:	4616      	mov	r6, r2
 80057f0:	e7ba      	b.n	8005768 <_printf_i+0x150>
 80057f2:	680b      	ldr	r3, [r1, #0]
 80057f4:	1d1a      	adds	r2, r3, #4
 80057f6:	600a      	str	r2, [r1, #0]
 80057f8:	681e      	ldr	r6, [r3, #0]
 80057fa:	6862      	ldr	r2, [r4, #4]
 80057fc:	2100      	movs	r1, #0
 80057fe:	4630      	mov	r0, r6
 8005800:	f7fa fcee 	bl	80001e0 <memchr>
 8005804:	b108      	cbz	r0, 800580a <_printf_i+0x1f2>
 8005806:	1b80      	subs	r0, r0, r6
 8005808:	6060      	str	r0, [r4, #4]
 800580a:	6863      	ldr	r3, [r4, #4]
 800580c:	6123      	str	r3, [r4, #16]
 800580e:	2300      	movs	r3, #0
 8005810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005814:	e7a8      	b.n	8005768 <_printf_i+0x150>
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	4632      	mov	r2, r6
 800581a:	4649      	mov	r1, r9
 800581c:	4640      	mov	r0, r8
 800581e:	47d0      	blx	sl
 8005820:	3001      	adds	r0, #1
 8005822:	d0ab      	beq.n	800577c <_printf_i+0x164>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	079b      	lsls	r3, r3, #30
 8005828:	d413      	bmi.n	8005852 <_printf_i+0x23a>
 800582a:	68e0      	ldr	r0, [r4, #12]
 800582c:	9b03      	ldr	r3, [sp, #12]
 800582e:	4298      	cmp	r0, r3
 8005830:	bfb8      	it	lt
 8005832:	4618      	movlt	r0, r3
 8005834:	e7a4      	b.n	8005780 <_printf_i+0x168>
 8005836:	2301      	movs	r3, #1
 8005838:	4632      	mov	r2, r6
 800583a:	4649      	mov	r1, r9
 800583c:	4640      	mov	r0, r8
 800583e:	47d0      	blx	sl
 8005840:	3001      	adds	r0, #1
 8005842:	d09b      	beq.n	800577c <_printf_i+0x164>
 8005844:	3501      	adds	r5, #1
 8005846:	68e3      	ldr	r3, [r4, #12]
 8005848:	9903      	ldr	r1, [sp, #12]
 800584a:	1a5b      	subs	r3, r3, r1
 800584c:	42ab      	cmp	r3, r5
 800584e:	dcf2      	bgt.n	8005836 <_printf_i+0x21e>
 8005850:	e7eb      	b.n	800582a <_printf_i+0x212>
 8005852:	2500      	movs	r5, #0
 8005854:	f104 0619 	add.w	r6, r4, #25
 8005858:	e7f5      	b.n	8005846 <_printf_i+0x22e>
 800585a:	bf00      	nop
 800585c:	08006345 	.word	0x08006345
 8005860:	08006356 	.word	0x08006356

08005864 <_sbrk_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4d06      	ldr	r5, [pc, #24]	; (8005880 <_sbrk_r+0x1c>)
 8005868:	2300      	movs	r3, #0
 800586a:	4604      	mov	r4, r0
 800586c:	4608      	mov	r0, r1
 800586e:	602b      	str	r3, [r5, #0]
 8005870:	f7fb fd92 	bl	8001398 <_sbrk>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d102      	bne.n	800587e <_sbrk_r+0x1a>
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	b103      	cbz	r3, 800587e <_sbrk_r+0x1a>
 800587c:	6023      	str	r3, [r4, #0]
 800587e:	bd38      	pop	{r3, r4, r5, pc}
 8005880:	200001fc 	.word	0x200001fc

08005884 <__swbuf_r>:
 8005884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005886:	460e      	mov	r6, r1
 8005888:	4614      	mov	r4, r2
 800588a:	4605      	mov	r5, r0
 800588c:	b118      	cbz	r0, 8005896 <__swbuf_r+0x12>
 800588e:	6983      	ldr	r3, [r0, #24]
 8005890:	b90b      	cbnz	r3, 8005896 <__swbuf_r+0x12>
 8005892:	f000 f9d9 	bl	8005c48 <__sinit>
 8005896:	4b21      	ldr	r3, [pc, #132]	; (800591c <__swbuf_r+0x98>)
 8005898:	429c      	cmp	r4, r3
 800589a:	d12b      	bne.n	80058f4 <__swbuf_r+0x70>
 800589c:	686c      	ldr	r4, [r5, #4]
 800589e:	69a3      	ldr	r3, [r4, #24]
 80058a0:	60a3      	str	r3, [r4, #8]
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	071a      	lsls	r2, r3, #28
 80058a6:	d52f      	bpl.n	8005908 <__swbuf_r+0x84>
 80058a8:	6923      	ldr	r3, [r4, #16]
 80058aa:	b36b      	cbz	r3, 8005908 <__swbuf_r+0x84>
 80058ac:	6923      	ldr	r3, [r4, #16]
 80058ae:	6820      	ldr	r0, [r4, #0]
 80058b0:	1ac0      	subs	r0, r0, r3
 80058b2:	6963      	ldr	r3, [r4, #20]
 80058b4:	b2f6      	uxtb	r6, r6
 80058b6:	4283      	cmp	r3, r0
 80058b8:	4637      	mov	r7, r6
 80058ba:	dc04      	bgt.n	80058c6 <__swbuf_r+0x42>
 80058bc:	4621      	mov	r1, r4
 80058be:	4628      	mov	r0, r5
 80058c0:	f000 f92e 	bl	8005b20 <_fflush_r>
 80058c4:	bb30      	cbnz	r0, 8005914 <__swbuf_r+0x90>
 80058c6:	68a3      	ldr	r3, [r4, #8]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	60a3      	str	r3, [r4, #8]
 80058cc:	6823      	ldr	r3, [r4, #0]
 80058ce:	1c5a      	adds	r2, r3, #1
 80058d0:	6022      	str	r2, [r4, #0]
 80058d2:	701e      	strb	r6, [r3, #0]
 80058d4:	6963      	ldr	r3, [r4, #20]
 80058d6:	3001      	adds	r0, #1
 80058d8:	4283      	cmp	r3, r0
 80058da:	d004      	beq.n	80058e6 <__swbuf_r+0x62>
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	07db      	lsls	r3, r3, #31
 80058e0:	d506      	bpl.n	80058f0 <__swbuf_r+0x6c>
 80058e2:	2e0a      	cmp	r6, #10
 80058e4:	d104      	bne.n	80058f0 <__swbuf_r+0x6c>
 80058e6:	4621      	mov	r1, r4
 80058e8:	4628      	mov	r0, r5
 80058ea:	f000 f919 	bl	8005b20 <_fflush_r>
 80058ee:	b988      	cbnz	r0, 8005914 <__swbuf_r+0x90>
 80058f0:	4638      	mov	r0, r7
 80058f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058f4:	4b0a      	ldr	r3, [pc, #40]	; (8005920 <__swbuf_r+0x9c>)
 80058f6:	429c      	cmp	r4, r3
 80058f8:	d101      	bne.n	80058fe <__swbuf_r+0x7a>
 80058fa:	68ac      	ldr	r4, [r5, #8]
 80058fc:	e7cf      	b.n	800589e <__swbuf_r+0x1a>
 80058fe:	4b09      	ldr	r3, [pc, #36]	; (8005924 <__swbuf_r+0xa0>)
 8005900:	429c      	cmp	r4, r3
 8005902:	bf08      	it	eq
 8005904:	68ec      	ldreq	r4, [r5, #12]
 8005906:	e7ca      	b.n	800589e <__swbuf_r+0x1a>
 8005908:	4621      	mov	r1, r4
 800590a:	4628      	mov	r0, r5
 800590c:	f000 f80c 	bl	8005928 <__swsetup_r>
 8005910:	2800      	cmp	r0, #0
 8005912:	d0cb      	beq.n	80058ac <__swbuf_r+0x28>
 8005914:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005918:	e7ea      	b.n	80058f0 <__swbuf_r+0x6c>
 800591a:	bf00      	nop
 800591c:	08006388 	.word	0x08006388
 8005920:	080063a8 	.word	0x080063a8
 8005924:	08006368 	.word	0x08006368

08005928 <__swsetup_r>:
 8005928:	4b32      	ldr	r3, [pc, #200]	; (80059f4 <__swsetup_r+0xcc>)
 800592a:	b570      	push	{r4, r5, r6, lr}
 800592c:	681d      	ldr	r5, [r3, #0]
 800592e:	4606      	mov	r6, r0
 8005930:	460c      	mov	r4, r1
 8005932:	b125      	cbz	r5, 800593e <__swsetup_r+0x16>
 8005934:	69ab      	ldr	r3, [r5, #24]
 8005936:	b913      	cbnz	r3, 800593e <__swsetup_r+0x16>
 8005938:	4628      	mov	r0, r5
 800593a:	f000 f985 	bl	8005c48 <__sinit>
 800593e:	4b2e      	ldr	r3, [pc, #184]	; (80059f8 <__swsetup_r+0xd0>)
 8005940:	429c      	cmp	r4, r3
 8005942:	d10f      	bne.n	8005964 <__swsetup_r+0x3c>
 8005944:	686c      	ldr	r4, [r5, #4]
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800594c:	0719      	lsls	r1, r3, #28
 800594e:	d42c      	bmi.n	80059aa <__swsetup_r+0x82>
 8005950:	06dd      	lsls	r5, r3, #27
 8005952:	d411      	bmi.n	8005978 <__swsetup_r+0x50>
 8005954:	2309      	movs	r3, #9
 8005956:	6033      	str	r3, [r6, #0]
 8005958:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800595c:	81a3      	strh	r3, [r4, #12]
 800595e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005962:	e03e      	b.n	80059e2 <__swsetup_r+0xba>
 8005964:	4b25      	ldr	r3, [pc, #148]	; (80059fc <__swsetup_r+0xd4>)
 8005966:	429c      	cmp	r4, r3
 8005968:	d101      	bne.n	800596e <__swsetup_r+0x46>
 800596a:	68ac      	ldr	r4, [r5, #8]
 800596c:	e7eb      	b.n	8005946 <__swsetup_r+0x1e>
 800596e:	4b24      	ldr	r3, [pc, #144]	; (8005a00 <__swsetup_r+0xd8>)
 8005970:	429c      	cmp	r4, r3
 8005972:	bf08      	it	eq
 8005974:	68ec      	ldreq	r4, [r5, #12]
 8005976:	e7e6      	b.n	8005946 <__swsetup_r+0x1e>
 8005978:	0758      	lsls	r0, r3, #29
 800597a:	d512      	bpl.n	80059a2 <__swsetup_r+0x7a>
 800597c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800597e:	b141      	cbz	r1, 8005992 <__swsetup_r+0x6a>
 8005980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005984:	4299      	cmp	r1, r3
 8005986:	d002      	beq.n	800598e <__swsetup_r+0x66>
 8005988:	4630      	mov	r0, r6
 800598a:	f7ff fa77 	bl	8004e7c <_free_r>
 800598e:	2300      	movs	r3, #0
 8005990:	6363      	str	r3, [r4, #52]	; 0x34
 8005992:	89a3      	ldrh	r3, [r4, #12]
 8005994:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005998:	81a3      	strh	r3, [r4, #12]
 800599a:	2300      	movs	r3, #0
 800599c:	6063      	str	r3, [r4, #4]
 800599e:	6923      	ldr	r3, [r4, #16]
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	89a3      	ldrh	r3, [r4, #12]
 80059a4:	f043 0308 	orr.w	r3, r3, #8
 80059a8:	81a3      	strh	r3, [r4, #12]
 80059aa:	6923      	ldr	r3, [r4, #16]
 80059ac:	b94b      	cbnz	r3, 80059c2 <__swsetup_r+0x9a>
 80059ae:	89a3      	ldrh	r3, [r4, #12]
 80059b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80059b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059b8:	d003      	beq.n	80059c2 <__swsetup_r+0x9a>
 80059ba:	4621      	mov	r1, r4
 80059bc:	4630      	mov	r0, r6
 80059be:	f000 fa07 	bl	8005dd0 <__smakebuf_r>
 80059c2:	89a0      	ldrh	r0, [r4, #12]
 80059c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059c8:	f010 0301 	ands.w	r3, r0, #1
 80059cc:	d00a      	beq.n	80059e4 <__swsetup_r+0xbc>
 80059ce:	2300      	movs	r3, #0
 80059d0:	60a3      	str	r3, [r4, #8]
 80059d2:	6963      	ldr	r3, [r4, #20]
 80059d4:	425b      	negs	r3, r3
 80059d6:	61a3      	str	r3, [r4, #24]
 80059d8:	6923      	ldr	r3, [r4, #16]
 80059da:	b943      	cbnz	r3, 80059ee <__swsetup_r+0xc6>
 80059dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80059e0:	d1ba      	bne.n	8005958 <__swsetup_r+0x30>
 80059e2:	bd70      	pop	{r4, r5, r6, pc}
 80059e4:	0781      	lsls	r1, r0, #30
 80059e6:	bf58      	it	pl
 80059e8:	6963      	ldrpl	r3, [r4, #20]
 80059ea:	60a3      	str	r3, [r4, #8]
 80059ec:	e7f4      	b.n	80059d8 <__swsetup_r+0xb0>
 80059ee:	2000      	movs	r0, #0
 80059f0:	e7f7      	b.n	80059e2 <__swsetup_r+0xba>
 80059f2:	bf00      	nop
 80059f4:	2000000c 	.word	0x2000000c
 80059f8:	08006388 	.word	0x08006388
 80059fc:	080063a8 	.word	0x080063a8
 8005a00:	08006368 	.word	0x08006368

08005a04 <abort>:
 8005a04:	b508      	push	{r3, lr}
 8005a06:	2006      	movs	r0, #6
 8005a08:	f000 faa4 	bl	8005f54 <raise>
 8005a0c:	2001      	movs	r0, #1
 8005a0e:	f7fb fc4b 	bl	80012a8 <_exit>
	...

08005a14 <__sflush_r>:
 8005a14:	898a      	ldrh	r2, [r1, #12]
 8005a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a1a:	4605      	mov	r5, r0
 8005a1c:	0710      	lsls	r0, r2, #28
 8005a1e:	460c      	mov	r4, r1
 8005a20:	d458      	bmi.n	8005ad4 <__sflush_r+0xc0>
 8005a22:	684b      	ldr	r3, [r1, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	dc05      	bgt.n	8005a34 <__sflush_r+0x20>
 8005a28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	dc02      	bgt.n	8005a34 <__sflush_r+0x20>
 8005a2e:	2000      	movs	r0, #0
 8005a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a36:	2e00      	cmp	r6, #0
 8005a38:	d0f9      	beq.n	8005a2e <__sflush_r+0x1a>
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a40:	682f      	ldr	r7, [r5, #0]
 8005a42:	602b      	str	r3, [r5, #0]
 8005a44:	d032      	beq.n	8005aac <__sflush_r+0x98>
 8005a46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a48:	89a3      	ldrh	r3, [r4, #12]
 8005a4a:	075a      	lsls	r2, r3, #29
 8005a4c:	d505      	bpl.n	8005a5a <__sflush_r+0x46>
 8005a4e:	6863      	ldr	r3, [r4, #4]
 8005a50:	1ac0      	subs	r0, r0, r3
 8005a52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a54:	b10b      	cbz	r3, 8005a5a <__sflush_r+0x46>
 8005a56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a58:	1ac0      	subs	r0, r0, r3
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a60:	6a21      	ldr	r1, [r4, #32]
 8005a62:	4628      	mov	r0, r5
 8005a64:	47b0      	blx	r6
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	89a3      	ldrh	r3, [r4, #12]
 8005a6a:	d106      	bne.n	8005a7a <__sflush_r+0x66>
 8005a6c:	6829      	ldr	r1, [r5, #0]
 8005a6e:	291d      	cmp	r1, #29
 8005a70:	d82c      	bhi.n	8005acc <__sflush_r+0xb8>
 8005a72:	4a2a      	ldr	r2, [pc, #168]	; (8005b1c <__sflush_r+0x108>)
 8005a74:	40ca      	lsrs	r2, r1
 8005a76:	07d6      	lsls	r6, r2, #31
 8005a78:	d528      	bpl.n	8005acc <__sflush_r+0xb8>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	6062      	str	r2, [r4, #4]
 8005a7e:	04d9      	lsls	r1, r3, #19
 8005a80:	6922      	ldr	r2, [r4, #16]
 8005a82:	6022      	str	r2, [r4, #0]
 8005a84:	d504      	bpl.n	8005a90 <__sflush_r+0x7c>
 8005a86:	1c42      	adds	r2, r0, #1
 8005a88:	d101      	bne.n	8005a8e <__sflush_r+0x7a>
 8005a8a:	682b      	ldr	r3, [r5, #0]
 8005a8c:	b903      	cbnz	r3, 8005a90 <__sflush_r+0x7c>
 8005a8e:	6560      	str	r0, [r4, #84]	; 0x54
 8005a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a92:	602f      	str	r7, [r5, #0]
 8005a94:	2900      	cmp	r1, #0
 8005a96:	d0ca      	beq.n	8005a2e <__sflush_r+0x1a>
 8005a98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a9c:	4299      	cmp	r1, r3
 8005a9e:	d002      	beq.n	8005aa6 <__sflush_r+0x92>
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f7ff f9eb 	bl	8004e7c <_free_r>
 8005aa6:	2000      	movs	r0, #0
 8005aa8:	6360      	str	r0, [r4, #52]	; 0x34
 8005aaa:	e7c1      	b.n	8005a30 <__sflush_r+0x1c>
 8005aac:	6a21      	ldr	r1, [r4, #32]
 8005aae:	2301      	movs	r3, #1
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	47b0      	blx	r6
 8005ab4:	1c41      	adds	r1, r0, #1
 8005ab6:	d1c7      	bne.n	8005a48 <__sflush_r+0x34>
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0c4      	beq.n	8005a48 <__sflush_r+0x34>
 8005abe:	2b1d      	cmp	r3, #29
 8005ac0:	d001      	beq.n	8005ac6 <__sflush_r+0xb2>
 8005ac2:	2b16      	cmp	r3, #22
 8005ac4:	d101      	bne.n	8005aca <__sflush_r+0xb6>
 8005ac6:	602f      	str	r7, [r5, #0]
 8005ac8:	e7b1      	b.n	8005a2e <__sflush_r+0x1a>
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad0:	81a3      	strh	r3, [r4, #12]
 8005ad2:	e7ad      	b.n	8005a30 <__sflush_r+0x1c>
 8005ad4:	690f      	ldr	r7, [r1, #16]
 8005ad6:	2f00      	cmp	r7, #0
 8005ad8:	d0a9      	beq.n	8005a2e <__sflush_r+0x1a>
 8005ada:	0793      	lsls	r3, r2, #30
 8005adc:	680e      	ldr	r6, [r1, #0]
 8005ade:	bf08      	it	eq
 8005ae0:	694b      	ldreq	r3, [r1, #20]
 8005ae2:	600f      	str	r7, [r1, #0]
 8005ae4:	bf18      	it	ne
 8005ae6:	2300      	movne	r3, #0
 8005ae8:	eba6 0807 	sub.w	r8, r6, r7
 8005aec:	608b      	str	r3, [r1, #8]
 8005aee:	f1b8 0f00 	cmp.w	r8, #0
 8005af2:	dd9c      	ble.n	8005a2e <__sflush_r+0x1a>
 8005af4:	6a21      	ldr	r1, [r4, #32]
 8005af6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005af8:	4643      	mov	r3, r8
 8005afa:	463a      	mov	r2, r7
 8005afc:	4628      	mov	r0, r5
 8005afe:	47b0      	blx	r6
 8005b00:	2800      	cmp	r0, #0
 8005b02:	dc06      	bgt.n	8005b12 <__sflush_r+0xfe>
 8005b04:	89a3      	ldrh	r3, [r4, #12]
 8005b06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b0a:	81a3      	strh	r3, [r4, #12]
 8005b0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b10:	e78e      	b.n	8005a30 <__sflush_r+0x1c>
 8005b12:	4407      	add	r7, r0
 8005b14:	eba8 0800 	sub.w	r8, r8, r0
 8005b18:	e7e9      	b.n	8005aee <__sflush_r+0xda>
 8005b1a:	bf00      	nop
 8005b1c:	20400001 	.word	0x20400001

08005b20 <_fflush_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	690b      	ldr	r3, [r1, #16]
 8005b24:	4605      	mov	r5, r0
 8005b26:	460c      	mov	r4, r1
 8005b28:	b913      	cbnz	r3, 8005b30 <_fflush_r+0x10>
 8005b2a:	2500      	movs	r5, #0
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	bd38      	pop	{r3, r4, r5, pc}
 8005b30:	b118      	cbz	r0, 8005b3a <_fflush_r+0x1a>
 8005b32:	6983      	ldr	r3, [r0, #24]
 8005b34:	b90b      	cbnz	r3, 8005b3a <_fflush_r+0x1a>
 8005b36:	f000 f887 	bl	8005c48 <__sinit>
 8005b3a:	4b14      	ldr	r3, [pc, #80]	; (8005b8c <_fflush_r+0x6c>)
 8005b3c:	429c      	cmp	r4, r3
 8005b3e:	d11b      	bne.n	8005b78 <_fflush_r+0x58>
 8005b40:	686c      	ldr	r4, [r5, #4]
 8005b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d0ef      	beq.n	8005b2a <_fflush_r+0xa>
 8005b4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b4c:	07d0      	lsls	r0, r2, #31
 8005b4e:	d404      	bmi.n	8005b5a <_fflush_r+0x3a>
 8005b50:	0599      	lsls	r1, r3, #22
 8005b52:	d402      	bmi.n	8005b5a <_fflush_r+0x3a>
 8005b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b56:	f000 f915 	bl	8005d84 <__retarget_lock_acquire_recursive>
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	f7ff ff59 	bl	8005a14 <__sflush_r>
 8005b62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b64:	07da      	lsls	r2, r3, #31
 8005b66:	4605      	mov	r5, r0
 8005b68:	d4e0      	bmi.n	8005b2c <_fflush_r+0xc>
 8005b6a:	89a3      	ldrh	r3, [r4, #12]
 8005b6c:	059b      	lsls	r3, r3, #22
 8005b6e:	d4dd      	bmi.n	8005b2c <_fflush_r+0xc>
 8005b70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b72:	f000 f908 	bl	8005d86 <__retarget_lock_release_recursive>
 8005b76:	e7d9      	b.n	8005b2c <_fflush_r+0xc>
 8005b78:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <_fflush_r+0x70>)
 8005b7a:	429c      	cmp	r4, r3
 8005b7c:	d101      	bne.n	8005b82 <_fflush_r+0x62>
 8005b7e:	68ac      	ldr	r4, [r5, #8]
 8005b80:	e7df      	b.n	8005b42 <_fflush_r+0x22>
 8005b82:	4b04      	ldr	r3, [pc, #16]	; (8005b94 <_fflush_r+0x74>)
 8005b84:	429c      	cmp	r4, r3
 8005b86:	bf08      	it	eq
 8005b88:	68ec      	ldreq	r4, [r5, #12]
 8005b8a:	e7da      	b.n	8005b42 <_fflush_r+0x22>
 8005b8c:	08006388 	.word	0x08006388
 8005b90:	080063a8 	.word	0x080063a8
 8005b94:	08006368 	.word	0x08006368

08005b98 <std>:
 8005b98:	2300      	movs	r3, #0
 8005b9a:	b510      	push	{r4, lr}
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	e9c0 3300 	strd	r3, r3, [r0]
 8005ba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ba6:	6083      	str	r3, [r0, #8]
 8005ba8:	8181      	strh	r1, [r0, #12]
 8005baa:	6643      	str	r3, [r0, #100]	; 0x64
 8005bac:	81c2      	strh	r2, [r0, #14]
 8005bae:	6183      	str	r3, [r0, #24]
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	2208      	movs	r2, #8
 8005bb4:	305c      	adds	r0, #92	; 0x5c
 8005bb6:	f7ff f865 	bl	8004c84 <memset>
 8005bba:	4b05      	ldr	r3, [pc, #20]	; (8005bd0 <std+0x38>)
 8005bbc:	6263      	str	r3, [r4, #36]	; 0x24
 8005bbe:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <std+0x3c>)
 8005bc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bc2:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <std+0x40>)
 8005bc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bc6:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <std+0x44>)
 8005bc8:	6224      	str	r4, [r4, #32]
 8005bca:	6323      	str	r3, [r4, #48]	; 0x30
 8005bcc:	bd10      	pop	{r4, pc}
 8005bce:	bf00      	nop
 8005bd0:	08005f8d 	.word	0x08005f8d
 8005bd4:	08005faf 	.word	0x08005faf
 8005bd8:	08005fe7 	.word	0x08005fe7
 8005bdc:	0800600b 	.word	0x0800600b

08005be0 <_cleanup_r>:
 8005be0:	4901      	ldr	r1, [pc, #4]	; (8005be8 <_cleanup_r+0x8>)
 8005be2:	f000 b8af 	b.w	8005d44 <_fwalk_reent>
 8005be6:	bf00      	nop
 8005be8:	08005b21 	.word	0x08005b21

08005bec <__sfmoreglue>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	1e4a      	subs	r2, r1, #1
 8005bf0:	2568      	movs	r5, #104	; 0x68
 8005bf2:	4355      	muls	r5, r2
 8005bf4:	460e      	mov	r6, r1
 8005bf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005bfa:	f7ff f98f 	bl	8004f1c <_malloc_r>
 8005bfe:	4604      	mov	r4, r0
 8005c00:	b140      	cbz	r0, 8005c14 <__sfmoreglue+0x28>
 8005c02:	2100      	movs	r1, #0
 8005c04:	e9c0 1600 	strd	r1, r6, [r0]
 8005c08:	300c      	adds	r0, #12
 8005c0a:	60a0      	str	r0, [r4, #8]
 8005c0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c10:	f7ff f838 	bl	8004c84 <memset>
 8005c14:	4620      	mov	r0, r4
 8005c16:	bd70      	pop	{r4, r5, r6, pc}

08005c18 <__sfp_lock_acquire>:
 8005c18:	4801      	ldr	r0, [pc, #4]	; (8005c20 <__sfp_lock_acquire+0x8>)
 8005c1a:	f000 b8b3 	b.w	8005d84 <__retarget_lock_acquire_recursive>
 8005c1e:	bf00      	nop
 8005c20:	200001f8 	.word	0x200001f8

08005c24 <__sfp_lock_release>:
 8005c24:	4801      	ldr	r0, [pc, #4]	; (8005c2c <__sfp_lock_release+0x8>)
 8005c26:	f000 b8ae 	b.w	8005d86 <__retarget_lock_release_recursive>
 8005c2a:	bf00      	nop
 8005c2c:	200001f8 	.word	0x200001f8

08005c30 <__sinit_lock_acquire>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__sinit_lock_acquire+0x8>)
 8005c32:	f000 b8a7 	b.w	8005d84 <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	200001f3 	.word	0x200001f3

08005c3c <__sinit_lock_release>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__sinit_lock_release+0x8>)
 8005c3e:	f000 b8a2 	b.w	8005d86 <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	200001f3 	.word	0x200001f3

08005c48 <__sinit>:
 8005c48:	b510      	push	{r4, lr}
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	f7ff fff0 	bl	8005c30 <__sinit_lock_acquire>
 8005c50:	69a3      	ldr	r3, [r4, #24]
 8005c52:	b11b      	cbz	r3, 8005c5c <__sinit+0x14>
 8005c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c58:	f7ff bff0 	b.w	8005c3c <__sinit_lock_release>
 8005c5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c60:	6523      	str	r3, [r4, #80]	; 0x50
 8005c62:	4b13      	ldr	r3, [pc, #76]	; (8005cb0 <__sinit+0x68>)
 8005c64:	4a13      	ldr	r2, [pc, #76]	; (8005cb4 <__sinit+0x6c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	bf04      	itt	eq
 8005c6e:	2301      	moveq	r3, #1
 8005c70:	61a3      	streq	r3, [r4, #24]
 8005c72:	4620      	mov	r0, r4
 8005c74:	f000 f820 	bl	8005cb8 <__sfp>
 8005c78:	6060      	str	r0, [r4, #4]
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f000 f81c 	bl	8005cb8 <__sfp>
 8005c80:	60a0      	str	r0, [r4, #8]
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 f818 	bl	8005cb8 <__sfp>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	60e0      	str	r0, [r4, #12]
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	6860      	ldr	r0, [r4, #4]
 8005c90:	f7ff ff82 	bl	8005b98 <std>
 8005c94:	68a0      	ldr	r0, [r4, #8]
 8005c96:	2201      	movs	r2, #1
 8005c98:	2109      	movs	r1, #9
 8005c9a:	f7ff ff7d 	bl	8005b98 <std>
 8005c9e:	68e0      	ldr	r0, [r4, #12]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	2112      	movs	r1, #18
 8005ca4:	f7ff ff78 	bl	8005b98 <std>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	61a3      	str	r3, [r4, #24]
 8005cac:	e7d2      	b.n	8005c54 <__sinit+0xc>
 8005cae:	bf00      	nop
 8005cb0:	0800627c 	.word	0x0800627c
 8005cb4:	08005be1 	.word	0x08005be1

08005cb8 <__sfp>:
 8005cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cba:	4607      	mov	r7, r0
 8005cbc:	f7ff ffac 	bl	8005c18 <__sfp_lock_acquire>
 8005cc0:	4b1e      	ldr	r3, [pc, #120]	; (8005d3c <__sfp+0x84>)
 8005cc2:	681e      	ldr	r6, [r3, #0]
 8005cc4:	69b3      	ldr	r3, [r6, #24]
 8005cc6:	b913      	cbnz	r3, 8005cce <__sfp+0x16>
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f7ff ffbd 	bl	8005c48 <__sinit>
 8005cce:	3648      	adds	r6, #72	; 0x48
 8005cd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	d503      	bpl.n	8005ce0 <__sfp+0x28>
 8005cd8:	6833      	ldr	r3, [r6, #0]
 8005cda:	b30b      	cbz	r3, 8005d20 <__sfp+0x68>
 8005cdc:	6836      	ldr	r6, [r6, #0]
 8005cde:	e7f7      	b.n	8005cd0 <__sfp+0x18>
 8005ce0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ce4:	b9d5      	cbnz	r5, 8005d1c <__sfp+0x64>
 8005ce6:	4b16      	ldr	r3, [pc, #88]	; (8005d40 <__sfp+0x88>)
 8005ce8:	60e3      	str	r3, [r4, #12]
 8005cea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005cee:	6665      	str	r5, [r4, #100]	; 0x64
 8005cf0:	f000 f847 	bl	8005d82 <__retarget_lock_init_recursive>
 8005cf4:	f7ff ff96 	bl	8005c24 <__sfp_lock_release>
 8005cf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005cfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d00:	6025      	str	r5, [r4, #0]
 8005d02:	61a5      	str	r5, [r4, #24]
 8005d04:	2208      	movs	r2, #8
 8005d06:	4629      	mov	r1, r5
 8005d08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d0c:	f7fe ffba 	bl	8004c84 <memset>
 8005d10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d18:	4620      	mov	r0, r4
 8005d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d1c:	3468      	adds	r4, #104	; 0x68
 8005d1e:	e7d9      	b.n	8005cd4 <__sfp+0x1c>
 8005d20:	2104      	movs	r1, #4
 8005d22:	4638      	mov	r0, r7
 8005d24:	f7ff ff62 	bl	8005bec <__sfmoreglue>
 8005d28:	4604      	mov	r4, r0
 8005d2a:	6030      	str	r0, [r6, #0]
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d1d5      	bne.n	8005cdc <__sfp+0x24>
 8005d30:	f7ff ff78 	bl	8005c24 <__sfp_lock_release>
 8005d34:	230c      	movs	r3, #12
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	e7ee      	b.n	8005d18 <__sfp+0x60>
 8005d3a:	bf00      	nop
 8005d3c:	0800627c 	.word	0x0800627c
 8005d40:	ffff0001 	.word	0xffff0001

08005d44 <_fwalk_reent>:
 8005d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d48:	4606      	mov	r6, r0
 8005d4a:	4688      	mov	r8, r1
 8005d4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d50:	2700      	movs	r7, #0
 8005d52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d56:	f1b9 0901 	subs.w	r9, r9, #1
 8005d5a:	d505      	bpl.n	8005d68 <_fwalk_reent+0x24>
 8005d5c:	6824      	ldr	r4, [r4, #0]
 8005d5e:	2c00      	cmp	r4, #0
 8005d60:	d1f7      	bne.n	8005d52 <_fwalk_reent+0xe>
 8005d62:	4638      	mov	r0, r7
 8005d64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d68:	89ab      	ldrh	r3, [r5, #12]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d907      	bls.n	8005d7e <_fwalk_reent+0x3a>
 8005d6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d72:	3301      	adds	r3, #1
 8005d74:	d003      	beq.n	8005d7e <_fwalk_reent+0x3a>
 8005d76:	4629      	mov	r1, r5
 8005d78:	4630      	mov	r0, r6
 8005d7a:	47c0      	blx	r8
 8005d7c:	4307      	orrs	r7, r0
 8005d7e:	3568      	adds	r5, #104	; 0x68
 8005d80:	e7e9      	b.n	8005d56 <_fwalk_reent+0x12>

08005d82 <__retarget_lock_init_recursive>:
 8005d82:	4770      	bx	lr

08005d84 <__retarget_lock_acquire_recursive>:
 8005d84:	4770      	bx	lr

08005d86 <__retarget_lock_release_recursive>:
 8005d86:	4770      	bx	lr

08005d88 <__swhatbuf_r>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	460e      	mov	r6, r1
 8005d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d90:	2900      	cmp	r1, #0
 8005d92:	b096      	sub	sp, #88	; 0x58
 8005d94:	4614      	mov	r4, r2
 8005d96:	461d      	mov	r5, r3
 8005d98:	da07      	bge.n	8005daa <__swhatbuf_r+0x22>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	602b      	str	r3, [r5, #0]
 8005d9e:	89b3      	ldrh	r3, [r6, #12]
 8005da0:	061a      	lsls	r2, r3, #24
 8005da2:	d410      	bmi.n	8005dc6 <__swhatbuf_r+0x3e>
 8005da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005da8:	e00e      	b.n	8005dc8 <__swhatbuf_r+0x40>
 8005daa:	466a      	mov	r2, sp
 8005dac:	f000 f954 	bl	8006058 <_fstat_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	dbf2      	blt.n	8005d9a <__swhatbuf_r+0x12>
 8005db4:	9a01      	ldr	r2, [sp, #4]
 8005db6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005dba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005dbe:	425a      	negs	r2, r3
 8005dc0:	415a      	adcs	r2, r3
 8005dc2:	602a      	str	r2, [r5, #0]
 8005dc4:	e7ee      	b.n	8005da4 <__swhatbuf_r+0x1c>
 8005dc6:	2340      	movs	r3, #64	; 0x40
 8005dc8:	2000      	movs	r0, #0
 8005dca:	6023      	str	r3, [r4, #0]
 8005dcc:	b016      	add	sp, #88	; 0x58
 8005dce:	bd70      	pop	{r4, r5, r6, pc}

08005dd0 <__smakebuf_r>:
 8005dd0:	898b      	ldrh	r3, [r1, #12]
 8005dd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005dd4:	079d      	lsls	r5, r3, #30
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	d507      	bpl.n	8005dec <__smakebuf_r+0x1c>
 8005ddc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	2301      	movs	r3, #1
 8005de6:	6163      	str	r3, [r4, #20]
 8005de8:	b002      	add	sp, #8
 8005dea:	bd70      	pop	{r4, r5, r6, pc}
 8005dec:	ab01      	add	r3, sp, #4
 8005dee:	466a      	mov	r2, sp
 8005df0:	f7ff ffca 	bl	8005d88 <__swhatbuf_r>
 8005df4:	9900      	ldr	r1, [sp, #0]
 8005df6:	4605      	mov	r5, r0
 8005df8:	4630      	mov	r0, r6
 8005dfa:	f7ff f88f 	bl	8004f1c <_malloc_r>
 8005dfe:	b948      	cbnz	r0, 8005e14 <__smakebuf_r+0x44>
 8005e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e04:	059a      	lsls	r2, r3, #22
 8005e06:	d4ef      	bmi.n	8005de8 <__smakebuf_r+0x18>
 8005e08:	f023 0303 	bic.w	r3, r3, #3
 8005e0c:	f043 0302 	orr.w	r3, r3, #2
 8005e10:	81a3      	strh	r3, [r4, #12]
 8005e12:	e7e3      	b.n	8005ddc <__smakebuf_r+0xc>
 8005e14:	4b0d      	ldr	r3, [pc, #52]	; (8005e4c <__smakebuf_r+0x7c>)
 8005e16:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	6020      	str	r0, [r4, #0]
 8005e1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e20:	81a3      	strh	r3, [r4, #12]
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	6163      	str	r3, [r4, #20]
 8005e26:	9b01      	ldr	r3, [sp, #4]
 8005e28:	6120      	str	r0, [r4, #16]
 8005e2a:	b15b      	cbz	r3, 8005e44 <__smakebuf_r+0x74>
 8005e2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e30:	4630      	mov	r0, r6
 8005e32:	f000 f923 	bl	800607c <_isatty_r>
 8005e36:	b128      	cbz	r0, 8005e44 <__smakebuf_r+0x74>
 8005e38:	89a3      	ldrh	r3, [r4, #12]
 8005e3a:	f023 0303 	bic.w	r3, r3, #3
 8005e3e:	f043 0301 	orr.w	r3, r3, #1
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	89a0      	ldrh	r0, [r4, #12]
 8005e46:	4305      	orrs	r5, r0
 8005e48:	81a5      	strh	r5, [r4, #12]
 8005e4a:	e7cd      	b.n	8005de8 <__smakebuf_r+0x18>
 8005e4c:	08005be1 	.word	0x08005be1

08005e50 <memcpy>:
 8005e50:	440a      	add	r2, r1
 8005e52:	4291      	cmp	r1, r2
 8005e54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005e58:	d100      	bne.n	8005e5c <memcpy+0xc>
 8005e5a:	4770      	bx	lr
 8005e5c:	b510      	push	{r4, lr}
 8005e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e66:	4291      	cmp	r1, r2
 8005e68:	d1f9      	bne.n	8005e5e <memcpy+0xe>
 8005e6a:	bd10      	pop	{r4, pc}

08005e6c <memmove>:
 8005e6c:	4288      	cmp	r0, r1
 8005e6e:	b510      	push	{r4, lr}
 8005e70:	eb01 0402 	add.w	r4, r1, r2
 8005e74:	d902      	bls.n	8005e7c <memmove+0x10>
 8005e76:	4284      	cmp	r4, r0
 8005e78:	4623      	mov	r3, r4
 8005e7a:	d807      	bhi.n	8005e8c <memmove+0x20>
 8005e7c:	1e43      	subs	r3, r0, #1
 8005e7e:	42a1      	cmp	r1, r4
 8005e80:	d008      	beq.n	8005e94 <memmove+0x28>
 8005e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e8a:	e7f8      	b.n	8005e7e <memmove+0x12>
 8005e8c:	4402      	add	r2, r0
 8005e8e:	4601      	mov	r1, r0
 8005e90:	428a      	cmp	r2, r1
 8005e92:	d100      	bne.n	8005e96 <memmove+0x2a>
 8005e94:	bd10      	pop	{r4, pc}
 8005e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e9e:	e7f7      	b.n	8005e90 <memmove+0x24>

08005ea0 <__malloc_lock>:
 8005ea0:	4801      	ldr	r0, [pc, #4]	; (8005ea8 <__malloc_lock+0x8>)
 8005ea2:	f7ff bf6f 	b.w	8005d84 <__retarget_lock_acquire_recursive>
 8005ea6:	bf00      	nop
 8005ea8:	200001f4 	.word	0x200001f4

08005eac <__malloc_unlock>:
 8005eac:	4801      	ldr	r0, [pc, #4]	; (8005eb4 <__malloc_unlock+0x8>)
 8005eae:	f7ff bf6a 	b.w	8005d86 <__retarget_lock_release_recursive>
 8005eb2:	bf00      	nop
 8005eb4:	200001f4 	.word	0x200001f4

08005eb8 <_realloc_r>:
 8005eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eba:	4607      	mov	r7, r0
 8005ebc:	4614      	mov	r4, r2
 8005ebe:	460e      	mov	r6, r1
 8005ec0:	b921      	cbnz	r1, 8005ecc <_realloc_r+0x14>
 8005ec2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	f7ff b828 	b.w	8004f1c <_malloc_r>
 8005ecc:	b922      	cbnz	r2, 8005ed8 <_realloc_r+0x20>
 8005ece:	f7fe ffd5 	bl	8004e7c <_free_r>
 8005ed2:	4625      	mov	r5, r4
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed8:	f000 f8f2 	bl	80060c0 <_malloc_usable_size_r>
 8005edc:	42a0      	cmp	r0, r4
 8005ede:	d20f      	bcs.n	8005f00 <_realloc_r+0x48>
 8005ee0:	4621      	mov	r1, r4
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	f7ff f81a 	bl	8004f1c <_malloc_r>
 8005ee8:	4605      	mov	r5, r0
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d0f2      	beq.n	8005ed4 <_realloc_r+0x1c>
 8005eee:	4631      	mov	r1, r6
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	f7ff ffad 	bl	8005e50 <memcpy>
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4638      	mov	r0, r7
 8005efa:	f7fe ffbf 	bl	8004e7c <_free_r>
 8005efe:	e7e9      	b.n	8005ed4 <_realloc_r+0x1c>
 8005f00:	4635      	mov	r5, r6
 8005f02:	e7e7      	b.n	8005ed4 <_realloc_r+0x1c>

08005f04 <_raise_r>:
 8005f04:	291f      	cmp	r1, #31
 8005f06:	b538      	push	{r3, r4, r5, lr}
 8005f08:	4604      	mov	r4, r0
 8005f0a:	460d      	mov	r5, r1
 8005f0c:	d904      	bls.n	8005f18 <_raise_r+0x14>
 8005f0e:	2316      	movs	r3, #22
 8005f10:	6003      	str	r3, [r0, #0]
 8005f12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f1a:	b112      	cbz	r2, 8005f22 <_raise_r+0x1e>
 8005f1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f20:	b94b      	cbnz	r3, 8005f36 <_raise_r+0x32>
 8005f22:	4620      	mov	r0, r4
 8005f24:	f000 f830 	bl	8005f88 <_getpid_r>
 8005f28:	462a      	mov	r2, r5
 8005f2a:	4601      	mov	r1, r0
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f32:	f000 b817 	b.w	8005f64 <_kill_r>
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d00a      	beq.n	8005f50 <_raise_r+0x4c>
 8005f3a:	1c59      	adds	r1, r3, #1
 8005f3c:	d103      	bne.n	8005f46 <_raise_r+0x42>
 8005f3e:	2316      	movs	r3, #22
 8005f40:	6003      	str	r3, [r0, #0]
 8005f42:	2001      	movs	r0, #1
 8005f44:	e7e7      	b.n	8005f16 <_raise_r+0x12>
 8005f46:	2400      	movs	r4, #0
 8005f48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	4798      	blx	r3
 8005f50:	2000      	movs	r0, #0
 8005f52:	e7e0      	b.n	8005f16 <_raise_r+0x12>

08005f54 <raise>:
 8005f54:	4b02      	ldr	r3, [pc, #8]	; (8005f60 <raise+0xc>)
 8005f56:	4601      	mov	r1, r0
 8005f58:	6818      	ldr	r0, [r3, #0]
 8005f5a:	f7ff bfd3 	b.w	8005f04 <_raise_r>
 8005f5e:	bf00      	nop
 8005f60:	2000000c 	.word	0x2000000c

08005f64 <_kill_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	4d07      	ldr	r5, [pc, #28]	; (8005f84 <_kill_r+0x20>)
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	4611      	mov	r1, r2
 8005f70:	602b      	str	r3, [r5, #0]
 8005f72:	f7fb f989 	bl	8001288 <_kill>
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d102      	bne.n	8005f80 <_kill_r+0x1c>
 8005f7a:	682b      	ldr	r3, [r5, #0]
 8005f7c:	b103      	cbz	r3, 8005f80 <_kill_r+0x1c>
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	bd38      	pop	{r3, r4, r5, pc}
 8005f82:	bf00      	nop
 8005f84:	200001fc 	.word	0x200001fc

08005f88 <_getpid_r>:
 8005f88:	f7fb b976 	b.w	8001278 <_getpid>

08005f8c <__sread>:
 8005f8c:	b510      	push	{r4, lr}
 8005f8e:	460c      	mov	r4, r1
 8005f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f94:	f000 f89c 	bl	80060d0 <_read_r>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	bfab      	itete	ge
 8005f9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f9e:	89a3      	ldrhlt	r3, [r4, #12]
 8005fa0:	181b      	addge	r3, r3, r0
 8005fa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fa6:	bfac      	ite	ge
 8005fa8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005faa:	81a3      	strhlt	r3, [r4, #12]
 8005fac:	bd10      	pop	{r4, pc}

08005fae <__swrite>:
 8005fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb2:	461f      	mov	r7, r3
 8005fb4:	898b      	ldrh	r3, [r1, #12]
 8005fb6:	05db      	lsls	r3, r3, #23
 8005fb8:	4605      	mov	r5, r0
 8005fba:	460c      	mov	r4, r1
 8005fbc:	4616      	mov	r6, r2
 8005fbe:	d505      	bpl.n	8005fcc <__swrite+0x1e>
 8005fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f000 f868 	bl	800609c <_lseek_r>
 8005fcc:	89a3      	ldrh	r3, [r4, #12]
 8005fce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fd6:	81a3      	strh	r3, [r4, #12]
 8005fd8:	4632      	mov	r2, r6
 8005fda:	463b      	mov	r3, r7
 8005fdc:	4628      	mov	r0, r5
 8005fde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fe2:	f000 b817 	b.w	8006014 <_write_r>

08005fe6 <__sseek>:
 8005fe6:	b510      	push	{r4, lr}
 8005fe8:	460c      	mov	r4, r1
 8005fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fee:	f000 f855 	bl	800609c <_lseek_r>
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	89a3      	ldrh	r3, [r4, #12]
 8005ff6:	bf15      	itete	ne
 8005ff8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ffa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ffe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006002:	81a3      	strheq	r3, [r4, #12]
 8006004:	bf18      	it	ne
 8006006:	81a3      	strhne	r3, [r4, #12]
 8006008:	bd10      	pop	{r4, pc}

0800600a <__sclose>:
 800600a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600e:	f000 b813 	b.w	8006038 <_close_r>
	...

08006014 <_write_r>:
 8006014:	b538      	push	{r3, r4, r5, lr}
 8006016:	4d07      	ldr	r5, [pc, #28]	; (8006034 <_write_r+0x20>)
 8006018:	4604      	mov	r4, r0
 800601a:	4608      	mov	r0, r1
 800601c:	4611      	mov	r1, r2
 800601e:	2200      	movs	r2, #0
 8006020:	602a      	str	r2, [r5, #0]
 8006022:	461a      	mov	r2, r3
 8006024:	f7fb f967 	bl	80012f6 <_write>
 8006028:	1c43      	adds	r3, r0, #1
 800602a:	d102      	bne.n	8006032 <_write_r+0x1e>
 800602c:	682b      	ldr	r3, [r5, #0]
 800602e:	b103      	cbz	r3, 8006032 <_write_r+0x1e>
 8006030:	6023      	str	r3, [r4, #0]
 8006032:	bd38      	pop	{r3, r4, r5, pc}
 8006034:	200001fc 	.word	0x200001fc

08006038 <_close_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4d06      	ldr	r5, [pc, #24]	; (8006054 <_close_r+0x1c>)
 800603c:	2300      	movs	r3, #0
 800603e:	4604      	mov	r4, r0
 8006040:	4608      	mov	r0, r1
 8006042:	602b      	str	r3, [r5, #0]
 8006044:	f7fb f973 	bl	800132e <_close>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d102      	bne.n	8006052 <_close_r+0x1a>
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	b103      	cbz	r3, 8006052 <_close_r+0x1a>
 8006050:	6023      	str	r3, [r4, #0]
 8006052:	bd38      	pop	{r3, r4, r5, pc}
 8006054:	200001fc 	.word	0x200001fc

08006058 <_fstat_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	4d07      	ldr	r5, [pc, #28]	; (8006078 <_fstat_r+0x20>)
 800605c:	2300      	movs	r3, #0
 800605e:	4604      	mov	r4, r0
 8006060:	4608      	mov	r0, r1
 8006062:	4611      	mov	r1, r2
 8006064:	602b      	str	r3, [r5, #0]
 8006066:	f7fb f96e 	bl	8001346 <_fstat>
 800606a:	1c43      	adds	r3, r0, #1
 800606c:	d102      	bne.n	8006074 <_fstat_r+0x1c>
 800606e:	682b      	ldr	r3, [r5, #0]
 8006070:	b103      	cbz	r3, 8006074 <_fstat_r+0x1c>
 8006072:	6023      	str	r3, [r4, #0]
 8006074:	bd38      	pop	{r3, r4, r5, pc}
 8006076:	bf00      	nop
 8006078:	200001fc 	.word	0x200001fc

0800607c <_isatty_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d06      	ldr	r5, [pc, #24]	; (8006098 <_isatty_r+0x1c>)
 8006080:	2300      	movs	r3, #0
 8006082:	4604      	mov	r4, r0
 8006084:	4608      	mov	r0, r1
 8006086:	602b      	str	r3, [r5, #0]
 8006088:	f7fb f96d 	bl	8001366 <_isatty>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d102      	bne.n	8006096 <_isatty_r+0x1a>
 8006090:	682b      	ldr	r3, [r5, #0]
 8006092:	b103      	cbz	r3, 8006096 <_isatty_r+0x1a>
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	bd38      	pop	{r3, r4, r5, pc}
 8006098:	200001fc 	.word	0x200001fc

0800609c <_lseek_r>:
 800609c:	b538      	push	{r3, r4, r5, lr}
 800609e:	4d07      	ldr	r5, [pc, #28]	; (80060bc <_lseek_r+0x20>)
 80060a0:	4604      	mov	r4, r0
 80060a2:	4608      	mov	r0, r1
 80060a4:	4611      	mov	r1, r2
 80060a6:	2200      	movs	r2, #0
 80060a8:	602a      	str	r2, [r5, #0]
 80060aa:	461a      	mov	r2, r3
 80060ac:	f7fb f966 	bl	800137c <_lseek>
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	d102      	bne.n	80060ba <_lseek_r+0x1e>
 80060b4:	682b      	ldr	r3, [r5, #0]
 80060b6:	b103      	cbz	r3, 80060ba <_lseek_r+0x1e>
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
 80060bc:	200001fc 	.word	0x200001fc

080060c0 <_malloc_usable_size_r>:
 80060c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060c4:	1f18      	subs	r0, r3, #4
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	bfbc      	itt	lt
 80060ca:	580b      	ldrlt	r3, [r1, r0]
 80060cc:	18c0      	addlt	r0, r0, r3
 80060ce:	4770      	bx	lr

080060d0 <_read_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4d07      	ldr	r5, [pc, #28]	; (80060f0 <_read_r+0x20>)
 80060d4:	4604      	mov	r4, r0
 80060d6:	4608      	mov	r0, r1
 80060d8:	4611      	mov	r1, r2
 80060da:	2200      	movs	r2, #0
 80060dc:	602a      	str	r2, [r5, #0]
 80060de:	461a      	mov	r2, r3
 80060e0:	f7fb f8ec 	bl	80012bc <_read>
 80060e4:	1c43      	adds	r3, r0, #1
 80060e6:	d102      	bne.n	80060ee <_read_r+0x1e>
 80060e8:	682b      	ldr	r3, [r5, #0]
 80060ea:	b103      	cbz	r3, 80060ee <_read_r+0x1e>
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	bd38      	pop	{r3, r4, r5, pc}
 80060f0:	200001fc 	.word	0x200001fc

080060f4 <_init>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	bf00      	nop
 80060f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fa:	bc08      	pop	{r3}
 80060fc:	469e      	mov	lr, r3
 80060fe:	4770      	bx	lr

08006100 <_fini>:
 8006100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006102:	bf00      	nop
 8006104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006106:	bc08      	pop	{r3}
 8006108:	469e      	mov	lr, r3
 800610a:	4770      	bx	lr
