module resetGenerator(clkPipeline, clk, resetSig);

input clkPipeline, clk;
output resetSig;

endmodule
