--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |   12.923(R)|   -0.856(R)|clk_BUFGP         |   0.000|
sw<1>       |   12.390(R)|   -0.343(R)|clk_BUFGP         |   0.000|
sw<2>       |   11.104(R)|    0.273(R)|clk_BUFGP         |   0.000|
sw<3>       |   11.461(R)|   -0.091(R)|clk_BUFGP         |   0.000|
sw<4>       |    2.324(R)|   -0.769(R)|clk_BUFGP         |   0.000|
sw<5>       |    6.390(R)|   -0.388(R)|clk_BUFGP         |   0.000|
sw<6>       |    9.544(R)|   -0.589(R)|clk_BUFGP         |   0.000|
sw<7>       |   12.117(R)|   -0.706(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
aen<0>      |    8.713(R)|clk_BUFGP         |   0.000|
aen<1>      |    8.342(R)|clk_BUFGP         |   0.000|
aen<2>      |    9.557(R)|clk_BUFGP         |   0.000|
aen<3>      |    8.901(R)|clk_BUFGP         |   0.000|
led<0>      |    8.935(R)|clk_BUFGP         |   0.000|
led<1>      |    8.908(R)|clk_BUFGP         |   0.000|
led<2>      |    9.075(R)|clk_BUFGP         |   0.000|
led<3>      |    8.727(R)|clk_BUFGP         |   0.000|
led<4>      |   10.235(R)|clk_BUFGP         |   0.000|
led<5>      |   10.209(R)|clk_BUFGP         |   0.000|
led<6>      |    9.956(R)|clk_BUFGP         |   0.000|
led<7>      |   10.811(R)|clk_BUFGP         |   0.000|
seg<0>      |    9.514(R)|clk_BUFGP         |   0.000|
seg<1>      |    8.897(R)|clk_BUFGP         |   0.000|
seg<2>      |    8.923(R)|clk_BUFGP         |   0.000|
seg<3>      |    9.896(R)|clk_BUFGP         |   0.000|
seg<4>      |    9.983(R)|clk_BUFGP         |   0.000|
seg<5>      |    9.492(R)|clk_BUFGP         |   0.000|
seg<6>      |    9.639(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |led<0>         |    8.042|
btn<0>         |led<1>         |    8.311|
btn<0>         |led<2>         |    8.020|
btn<0>         |led<3>         |    8.293|
btn<0>         |led<4>         |    8.987|
btn<0>         |led<5>         |    8.961|
btn<0>         |led<6>         |    8.708|
btn<0>         |led<7>         |    9.563|
btn<1>         |led<0>         |    7.804|
btn<1>         |led<1>         |    8.304|
btn<1>         |led<2>         |    7.879|
btn<1>         |led<3>         |    7.758|
btn<1>         |led<4>         |    9.243|
btn<1>         |led<5>         |    9.225|
btn<1>         |led<6>         |    8.964|
btn<1>         |led<7>         |    9.875|
sw<0>          |led<0>         |   12.791|
sw<0>          |led<1>         |   13.298|
sw<0>          |led<2>         |   12.755|
sw<0>          |led<3>         |   12.736|
sw<0>          |led<4>         |   12.412|
sw<0>          |led<5>         |   12.413|
sw<0>          |led<6>         |   12.503|
sw<0>          |led<7>         |   13.561|
sw<1>          |led<1>         |   11.881|
sw<1>          |led<2>         |   11.338|
sw<1>          |led<3>         |   11.319|
sw<1>          |led<4>         |   10.995|
sw<1>          |led<5>         |   10.996|
sw<1>          |led<6>         |   11.086|
sw<1>          |led<7>         |   12.144|
sw<2>          |led<2>         |   10.912|
sw<2>          |led<3>         |   10.893|
sw<2>          |led<4>         |   10.569|
sw<2>          |led<5>         |   10.570|
sw<2>          |led<6>         |   10.660|
sw<2>          |led<7>         |   11.718|
sw<3>          |led<3>         |   11.727|
sw<3>          |led<4>         |   11.403|
sw<3>          |led<5>         |   11.404|
sw<3>          |led<6>         |   11.494|
sw<3>          |led<7>         |   12.552|
sw<4>          |led<0>         |   10.910|
sw<4>          |led<1>         |   11.417|
sw<4>          |led<2>         |   10.874|
sw<4>          |led<3>         |   10.855|
sw<4>          |led<4>         |   10.531|
sw<4>          |led<5>         |   10.532|
sw<4>          |led<6>         |   10.622|
sw<4>          |led<7>         |   11.680|
sw<5>          |led<1>         |   11.805|
sw<5>          |led<2>         |   11.262|
sw<5>          |led<3>         |   11.243|
sw<5>          |led<4>         |   10.919|
sw<5>          |led<5>         |   10.920|
sw<5>          |led<6>         |   11.010|
sw<5>          |led<7>         |   12.068|
sw<6>          |led<2>         |   12.507|
sw<6>          |led<3>         |   12.488|
sw<6>          |led<4>         |   12.164|
sw<6>          |led<5>         |   12.165|
sw<6>          |led<6>         |   12.255|
sw<6>          |led<7>         |   13.313|
sw<7>          |led<3>         |   11.470|
sw<7>          |led<4>         |   11.146|
sw<7>          |led<5>         |   11.147|
sw<7>          |led<6>         |   11.237|
sw<7>          |led<7>         |   12.295|
---------------+---------------+---------+


Analysis completed Wed Apr 14 06:06:14 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



