# å®šåˆ¶æŒ‡ä»¤çš„æ­£ç¡®ç¼–è¯‘æ¶æ„

## æ ¸å¿ƒåŸåˆ™

**å‰ç«¯å…³å¿ƒ"åšä»€ä¹ˆ"ï¼ˆç®—æ³•è¯­ä¹‰ï¼‰ï¼Œåç«¯å…³å¿ƒ"æ€ä¹ˆåš"ï¼ˆç¡¬ä»¶å®ç°ï¼‰ã€‚**

ç¼–è¯‘å™¨çš„æ¯ä¸€å±‚éƒ½åº”è¯¥ **Lower**ï¼ˆç»†åŒ–ï¼‰ï¼Œè€Œä¸æ˜¯ **Raise**ï¼ˆæŠ½è±¡åŒ–ï¼‰ã€‚

---

## å®Œæ•´çš„ç¼–è¯‘æµç¨‹

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         æ­£ç¡®çš„åˆ†å±‚æ¶æ„                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 0: ç”¨æˆ·ä»£ç ï¼ˆåº”ç”¨å±‚ï¼‰                                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

// user.c - ç”¨æˆ·çš„åº”ç”¨ä»£ç 
void process_data(int* data_a, int* data_b, int len) {
    for (int i = 0; i < len; i++) {
        data_a[i] = data_a[i] + data_b[i];
    }
}

           â†“ (Clang frontend)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 1: æ ‡å‡† MLIR (ç®—æ³•å±‚)                                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

// user.mlir - æ ‡å‡† MLIR IR
func.func @process_data(%a: memref<?xi32>, %b: memref<?xi32>, %len: index) {
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index

  scf.for %i = %c0 to %len step %c1 {
    %val_a = memref.load %a[%i] : memref<?xi32>
    %val_b = memref.load %b[%i] : memref<?xi32>
    %sum = arith.addi %val_a, %val_b : i32
    memref.store %sum, %a[%i] : memref<?xi32>
  }

  return
}

           â†“ (Megg pattern matching)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 2: æ ‡è®°åçš„ MLIR (å¸¦å®šåˆ¶æŒ‡ä»¤æ ‡è®°)                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

func.func @process_data(%a: memref<?xi32>, %b: memref<?xi32>, %len: index) {
  // Pattern matched! æ ‡è®°ä¸ºå®šåˆ¶æŒ‡ä»¤
  %matched = "megg.custom_instr"(%a, %b, %len) {
    instr_name = "vector_add_16"
  } : (memref<?xi32>, memref<?xi32>, index) -> ()

  return
}

           â†“ (Lower to LLVM)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 3: LLVM IR (è°ƒç”¨æ¥å£)                                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

define void @process_data(i32* %a, i32* %b, i64 %len) {
  ; è°ƒç”¨è‡ªå®šä¹‰æŒ‡ä»¤ intrinsic æˆ– inline asm
  call void @llvm.aps.vector_add_16(i32* %a, i32* %b, i64 %len)
  ret void
}

           â†“ (APS Backend lowering)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 4: APS MLIR (ç¡¬ä»¶å®ç°å±‚)                                   â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

// ç¡¬ä»¶åç«¯ç”Ÿæˆï¼ˆä¸åº”è¯¥ç”±å‰ç«¯å¤„ç†ï¼ï¼‰
func.func @llvm.aps.vector_add_16(%a: i32*, %b: i32*, %len: i64) {
  // ç¡¬ä»¶èµ„æºç®¡ç†
  %mem_a = aps.memdeclare : memref<16xi32>
  %mem_b = aps.memdeclare : memref<16xi32>

  // å¯„å­˜å™¨æ–‡ä»¶æ¥å£
  %rs1 = ... // ä»è°ƒç”¨çº¦å®šè·å–
  %addr_a = aps.readrf %rs1 : i5 -> i64

  // DMA ä¼ è¾“
  aps.memburstload %addr_a, %mem_a[%c0], %c16 : ...
  aps.memburstload %addr_b, %mem_b[%c0], %c16 : ...

  // è®¡ç®—æ ¸å¿ƒï¼ˆå’Œ Layer 1 çš„ç®—æ³•ä¸€è‡´ï¼‰
  scf.for %i = %c0 to %c16 step %c1 : i32 {
    %a_val = aps.memload %mem_a[%i] : ...
    %b_val = aps.memload %mem_b[%i] : ...
    %sum = arith.addi %a_val, %b_val : i32
    aps.memstore %sum, %mem_a[%i] : ...
  }

  // DMA å†™å›
  aps.memburststore %mem_a[%c0], %addr_a, %c16 : ...

  // å¯„å­˜å™¨å†™å›
  aps.writerf %rd, %result : ...

  return
}

           â†“ (CADL backend codegen)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Layer 5: CADL (ç¡¬ä»¶æè¿°)                                         â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

rtype vector_add_16(rs1: u5, rs2: u5, rd: u5) {
    let addr_a: u64 = _irf[rs1];
    let addr_b: u64 = _irf[rs2];

    static mem_a: [u32; 16];
    static mem_b: [u32; 16];

    mem_a[0 +: ] = _burst_read[addr_a +: 16];
    mem_b[0 +: ] = _burst_read[addr_b +: 16];

    with i: u32 = (0, i_) do {
        let a: u32 = mem_a[i];
        let b: u32 = mem_b[i];
        mem_a[i] = a + b;
        let i_: u32 = i + 1;
    } while (i_ < 16);

    _burst_write[addr_a +: 16] = mem_a[0 +: ];
    _irf[rd] = 0;
}
```

---

## å…³é”®è®¾è®¡å†³ç­–

### å†³ç­– 1: Pattern å®šä¹‰ä½¿ç”¨ C è¯­ä¹‰

**å®šåˆ¶æŒ‡ä»¤çš„ pattern åº”è¯¥æ˜¯çº¯ç®—æ³•æè¿°ï¼Œä¸åŒ…å«ç¡¬ä»¶ç»†èŠ‚ã€‚**

```c
// patterns/vector_add.c - å®šåˆ¶æŒ‡ä»¤çš„ C è¯­ä¹‰
void vector_add_16(int* a, int* b) {
    for (int i = 0; i < 16; i++) {
        a[i] = a[i] + b[i];
    }
}
```

**ç¼–è¯‘ä¸ºæ ‡å‡† MLIR**:
```bash
clang -emit-mlir patterns/vector_add.c -o patterns/vector_add.mlir
```

**ç”Ÿæˆçš„ pattern**:
```mlir
// patterns/vector_add.mlir
func.func @vector_add_16(%a: memref<16xi32>, %b: memref<16xi32>) {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c1 = arith.constant 1 : index

  scf.for %i = %c0 to %c16 step %c1 {
    %val_a = memref.load %a[%i] : memref<16xi32>
    %val_b = memref.load %b[%i] : memref<16xi32>
    %sum = arith.addi %val_a, %val_b : i32
    memref.store %sum, %a[%i] : memref<16xi32>
  }

  return
}
```

**ä¼˜ç‚¹**:
- âœ… çº¯ç®—æ³•æè¿°ï¼Œæ˜“äºç†è§£å’Œç»´æŠ¤
- âœ… ä¸ç”¨æˆ·ä»£ç ä½¿ç”¨ç›¸åŒçš„ IRï¼ˆéƒ½æ˜¯æ ‡å‡† MLIRï¼‰
- âœ… å‰ç«¯ï¼ˆMeggï¼‰åªéœ€è¦å…³å¿ƒç®—æ³•æ¨¡å¼
- âœ… ç¡¬ä»¶ç»†èŠ‚å®Œå…¨äº¤ç»™åç«¯

### å†³ç­– 2: ç¡¬ä»¶å®ç°ç”±åç«¯ç‹¬ç«‹å¤„ç†

**ç¡¬ä»¶å®ç°ä¸æ˜¯ Megg çš„èŒè´£ï¼**

```
å‰ç«¯ (Megg):
  è¾“å…¥: æ ‡å‡† MLIR (user code + C è¯­ä¹‰ patterns)
  å¤„ç†: Pattern matching + E-graph optimization
  è¾“å‡º: æ ‡è®°äº†å®šåˆ¶æŒ‡ä»¤çš„ MLIR æˆ– LLVM IR

åç«¯ (APS Backend):
  è¾“å…¥: LLVM IR with custom instruction markers
  å¤„ç†:
    1. èµ„æºåˆ†é… (å¯„å­˜å™¨ã€å†…å­˜)
    2. è°ƒç”¨çº¦å®š (å‚æ•°ä¼ é€’)
    3. DMA è°ƒåº¦ (burst load/store)
    4. ç”Ÿæˆ APS MLIR / CADL
  è¾“å‡º: CADL ç¡¬ä»¶æè¿° / äºŒè¿›åˆ¶
```

**ç¡¬ä»¶å®ç°æ¨¡æ¿** (ç”±åç«¯ç»´æŠ¤):
```python
# aps_backend/templates/vector_add_16.py
class VectorAdd16Template:
    """ç¡¬ä»¶å®ç°æ¨¡æ¿ï¼ˆåç«¯ä¸“ç”¨ï¼‰"""

    def __init__(self):
        self.name = "vector_add_16"
        self.opcode = 43
        self.memory_size = 16  # elements

    def generate_aps_mlir(self, call_context):
        """ç”Ÿæˆ APS MLIR å®ç°"""
        return f"""
        func.func @{self.name}_impl(%rs1: i5, %rs2: i5, %rd: i5) {{
          // ç¡¬ä»¶èµ„æºåˆ†é…
          %mem_a = aps.memdeclare : memref<{self.memory_size}xi32>
          %mem_b = aps.memdeclare : memref<{self.memory_size}xi32>

          // è·å– CPU åœ°å€
          %addr_a = aps.readrf %rs1 : i5 -> i64
          %addr_b = aps.readrf %rs2 : i5 -> i64

          // DMA burst load
          aps.memburstload %addr_a, %mem_a[%c0], %c{self.memory_size} : ...
          aps.memburstload %addr_b, %mem_b[%c0], %c{self.memory_size} : ...

          // è®¡ç®—æ ¸å¿ƒï¼ˆå’Œ C è¯­ä¹‰ä¸€è‡´ï¼‰
          scf.for %i = %c0 to %c{self.memory_size} step %c1 : i32 {{
            %a = aps.memload %mem_a[%i] : ...
            %b = aps.memload %mem_b[%i] : ...
            %sum = arith.addi %a, %b : i32
            aps.memstore %sum, %mem_a[%i] : ...
          }}

          // DMA burst store
          aps.memburststore %mem_a[%c0], %addr_a, %c{self.memory_size} : ...

          // å†™å›ç»“æœ
          aps.writerf %rd, %c0 : i5, i32

          return
        }}
        """

    def generate_cadl(self):
        """ç”Ÿæˆ CADL ä»£ç """
        # ... åç«¯é€»è¾‘ ...
```

### å†³ç­– 3: Megg åªè´Ÿè´£æ ‡è®°ï¼Œä¸ç”Ÿæˆç¡¬ä»¶ä»£ç 

**Megg çš„è¾“å‡º**: å¸¦æ ‡è®°çš„ MLIR æˆ– LLVM IR

**é€‰é¡¹ A: è¾“å‡ºæ ‡è®°çš„ MLIR**
```mlir
func.func @my_function(%a: memref<16xi32>, %b: memref<16xi32>) {
  // Megg æ’å…¥çš„æ ‡è®°
  %0 = "megg.custom_instr"(%a, %b) {
    instr_name = "vector_add_16",
    operands = ["memref<16xi32>", "memref<16xi32>"]
  } : (memref<16xi32>, memref<16xi32>) -> ()

  return
}
```

**é€‰é¡¹ B: è¾“å‡º LLVM IR with intrinsic**
```llvm
define void @my_function(i32* %a, i32* %b) {
  ; Megg ç”Ÿæˆçš„ intrinsic è°ƒç”¨
  call void @llvm.aps.custom.vector_add_16(i32* %a, i32* %b)
  ret void
}
```

**åç«¯è¯†åˆ«æ ‡è®°å¹¶ç”Ÿæˆå®ç°**:
```python
# aps_backend/lower.py
def lower_custom_instruction(instr_marker):
    """å°† Megg çš„æ ‡è®°è½¬æ¢ä¸ºç¡¬ä»¶å®ç°"""
    instr_name = instr_marker.get_attr("instr_name")

    # æŸ¥æ‰¾ç¡¬ä»¶æ¨¡æ¿
    template = get_hardware_template(instr_name)

    # ç”Ÿæˆ APS MLIR
    aps_mlir = template.generate_aps_mlir(instr_marker.context)

    # æˆ–ç›´æ¥ç”Ÿæˆ CADL
    cadl_code = template.generate_cadl()

    return aps_mlir  # or cadl_code
```

---

## å®Œæ•´å·¥ä½œæµç¨‹

### æ­¥éª¤ 1: å®šä¹‰å®šåˆ¶æŒ‡ä»¤ï¼ˆC è¯­ä¹‰ï¼‰

```c
// patterns/my_instructions.c

// å®šåˆ¶æŒ‡ä»¤ 1: å‘é‡åŠ æ³•
void vector_add_16(int* a, int* b) {
    for (int i = 0; i < 16; i++) {
        a[i] = a[i] + b[i];
    }
}

// å®šåˆ¶æŒ‡ä»¤ 2: å‘é‡ç‚¹ç§¯
int dot_product_16(int* a, int* b) {
    int sum = 0;
    for (int i = 0; i < 16; i++) {
        sum += a[i] * b[i];
    }
    return sum;
}
```

**ç¼–è¯‘ä¸º MLIR pattern**:
```bash
clang -O2 -emit-mlir patterns/my_instructions.c \
  -o patterns/my_instructions.mlir
```

### æ­¥éª¤ 2: Megg Pattern Matching

```bash
# è¾“å…¥: ç”¨æˆ·ä»£ç  (æ ‡å‡† MLIR)
# Pattern: C è¯­ä¹‰å®šä¹‰ (æ ‡å‡† MLIR)
./megg-opt user_code.mlir \
  --custom-instructions patterns/my_instructions.mlir \
  --output-format mlir \  # æˆ– llvm
  -o optimized.mlir
```

**Megg å†…éƒ¨æµç¨‹**:
```python
# python/megg/compiler.py
class Compiler:
    def schedule(self, custom_instructions: str):
        # 1. åŠ è½½ C è¯­ä¹‰ patterns (æ ‡å‡† MLIR)
        pattern_module = load_mlir(custom_instructions)

        # 2. ä» patterns æ„å»º ruleset + skeletons
        #    (ç°æœ‰é€»è¾‘å®Œå…¨å¯ç”¨ï¼)
        ruleset, skeletons = build_ruleset_from_module(pattern_module)

        # 3. E-graph optimization + pattern matching
        #    (ç°æœ‰é€»è¾‘å®Œå…¨å¯ç”¨ï¼)
        self.egraph.run(ruleset)

        # 4. æå–ä¼˜åŒ–åçš„ terms
        optimized_terms = self.extract_best_terms()

        # 5. æ£€æµ‹åŒ¹é…çš„å®šåˆ¶æŒ‡ä»¤
        for skeleton in skeletons:
            matches = self.megg_egraph.match_skeleton(skeleton)
            for match in matches:
                # ğŸ†• æ ‡è®°ä¸ºå®šåˆ¶æŒ‡ä»¤ï¼ˆè€Œä¸æ˜¯ç”Ÿæˆç¡¬ä»¶ä»£ç ï¼‰
                self._mark_custom_instruction(match, skeleton.instr_name)

        # 6. è½¬æ¢å› MLIRï¼ˆå¸¦æ ‡è®°ï¼‰
        optimized_mlir = terms_to_func(optimized_terms)

        return optimized_mlir

    def _mark_custom_instruction(self, match, instr_name):
        """åœ¨åŒ¹é…çš„åŒºåŸŸæ’å…¥å®šåˆ¶æŒ‡ä»¤æ ‡è®°"""
        # åˆ›å»º custom_instr marker
        marker = create_custom_instr_op(
            name=instr_name,
            operands=match.operands,
            result_type=match.result_type
        )

        # æ›¿æ¢åŸå§‹ term
        self.egraph.replace(match.root_term, marker)
```

**è¾“å‡º** (å¸¦æ ‡è®°çš„ MLIR):
```mlir
func.func @my_function(%a: memref<16xi32>, %b: memref<16xi32>) {
  // Megg è¯†åˆ«çš„å®šåˆ¶æŒ‡ä»¤æ ‡è®°
  "megg.custom_instr"(%a, %b) {
    instr_name = "vector_add_16"
  } : (memref<16xi32>, memref<16xi32>) -> ()

  return
}
```

### æ­¥éª¤ 3: åç«¯ Loweringï¼ˆç‹¬ç«‹å·¥å…·é“¾ï¼‰

```bash
# APS åç«¯å¤„ç† Megg çš„è¾“å‡º
./aps-backend optimized.mlir \
  --templates templates/ \  # ç¡¬ä»¶å®ç°æ¨¡æ¿
  --output-format cadl \
  -o output.cadl
```

**åç«¯å¤„ç†**:
```python
# aps_backend/main.py
def compile_to_aps(mlir_file, templates_dir):
    module = load_mlir(mlir_file)

    for func in module.get_functions():
        for op in func.operations:
            if op.name == "megg.custom_instr":
                instr_name = op.get_attr("instr_name")

                # åŠ è½½ç¡¬ä»¶æ¨¡æ¿
                template = load_template(templates_dir, instr_name)

                # ç”Ÿæˆ APS MLIR å®ç°
                aps_impl = template.generate_aps_mlir(op.operands)

                # æ›¿æ¢æ ‡è®°
                replace_op(op, aps_impl)

    # ç»§ç»­ lowering åˆ° CADL
    cadl_code = lower_to_cadl(module)

    return cadl_code
```

**æœ€ç»ˆè¾“å‡º** (CADL):
```cadl
rtype vector_add_16(rs1: u5, rs2: u5, rd: u5) {
    let addr_a: u64 = _irf[rs1];
    let addr_b: u64 = _irf[rs2];

    static mem_a: [u32; 16];
    static mem_b: [u32; 16];

    // ... (å®Œæ•´çš„ç¡¬ä»¶å®ç°)
}
```

---

## ä¸ç°æœ‰ Megg æ¶æ„çš„å…¼å®¹æ€§

**å¥½æ¶ˆæ¯ï¼šç°æœ‰çš„ Megg pattern matching å®Œå…¨å¯ç”¨ï¼**

### ç°æœ‰åŠŸèƒ½å¯ä»¥ç›´æ¥å¤ç”¨

1. **Pattern extraction** (`match_rewrites.py`)
   - âœ… è¾“å…¥ä» APS MLIR æ”¹ä¸º C è¯­ä¹‰ MLIR
   - âœ… é€»è¾‘å®Œå…¨ä¸å˜ï¼ˆéƒ½æ˜¯æ ‡å‡† dialectï¼‰

2. **Skeleton matching** (`megg_egraph.py`)
   - âœ… å®Œå…¨ä¸éœ€è¦ä¿®æ”¹
   - âœ… åŒ¹é…çš„æ˜¯è®¡ç®—æ¨¡å¼ï¼Œä¸æ˜¯ç¡¬ä»¶æ“ä½œ

3. **E-graph optimization**
   - âœ… å®Œå…¨ä¸éœ€è¦ä¿®æ”¹
   - âœ… ä¼˜åŒ–çš„æ˜¯ç®—æ³•é€»è¾‘

### éœ€è¦æ–°å¢çš„åŠŸèƒ½

1. **Custom instruction marker** (`terms_to_func.py`)
   ```python
   # æ–°å¢: ç”Ÿæˆå®šåˆ¶æŒ‡ä»¤æ ‡è®°
   def _term_to_operation(self, term: Term) -> MOperation:
       if term.head == "custom_instr":
           # ç”Ÿæˆ megg.custom_instr operation
           return self._create_custom_instr_marker(term)
       # ... ç°æœ‰é€»è¾‘ ...
   ```

2. **LLVM IR output** (å¯é€‰)
   ```python
   # æ–°å¢: è¾“å‡º LLVM IR instead of MLIR
   class LLVMBackend:
       def emit(self, module: MModule):
           # è½¬æ¢ MLIR â†’ LLVM IR
           # ä¿ç•™ custom_instr markers
   ```

---

## èŒè´£åˆ’åˆ†æ¸…å•

### Megg (å‰ç«¯ä¼˜åŒ–å™¨)

**è´Ÿè´£**:
- âœ… åŠ è½½ C è¯­ä¹‰ patterns (æ ‡å‡† MLIR)
- âœ… Pattern matching (è¯†åˆ«ç®—æ³•æ¨¡å¼)
- âœ… E-graph optimization (ç­‰ä»·å˜æ¢)
- âœ… æ’å…¥å®šåˆ¶æŒ‡ä»¤æ ‡è®°
- âœ… è¾“å‡ºå¸¦æ ‡è®°çš„ MLIR/LLVM IR

**ä¸è´Ÿè´£**:
- âŒ ç¡¬ä»¶èµ„æºåˆ†é…
- âŒ DMA è°ƒåº¦
- âŒ å¯„å­˜å™¨åˆ†é…
- âŒ ç”Ÿæˆ APS MLIR / CADL

### APS Backend (åç«¯ç¼–è¯‘å™¨)

**è´Ÿè´£**:
- âœ… è¯†åˆ«å®šåˆ¶æŒ‡ä»¤æ ‡è®°
- âœ… åŠ è½½ç¡¬ä»¶å®ç°æ¨¡æ¿
- âœ… èµ„æºåˆ†é… (å†…å­˜ã€å¯„å­˜å™¨)
- âœ… è°ƒç”¨çº¦å®šå¤„ç†
- âœ… ç”Ÿæˆ APS MLIR / CADL
- âœ… ç¡¬ä»¶ä»£ç ä¼˜åŒ–

**ä¸è´Ÿè´£**:
- âŒ ç®—æ³•æ¨¡å¼è¯†åˆ«
- âŒ E-graph ä¼˜åŒ–

---

## æ€»ç»“

### ä½ çš„è§‚ç‚¹ï¼ˆå®Œå…¨æ­£ç¡®ï¼‰

1. **ç¼–è¯‘å™¨åº”è¯¥åˆ†å±‚ Lowerï¼Œè€Œä¸æ˜¯ Raise**
   - âœ… C è¯­ä¹‰ â†’ MLIR â†’ LLVM â†’ ç¡¬ä»¶
   - âŒ ç¡¬ä»¶ MLIR â†’ æŠ½è±¡ â†’ åŒ¹é…

2. **å‰ç«¯å…³å¿ƒç®—æ³•ï¼Œåç«¯å…³å¿ƒå®ç°**
   - âœ… Megg: è¯†åˆ« "å‘é‡åŠ æ³•" æ¨¡å¼
   - âœ… åç«¯: å®ç° "DMA + å¯„å­˜å™¨ + burst"

3. **ç¡¬ä»¶ç»†èŠ‚ä¸åº”è¯¥åœ¨å‰ç«¯å‡ºç°**
   - âœ… Pattern å®šä¹‰: çº¯ C è¯­ä¹‰
   - âœ… ç¡¬ä»¶å®ç°: åç«¯æ¨¡æ¿

### æ­£ç¡®çš„å®ç°è·¯å¾„

```
1. ç”¨ C å®šä¹‰å®šåˆ¶æŒ‡ä»¤è¯­ä¹‰
   â””â”€> ç¼–è¯‘ä¸ºæ ‡å‡† MLIR pattern

2. Megg åœ¨æ ‡å‡† MLIR ä¸Šåš pattern matching
   â””â”€> è¾“å‡ºå¸¦æ ‡è®°çš„ MLIR/LLVM IR

3. APS åç«¯å¤„ç†æ ‡è®°
   â””â”€> ç”Ÿæˆ APS MLIR / CADL å®ç°
```

### ä¸‹ä¸€æ­¥è¡ŒåŠ¨

æˆ‘å»ºè®®ï¼š
1. **æ”¾å¼ƒä¹‹å‰çš„ APS æŠ½è±¡æ–¹æ¡ˆ**ï¼ˆé€†å‘æ€ç»´ï¼Œä¸ç¬¦åˆç¼–è¯‘åŸåˆ™ï¼‰
2. **é‡‡ç”¨ C è¯­ä¹‰ pattern å®šä¹‰**ï¼ˆç®—æ³•æè¿°ï¼Œæ˜“äºç»´æŠ¤ï¼‰
3. **Megg åªè´Ÿè´£æ ‡è®°**ï¼ˆèŒè´£æ¸…æ™°ï¼Œæ¶æ„ç®€æ´ï¼‰
4. **åç«¯ç‹¬ç«‹å¤„ç†ç¡¬ä»¶å®ç°**ï¼ˆåˆ†ç¦»å…³æ³¨ç‚¹ï¼‰

ä½ è§‰å¾—è¿™æ ·å¯¹å—ï¼Ÿéœ€è¦æˆ‘å¸®ä½ å®ç°æ–°çš„æ–¹æ¡ˆå—ï¼Ÿ