0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.srcs/sim_1/new/ALU_32_5_bit_tb.v,1724935784,verilog,,,,tb_ALU,,,,,,,,
C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.srcs/sources_1/new/ALU_32_5_bit.v,1724936103,verilog,,C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.srcs/sim_1/new/ALU_32_5_bit_tb.v,,ALU,,,,,,,,
