{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652701553863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652701553863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:45:53 2022 " "Processing started: Mon May 16 13:45:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652701553863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701553863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701553864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652701554242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652701554242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchtop-switchtop_arc " "Found design unit 1: switchtop-switchtop_arc" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562248 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchtop " "Found entity 1: switchtop" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchlogic-switch_logic_arc " "Found design unit 1: switchlogic-switch_logic_arc" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562249 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchlogic " "Found entity 1: switchlogic" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roundrobin-roundrobin_arc " "Found design unit 1: roundrobin-roundrobin_arc" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562251 ""} { "Info" "ISGN_ENTITY_NAME" "1 roundrobin " "Found entity 1: roundrobin" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_memory-mac_memory_arc " "Found design unit 1: mac_memory-mac_memory_arc" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562253 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_memory " "Found entity 1: mac_memory" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_learning-mac_learning_arc " "Found design unit 1: mac_learning-mac_learning_arc" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562255 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_learning " "Found entity 1: mac_learning" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-input_handler_arc " "Found design unit 1: input_handler-input_handler_arc" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562258 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_parallel-crc_parallel_arc " "Found design unit 1: crc_parallel-crc_parallel_arc" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562259 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_parallel " "Found entity 1: crc_parallel" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer32k-SYN " "Found design unit 1: buffer32k-SYN" {  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562262 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer32K " "Found entity 1: buffer32K" {  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer2k-SYN " "Found design unit 1: buffer2k-SYN" {  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562263 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer2K " "Found entity 1: buffer2K" {  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701562263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562263 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "switclogic switchtop.vhd(51) " "VHDL error at switchtop.vhd(51): object \"switclogic\" is used but not declared" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1652701562264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652701562355 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 13:46:02 2022 " "Processing ended: Mon May 16 13:46:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652701562355 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652701562355 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652701562355 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562355 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701562989 ""}
