# EEL4740_FinalProject
 This is a streamlined version of my FPGA Final Project solution, The embedded system model I am using is the Zybo Z7-20 which is using VHDL and open block design for the implementation, the code is using C and it is programmed using the Vivado SDK.
