

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri Aug  9 14:55:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp1_ap_d1c_d2c_ap_d2_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    141|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    113|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    341|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |cnn_mux_255_14_1_1_U263  |cnn_mux_255_14_1_1  |        0|      0|  0|  113|    0|
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |Total                    |                    |        0|      0|  0|  113|    0|
    +-------------------------+--------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_671_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_545_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln203_1_fu_555_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln203_fu_564_p2    |     +    |      0|  0|  15|           5|           5|
    |c_fu_539_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_575_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_515_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_509_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_569_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_503_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_533_p2     |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 141|          58|          37|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_470  |   9|          2|    3|          6|
    |f_0_reg_492  |   9|          2|    5|         10|
    |i_0_reg_436  |   9|          2|    9|         18|
    |i_1_reg_459  |   9|          2|    9|         18|
    |i_2_reg_481  |   9|          2|    9|         18|
    |r_0_reg_448  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   39|         82|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln15_reg_708    |  9|   0|    9|          0|
    |add_ln203_reg_713   |  5|   0|    5|          0|
    |ap_CS_fsm           |  5|   0|    5|          0|
    |c_0_reg_470         |  3|   0|    3|          0|
    |c_reg_703           |  3|   0|    3|          0|
    |f_0_reg_492         |  5|   0|    5|          0|
    |f_reg_721           |  5|   0|    5|          0|
    |i_0_reg_436         |  9|   0|    9|          0|
    |i_1_reg_459         |  9|   0|    9|          0|
    |i_2_reg_481         |  9|   0|    9|          0|
    |i_reg_685           |  9|   0|    9|          0|
    |r_0_reg_448         |  3|   0|    3|          0|
    |r_reg_680           |  3|   0|    3|          0|
    |shl_ln_reg_695      |  3|   0|    5|          2|
    |zext_ln203_reg_690  |  3|   0|    4|          1|
    +--------------------+---+----+-----+-----------+
    |Total               | 83|   0|   86|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        flat        | return value |
|max_pool_out_0_0_V_address0  | out |    4|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_q0        |  in |   14|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_1_V_address0  | out |    4|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_q0        |  in |   14|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_2_V_address0  | out |    4|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_q0        |  in |   14|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_3_V_address0  | out |    4|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_3_V_ce0       | out |    1|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_3_V_q0        |  in |   14|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_4_V_address0  | out |    4|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_0_4_V_ce0       | out |    1|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_0_4_V_q0        |  in |   14|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_1_0_V_address0  | out |    4|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_q0        |  in |   14|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_1_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_q0        |  in |   14|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_2_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_q0        |  in |   14|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_3_V_address0  | out |    4|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_3_V_ce0       | out |    1|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_3_V_q0        |  in |   14|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_4_V_address0  | out |    4|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_1_4_V_ce0       | out |    1|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_1_4_V_q0        |  in |   14|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_2_0_V_address0  | out |    4|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_q0        |  in |   14|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_1_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_q0        |  in |   14|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_2_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_q0        |  in |   14|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_3_V_address0  | out |    4|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_3_V_ce0       | out |    1|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_3_V_q0        |  in |   14|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_4_V_address0  | out |    4|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_2_4_V_ce0       | out |    1|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_2_4_V_q0        |  in |   14|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_3_0_V_address0  | out |    4|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_0_V_ce0       | out |    1|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_0_V_q0        |  in |   14|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_1_V_address0  | out |    4|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_1_V_ce0       | out |    1|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_1_V_q0        |  in |   14|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_2_V_address0  | out |    4|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_2_V_ce0       | out |    1|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_2_V_q0        |  in |   14|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_3_V_address0  | out |    4|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_3_V_ce0       | out |    1|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_3_V_q0        |  in |   14|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_4_V_address0  | out |    4|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_3_4_V_ce0       | out |    1|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_3_4_V_q0        |  in |   14|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_4_0_V_address0  | out |    4|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_0_V_ce0       | out |    1|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_0_V_q0        |  in |   14|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_1_V_address0  | out |    4|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_1_V_ce0       | out |    1|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_1_V_q0        |  in |   14|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_2_V_address0  | out |    4|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_2_V_ce0       | out |    1|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_2_V_q0        |  in |   14|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_3_V_address0  | out |    4|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_3_V_ce0       | out |    1|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_3_V_q0        |  in |   14|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_4_V_address0  | out |    4|  ap_memory | max_pool_out_4_4_V |     array    |
|max_pool_out_4_4_V_ce0       | out |    1|  ap_memory | max_pool_out_4_4_V |     array    |
|max_pool_out_4_4_V_q0        |  in |   14|  ap_memory | max_pool_out_4_4_V |     array    |
|flat_array_V_address0        | out |    9|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_ce0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_we0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_d0              | out |   14|  ap_memory |    flat_array_V    |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn_ap_lp/flat.cpp:6]   --->   Operation 9 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 11 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %5, label %Row_Loop_begin" [cnn_ap_lp/flat.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [cnn_ap_lp/flat.cpp:7]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [cnn_ap_lp/flat.cpp:7]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn_ap_lp/flat.cpp:15]   --->   Operation 15 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %r_0 to i4" [cnn_ap_lp/flat.cpp:14]   --->   Operation 16 'zext' 'zext_ln203' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_lp/flat.cpp:14]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 18 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/flat.cpp:19]   --->   Operation 19 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.43>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 20 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn_ap_lp/flat.cpp:9]   --->   Operation 22 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 23 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_lp/flat.cpp:9]   --->   Operation 24 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/flat.cpp:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str112) nounwind" [cnn_ap_lp/flat.cpp:10]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str112)" [cnn_ap_lp/flat.cpp:10]   --->   Operation 27 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_1, 16" [cnn_ap_lp/flat.cpp:15]   --->   Operation 28 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i3 %c_0 to i4" [cnn_ap_lp/flat.cpp:14]   --->   Operation 29 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln203_1 = add i4 %zext_ln203, %zext_ln203_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 30 'add' 'add_ln203_1' <Predicate = (!icmp_ln9)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i4 %add_ln203_1 to i5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 31 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln203 = add i5 %zext_ln203_2, %shl_ln" [cnn_ap_lp/flat.cpp:14]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 33 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [cnn_ap_lp/flat.cpp:18]   --->   Operation 34 'specregionend' 'empty_44' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 35 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %4 ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 36 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %4 ]"   --->   Operation 37 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn_ap_lp/flat.cpp:12]   --->   Operation 38 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 39 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/flat.cpp:12]   --->   Operation 40 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %4" [cnn_ap_lp/flat.cpp:12]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %f_0 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 42 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_V_2 = getelementptr [16 x i14]* %max_pool_out_0_0_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 43 'getelementptr' 'max_pool_out_0_0_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%max_pool_out_0_0_V_3 = load i14* %max_pool_out_0_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 44 'load' 'max_pool_out_0_0_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_V_2 = getelementptr [16 x i14]* %max_pool_out_0_1_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 45 'getelementptr' 'max_pool_out_0_1_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.32ns)   --->   "%max_pool_out_0_1_V_3 = load i14* %max_pool_out_0_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 46 'load' 'max_pool_out_0_1_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_V_2 = getelementptr [16 x i14]* %max_pool_out_0_2_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 47 'getelementptr' 'max_pool_out_0_2_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.32ns)   --->   "%max_pool_out_0_2_V_3 = load i14* %max_pool_out_0_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 48 'load' 'max_pool_out_0_2_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%max_pool_out_0_3_V_2 = getelementptr [16 x i14]* %max_pool_out_0_3_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 49 'getelementptr' 'max_pool_out_0_3_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.32ns)   --->   "%max_pool_out_0_3_V_3 = load i14* %max_pool_out_0_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 50 'load' 'max_pool_out_0_3_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%max_pool_out_0_4_V_2 = getelementptr [16 x i14]* %max_pool_out_0_4_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 51 'getelementptr' 'max_pool_out_0_4_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.32ns)   --->   "%max_pool_out_0_4_V_3 = load i14* %max_pool_out_0_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 52 'load' 'max_pool_out_0_4_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_V_2 = getelementptr [16 x i14]* %max_pool_out_1_0_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 53 'getelementptr' 'max_pool_out_1_0_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.32ns)   --->   "%max_pool_out_1_0_V_3 = load i14* %max_pool_out_1_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 54 'load' 'max_pool_out_1_0_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_V_2 = getelementptr [16 x i14]* %max_pool_out_1_1_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 55 'getelementptr' 'max_pool_out_1_1_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%max_pool_out_1_1_V_3 = load i14* %max_pool_out_1_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 56 'load' 'max_pool_out_1_1_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_V_2 = getelementptr [16 x i14]* %max_pool_out_1_2_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 57 'getelementptr' 'max_pool_out_1_2_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%max_pool_out_1_2_V_3 = load i14* %max_pool_out_1_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 58 'load' 'max_pool_out_1_2_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%max_pool_out_1_3_V_2 = getelementptr [16 x i14]* %max_pool_out_1_3_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 59 'getelementptr' 'max_pool_out_1_3_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%max_pool_out_1_3_V_3 = load i14* %max_pool_out_1_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 60 'load' 'max_pool_out_1_3_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%max_pool_out_1_4_V_2 = getelementptr [16 x i14]* %max_pool_out_1_4_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 61 'getelementptr' 'max_pool_out_1_4_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%max_pool_out_1_4_V_3 = load i14* %max_pool_out_1_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 62 'load' 'max_pool_out_1_4_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_V_2 = getelementptr [16 x i14]* %max_pool_out_2_0_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 63 'getelementptr' 'max_pool_out_2_0_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%max_pool_out_2_0_V_3 = load i14* %max_pool_out_2_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 64 'load' 'max_pool_out_2_0_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_V_2 = getelementptr [16 x i14]* %max_pool_out_2_1_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 65 'getelementptr' 'max_pool_out_2_1_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%max_pool_out_2_1_V_3 = load i14* %max_pool_out_2_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 66 'load' 'max_pool_out_2_1_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_V_2 = getelementptr [16 x i14]* %max_pool_out_2_2_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 67 'getelementptr' 'max_pool_out_2_2_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%max_pool_out_2_2_V_3 = load i14* %max_pool_out_2_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 68 'load' 'max_pool_out_2_2_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%max_pool_out_2_3_V_2 = getelementptr [16 x i14]* %max_pool_out_2_3_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 69 'getelementptr' 'max_pool_out_2_3_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%max_pool_out_2_3_V_3 = load i14* %max_pool_out_2_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 70 'load' 'max_pool_out_2_3_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%max_pool_out_2_4_V_2 = getelementptr [16 x i14]* %max_pool_out_2_4_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 71 'getelementptr' 'max_pool_out_2_4_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%max_pool_out_2_4_V_3 = load i14* %max_pool_out_2_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 72 'load' 'max_pool_out_2_4_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%max_pool_out_3_0_V_2 = getelementptr [16 x i14]* %max_pool_out_3_0_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 73 'getelementptr' 'max_pool_out_3_0_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.32ns)   --->   "%max_pool_out_3_0_V_3 = load i14* %max_pool_out_3_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 74 'load' 'max_pool_out_3_0_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%max_pool_out_3_1_V_2 = getelementptr [16 x i14]* %max_pool_out_3_1_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 75 'getelementptr' 'max_pool_out_3_1_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%max_pool_out_3_1_V_3 = load i14* %max_pool_out_3_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 76 'load' 'max_pool_out_3_1_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%max_pool_out_3_2_V_2 = getelementptr [16 x i14]* %max_pool_out_3_2_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 77 'getelementptr' 'max_pool_out_3_2_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%max_pool_out_3_2_V_3 = load i14* %max_pool_out_3_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 78 'load' 'max_pool_out_3_2_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%max_pool_out_3_3_V_2 = getelementptr [16 x i14]* %max_pool_out_3_3_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 79 'getelementptr' 'max_pool_out_3_3_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%max_pool_out_3_3_V_3 = load i14* %max_pool_out_3_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 80 'load' 'max_pool_out_3_3_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%max_pool_out_3_4_V_2 = getelementptr [16 x i14]* %max_pool_out_3_4_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 81 'getelementptr' 'max_pool_out_3_4_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%max_pool_out_3_4_V_3 = load i14* %max_pool_out_3_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 82 'load' 'max_pool_out_3_4_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%max_pool_out_4_0_V_2 = getelementptr [16 x i14]* %max_pool_out_4_0_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 83 'getelementptr' 'max_pool_out_4_0_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.32ns)   --->   "%max_pool_out_4_0_V_3 = load i14* %max_pool_out_4_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 84 'load' 'max_pool_out_4_0_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%max_pool_out_4_1_V_2 = getelementptr [16 x i14]* %max_pool_out_4_1_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 85 'getelementptr' 'max_pool_out_4_1_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%max_pool_out_4_1_V_3 = load i14* %max_pool_out_4_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 86 'load' 'max_pool_out_4_1_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%max_pool_out_4_2_V_2 = getelementptr [16 x i14]* %max_pool_out_4_2_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 87 'getelementptr' 'max_pool_out_4_2_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%max_pool_out_4_2_V_3 = load i14* %max_pool_out_4_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 88 'load' 'max_pool_out_4_2_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%max_pool_out_4_3_V_2 = getelementptr [16 x i14]* %max_pool_out_4_3_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 89 'getelementptr' 'max_pool_out_4_3_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%max_pool_out_4_3_V_3 = load i14* %max_pool_out_4_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 90 'load' 'max_pool_out_4_3_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_out_4_4_V_2 = getelementptr [16 x i14]* %max_pool_out_4_4_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/flat.cpp:14]   --->   Operation 91 'getelementptr' 'max_pool_out_4_4_V_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%max_pool_out_4_4_V_3 = load i14* %max_pool_out_4_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 92 'load' 'max_pool_out_4_4_V_3' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str112, i32 %tmp_4)" [cnn_ap_lp/flat.cpp:17]   --->   Operation 93 'specregionend' 'empty_43' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 94 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.78>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str213) nounwind" [cnn_ap_lp/flat.cpp:13]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %i_2 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 96 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%max_pool_out_0_0_V_3 = load i14* %max_pool_out_0_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 97 'load' 'max_pool_out_0_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%max_pool_out_0_1_V_3 = load i14* %max_pool_out_0_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 98 'load' 'max_pool_out_0_1_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%max_pool_out_0_2_V_3 = load i14* %max_pool_out_0_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 99 'load' 'max_pool_out_0_2_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 100 [1/2] (2.32ns)   --->   "%max_pool_out_0_3_V_3 = load i14* %max_pool_out_0_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 100 'load' 'max_pool_out_0_3_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%max_pool_out_0_4_V_3 = load i14* %max_pool_out_0_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 101 'load' 'max_pool_out_0_4_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%max_pool_out_1_0_V_3 = load i14* %max_pool_out_1_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 102 'load' 'max_pool_out_1_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 103 [1/2] (2.32ns)   --->   "%max_pool_out_1_1_V_3 = load i14* %max_pool_out_1_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 103 'load' 'max_pool_out_1_1_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%max_pool_out_1_2_V_3 = load i14* %max_pool_out_1_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 104 'load' 'max_pool_out_1_2_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 105 [1/2] (2.32ns)   --->   "%max_pool_out_1_3_V_3 = load i14* %max_pool_out_1_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 105 'load' 'max_pool_out_1_3_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 106 [1/2] (2.32ns)   --->   "%max_pool_out_1_4_V_3 = load i14* %max_pool_out_1_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 106 'load' 'max_pool_out_1_4_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%max_pool_out_2_0_V_3 = load i14* %max_pool_out_2_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 107 'load' 'max_pool_out_2_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 108 [1/2] (2.32ns)   --->   "%max_pool_out_2_1_V_3 = load i14* %max_pool_out_2_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 108 'load' 'max_pool_out_2_1_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 109 [1/2] (2.32ns)   --->   "%max_pool_out_2_2_V_3 = load i14* %max_pool_out_2_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 109 'load' 'max_pool_out_2_2_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 110 [1/2] (2.32ns)   --->   "%max_pool_out_2_3_V_3 = load i14* %max_pool_out_2_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 110 'load' 'max_pool_out_2_3_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 111 [1/2] (2.32ns)   --->   "%max_pool_out_2_4_V_3 = load i14* %max_pool_out_2_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 111 'load' 'max_pool_out_2_4_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 112 [1/2] (2.32ns)   --->   "%max_pool_out_3_0_V_3 = load i14* %max_pool_out_3_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 112 'load' 'max_pool_out_3_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 113 [1/2] (2.32ns)   --->   "%max_pool_out_3_1_V_3 = load i14* %max_pool_out_3_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 113 'load' 'max_pool_out_3_1_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 114 [1/2] (2.32ns)   --->   "%max_pool_out_3_2_V_3 = load i14* %max_pool_out_3_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 114 'load' 'max_pool_out_3_2_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%max_pool_out_3_3_V_3 = load i14* %max_pool_out_3_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 115 'load' 'max_pool_out_3_3_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%max_pool_out_3_4_V_3 = load i14* %max_pool_out_3_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 116 'load' 'max_pool_out_3_4_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%max_pool_out_4_0_V_3 = load i14* %max_pool_out_4_0_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 117 'load' 'max_pool_out_4_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 118 [1/2] (2.32ns)   --->   "%max_pool_out_4_1_V_3 = load i14* %max_pool_out_4_1_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 118 'load' 'max_pool_out_4_1_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 119 [1/2] (2.32ns)   --->   "%max_pool_out_4_2_V_3 = load i14* %max_pool_out_4_2_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 119 'load' 'max_pool_out_4_2_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 120 [1/2] (2.32ns)   --->   "%max_pool_out_4_3_V_3 = load i14* %max_pool_out_4_3_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 120 'load' 'max_pool_out_4_3_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 121 [1/2] (2.32ns)   --->   "%max_pool_out_4_4_V_3 = load i14* %max_pool_out_4_4_V_2, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 121 'load' 'max_pool_out_4_4_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 122 [1/1] (3.20ns)   --->   "%tmp_1 = call i14 @_ssdm_op_Mux.ap_auto.25i14.i5(i14 %max_pool_out_0_0_V_3, i14 %max_pool_out_0_1_V_3, i14 %max_pool_out_0_2_V_3, i14 %max_pool_out_0_3_V_3, i14 %max_pool_out_0_4_V_3, i14 %max_pool_out_1_0_V_3, i14 %max_pool_out_1_1_V_3, i14 %max_pool_out_1_2_V_3, i14 %max_pool_out_1_3_V_3, i14 %max_pool_out_1_4_V_3, i14 %max_pool_out_2_0_V_3, i14 %max_pool_out_2_1_V_3, i14 %max_pool_out_2_2_V_3, i14 %max_pool_out_2_3_V_3, i14 %max_pool_out_2_4_V_3, i14 %max_pool_out_3_0_V_3, i14 %max_pool_out_3_1_V_3, i14 %max_pool_out_3_2_V_3, i14 %max_pool_out_3_3_V_3, i14 %max_pool_out_3_4_V_3, i14 %max_pool_out_4_0_V_3, i14 %max_pool_out_4_1_V_3, i14 %max_pool_out_4_2_V_3, i14 %max_pool_out_4_3_V_3, i14 %max_pool_out_4_4_V_3, i5 %add_ln203)" [cnn_ap_lp/flat.cpp:14]   --->   Operation 122 'mux' 'tmp_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/flat.cpp:14]   --->   Operation 123 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.25ns)   --->   "store i14 %tmp_1, i14* %flat_array_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 125 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn_ap_lp/flat.cpp:15]   --->   Operation 125 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6               (br               ) [ 011111]
i_0                  (phi              ) [ 001111]
r_0                  (phi              ) [ 001000]
icmp_ln6             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
r                    (add              ) [ 011111]
br_ln6               (br               ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
i                    (add              ) [ 011111]
zext_ln203           (zext             ) [ 000111]
shl_ln               (bitconcatenate   ) [ 000111]
br_ln9               (br               ) [ 001111]
ret_ln19             (ret              ) [ 000000]
i_1                  (phi              ) [ 000111]
c_0                  (phi              ) [ 000100]
icmp_ln9             (icmp             ) [ 001111]
empty_41             (speclooptripcount) [ 000000]
c                    (add              ) [ 001111]
br_ln9               (br               ) [ 000000]
specloopname_ln10    (specloopname     ) [ 000000]
tmp_4                (specregionbegin  ) [ 000011]
add_ln15             (add              ) [ 001111]
zext_ln203_1         (zext             ) [ 000000]
add_ln203_1          (add              ) [ 000000]
zext_ln203_2         (zext             ) [ 000000]
add_ln203            (add              ) [ 000011]
br_ln12              (br               ) [ 001111]
empty_44             (specregionend    ) [ 000000]
br_ln6               (br               ) [ 011111]
i_2                  (phi              ) [ 000011]
f_0                  (phi              ) [ 000010]
icmp_ln12            (icmp             ) [ 001111]
empty_42             (speclooptripcount) [ 000000]
f                    (add              ) [ 001111]
br_ln12              (br               ) [ 000000]
zext_ln14_1          (zext             ) [ 000000]
max_pool_out_0_0_V_2 (getelementptr    ) [ 000001]
max_pool_out_0_1_V_2 (getelementptr    ) [ 000001]
max_pool_out_0_2_V_2 (getelementptr    ) [ 000001]
max_pool_out_0_3_V_2 (getelementptr    ) [ 000001]
max_pool_out_0_4_V_2 (getelementptr    ) [ 000001]
max_pool_out_1_0_V_2 (getelementptr    ) [ 000001]
max_pool_out_1_1_V_2 (getelementptr    ) [ 000001]
max_pool_out_1_2_V_2 (getelementptr    ) [ 000001]
max_pool_out_1_3_V_2 (getelementptr    ) [ 000001]
max_pool_out_1_4_V_2 (getelementptr    ) [ 000001]
max_pool_out_2_0_V_2 (getelementptr    ) [ 000001]
max_pool_out_2_1_V_2 (getelementptr    ) [ 000001]
max_pool_out_2_2_V_2 (getelementptr    ) [ 000001]
max_pool_out_2_3_V_2 (getelementptr    ) [ 000001]
max_pool_out_2_4_V_2 (getelementptr    ) [ 000001]
max_pool_out_3_0_V_2 (getelementptr    ) [ 000001]
max_pool_out_3_1_V_2 (getelementptr    ) [ 000001]
max_pool_out_3_2_V_2 (getelementptr    ) [ 000001]
max_pool_out_3_3_V_2 (getelementptr    ) [ 000001]
max_pool_out_3_4_V_2 (getelementptr    ) [ 000001]
max_pool_out_4_0_V_2 (getelementptr    ) [ 000001]
max_pool_out_4_1_V_2 (getelementptr    ) [ 000001]
max_pool_out_4_2_V_2 (getelementptr    ) [ 000001]
max_pool_out_4_3_V_2 (getelementptr    ) [ 000001]
max_pool_out_4_4_V_2 (getelementptr    ) [ 000001]
empty_43             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 001111]
specloopname_ln13    (specloopname     ) [ 000000]
zext_ln14            (zext             ) [ 000000]
max_pool_out_0_0_V_3 (load             ) [ 000000]
max_pool_out_0_1_V_3 (load             ) [ 000000]
max_pool_out_0_2_V_3 (load             ) [ 000000]
max_pool_out_0_3_V_3 (load             ) [ 000000]
max_pool_out_0_4_V_3 (load             ) [ 000000]
max_pool_out_1_0_V_3 (load             ) [ 000000]
max_pool_out_1_1_V_3 (load             ) [ 000000]
max_pool_out_1_2_V_3 (load             ) [ 000000]
max_pool_out_1_3_V_3 (load             ) [ 000000]
max_pool_out_1_4_V_3 (load             ) [ 000000]
max_pool_out_2_0_V_3 (load             ) [ 000000]
max_pool_out_2_1_V_3 (load             ) [ 000000]
max_pool_out_2_2_V_3 (load             ) [ 000000]
max_pool_out_2_3_V_3 (load             ) [ 000000]
max_pool_out_2_4_V_3 (load             ) [ 000000]
max_pool_out_3_0_V_3 (load             ) [ 000000]
max_pool_out_3_1_V_3 (load             ) [ 000000]
max_pool_out_3_2_V_3 (load             ) [ 000000]
max_pool_out_3_3_V_3 (load             ) [ 000000]
max_pool_out_3_4_V_3 (load             ) [ 000000]
max_pool_out_4_0_V_3 (load             ) [ 000000]
max_pool_out_4_1_V_3 (load             ) [ 000000]
max_pool_out_4_2_V_3 (load             ) [ 000000]
max_pool_out_4_3_V_3 (load             ) [ 000000]
max_pool_out_4_4_V_3 (load             ) [ 000000]
tmp_1                (mux              ) [ 000000]
flat_array_V_addr    (getelementptr    ) [ 000000]
store_ln14           (store            ) [ 000000]
add_ln15_1           (add              ) [ 001111]
br_ln12              (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_0_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_0_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_0_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_0_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_1_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_out_1_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_out_1_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_out_1_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_out_1_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_pool_out_2_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_pool_out_2_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="max_pool_out_2_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_pool_out_2_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="max_pool_out_2_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_pool_out_3_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_pool_out_3_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_pool_out_3_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="max_pool_out_3_3_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_pool_out_3_4_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_pool_out_4_0_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="max_pool_out_4_1_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="max_pool_out_4_2_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="max_pool_out_4_3_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="max_pool_out_4_4_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="flat_array_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.25i14.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="max_pool_out_0_0_V_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_0_V_2/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_0_0_V_3/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="max_pool_out_0_1_V_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_1_V_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_0_1_V_3/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_pool_out_0_2_V_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_2_V_2/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_0_2_V_3/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="max_pool_out_0_3_V_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_3_V_2/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_0_3_V_3/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="max_pool_out_0_4_V_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_4_V_2/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_0_4_V_3/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="max_pool_out_1_0_V_2_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_0_V_2/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_1_0_V_3/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="max_pool_out_1_1_V_2_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_1_V_2/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_1_1_V_3/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="max_pool_out_1_2_V_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_2_V_2/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_1_2_V_3/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="max_pool_out_1_3_V_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_3_V_2/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_1_3_V_3/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="max_pool_out_1_4_V_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_4_V_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_1_4_V_3/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="max_pool_out_2_0_V_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_0_V_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_2_0_V_3/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="max_pool_out_2_1_V_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_1_V_2/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_2_1_V_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="max_pool_out_2_2_V_2_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_2_V_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_2_2_V_3/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="max_pool_out_2_3_V_2_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_3_V_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_2_3_V_3/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="max_pool_out_2_4_V_2_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_4_V_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_2_4_V_3/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="max_pool_out_3_0_V_2_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_0_V_2/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_3_0_V_3/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="max_pool_out_3_1_V_2_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_1_V_2/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_3_1_V_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="max_pool_out_3_2_V_2_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_2_V_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_3_2_V_3/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="max_pool_out_3_3_V_2_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_3_V_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_3_3_V_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="max_pool_out_3_4_V_2_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_4_V_2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_3_4_V_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="max_pool_out_4_0_V_2_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_0_V_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_4_0_V_3/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="max_pool_out_4_1_V_2_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_1_V_2/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_4_1_V_3/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="max_pool_out_4_2_V_2_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_2_V_2/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_4_2_V_3/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="max_pool_out_4_3_V_2_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_3_V_2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_4_3_V_3/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="max_pool_out_4_4_V_2_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_4_V_2/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_4_4_V_3/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="flat_array_V_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln14_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_0_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_0_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="9" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="r_0_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="r_0_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="1"/>
<pin id="461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="i_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="9" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="c_0_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="c_0_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="1"/>
<pin id="483" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_2_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="9" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="f_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="f_0_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="r_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln203_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="shl_ln_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="c_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln15_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln203_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln203_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="1"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln203_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln203_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="1"/>
<pin id="567" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln12_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="f_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln14_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln14_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="14" slack="0"/>
<pin id="618" dir="0" index="2" bw="14" slack="0"/>
<pin id="619" dir="0" index="3" bw="14" slack="0"/>
<pin id="620" dir="0" index="4" bw="14" slack="0"/>
<pin id="621" dir="0" index="5" bw="14" slack="0"/>
<pin id="622" dir="0" index="6" bw="14" slack="0"/>
<pin id="623" dir="0" index="7" bw="14" slack="0"/>
<pin id="624" dir="0" index="8" bw="14" slack="0"/>
<pin id="625" dir="0" index="9" bw="14" slack="0"/>
<pin id="626" dir="0" index="10" bw="14" slack="0"/>
<pin id="627" dir="0" index="11" bw="14" slack="0"/>
<pin id="628" dir="0" index="12" bw="14" slack="0"/>
<pin id="629" dir="0" index="13" bw="14" slack="0"/>
<pin id="630" dir="0" index="14" bw="14" slack="0"/>
<pin id="631" dir="0" index="15" bw="14" slack="0"/>
<pin id="632" dir="0" index="16" bw="14" slack="0"/>
<pin id="633" dir="0" index="17" bw="14" slack="0"/>
<pin id="634" dir="0" index="18" bw="14" slack="0"/>
<pin id="635" dir="0" index="19" bw="14" slack="0"/>
<pin id="636" dir="0" index="20" bw="14" slack="0"/>
<pin id="637" dir="0" index="21" bw="14" slack="0"/>
<pin id="638" dir="0" index="22" bw="14" slack="0"/>
<pin id="639" dir="0" index="23" bw="14" slack="0"/>
<pin id="640" dir="0" index="24" bw="14" slack="0"/>
<pin id="641" dir="0" index="25" bw="14" slack="0"/>
<pin id="642" dir="0" index="26" bw="5" slack="2"/>
<pin id="643" dir="1" index="27" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln15_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="1"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/5 "/>
</bind>
</comp>

<comp id="680" class="1005" name="r_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="685" class="1005" name="i_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="690" class="1005" name="zext_ln203_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="1"/>
<pin id="692" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="695" class="1005" name="shl_ln_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="1"/>
<pin id="697" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="703" class="1005" name="c_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln15_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln203_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="2"/>
<pin id="715" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="721" class="1005" name="f_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="726" class="1005" name="max_pool_out_0_0_V_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_0_0_V_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="max_pool_out_0_1_V_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="1"/>
<pin id="733" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_0_1_V_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="max_pool_out_0_2_V_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_0_2_V_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="max_pool_out_0_3_V_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="1"/>
<pin id="743" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_0_3_V_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="max_pool_out_0_4_V_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="1"/>
<pin id="748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_0_4_V_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="max_pool_out_1_0_V_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_1_0_V_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="max_pool_out_1_1_V_2_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_1_1_V_2 "/>
</bind>
</comp>

<comp id="761" class="1005" name="max_pool_out_1_2_V_2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_1_2_V_2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="max_pool_out_1_3_V_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="1"/>
<pin id="768" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_1_3_V_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="max_pool_out_1_4_V_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="1"/>
<pin id="773" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_1_4_V_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="max_pool_out_2_0_V_2_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="1"/>
<pin id="778" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_2_0_V_2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="max_pool_out_2_1_V_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_2_1_V_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="max_pool_out_2_2_V_2_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="1"/>
<pin id="788" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_2_2_V_2 "/>
</bind>
</comp>

<comp id="791" class="1005" name="max_pool_out_2_3_V_2_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_2_3_V_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="max_pool_out_2_4_V_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="1"/>
<pin id="798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_2_4_V_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="max_pool_out_3_0_V_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="1"/>
<pin id="803" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_3_0_V_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="max_pool_out_3_1_V_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_3_1_V_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="max_pool_out_3_2_V_2_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_3_2_V_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="max_pool_out_3_3_V_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_3_3_V_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="max_pool_out_3_4_V_2_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="1"/>
<pin id="823" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_3_4_V_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="max_pool_out_4_0_V_2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_4_0_V_2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="max_pool_out_4_1_V_2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_4_1_V_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="max_pool_out_4_2_V_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_4_2_V_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="max_pool_out_4_3_V_2_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="1"/>
<pin id="843" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_4_3_V_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="max_pool_out_4_4_V_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="1"/>
<pin id="848" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_4_4_V_2 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln15_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="1"/>
<pin id="853" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="90" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="90" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="90" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="90" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="90" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="90" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="90" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="90" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="90" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="90" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="90" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="90" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="90" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="440" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="468"><net_src comp="436" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="490"><net_src comp="459" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="484" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="452" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="452" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="62" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="440" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="452" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="452" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="474" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="474" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="462" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="474" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="496" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="84" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="496" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="496" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="592"><net_src comp="581" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="593"><net_src comp="581" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="594"><net_src comp="581" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="595"><net_src comp="581" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="596"><net_src comp="581" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="597"><net_src comp="581" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="598"><net_src comp="581" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="599"><net_src comp="581" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="600"><net_src comp="581" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="601"><net_src comp="581" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="602"><net_src comp="581" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="603"><net_src comp="581" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="604"><net_src comp="581" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="605"><net_src comp="581" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="606"><net_src comp="581" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="607"><net_src comp="581" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="608"><net_src comp="581" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="609"><net_src comp="581" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="613"><net_src comp="481" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="644"><net_src comp="94" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="645"><net_src comp="105" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="646"><net_src comp="118" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="647"><net_src comp="131" pin="3"/><net_sink comp="615" pin=3"/></net>

<net id="648"><net_src comp="144" pin="3"/><net_sink comp="615" pin=4"/></net>

<net id="649"><net_src comp="157" pin="3"/><net_sink comp="615" pin=5"/></net>

<net id="650"><net_src comp="170" pin="3"/><net_sink comp="615" pin=6"/></net>

<net id="651"><net_src comp="183" pin="3"/><net_sink comp="615" pin=7"/></net>

<net id="652"><net_src comp="196" pin="3"/><net_sink comp="615" pin=8"/></net>

<net id="653"><net_src comp="209" pin="3"/><net_sink comp="615" pin=9"/></net>

<net id="654"><net_src comp="222" pin="3"/><net_sink comp="615" pin=10"/></net>

<net id="655"><net_src comp="235" pin="3"/><net_sink comp="615" pin=11"/></net>

<net id="656"><net_src comp="248" pin="3"/><net_sink comp="615" pin=12"/></net>

<net id="657"><net_src comp="261" pin="3"/><net_sink comp="615" pin=13"/></net>

<net id="658"><net_src comp="274" pin="3"/><net_sink comp="615" pin=14"/></net>

<net id="659"><net_src comp="287" pin="3"/><net_sink comp="615" pin=15"/></net>

<net id="660"><net_src comp="300" pin="3"/><net_sink comp="615" pin=16"/></net>

<net id="661"><net_src comp="313" pin="3"/><net_sink comp="615" pin=17"/></net>

<net id="662"><net_src comp="326" pin="3"/><net_sink comp="615" pin=18"/></net>

<net id="663"><net_src comp="339" pin="3"/><net_sink comp="615" pin=19"/></net>

<net id="664"><net_src comp="352" pin="3"/><net_sink comp="615" pin=20"/></net>

<net id="665"><net_src comp="365" pin="3"/><net_sink comp="615" pin=21"/></net>

<net id="666"><net_src comp="378" pin="3"/><net_sink comp="615" pin=22"/></net>

<net id="667"><net_src comp="391" pin="3"/><net_sink comp="615" pin=23"/></net>

<net id="668"><net_src comp="404" pin="3"/><net_sink comp="615" pin=24"/></net>

<net id="669"><net_src comp="417" pin="3"/><net_sink comp="615" pin=25"/></net>

<net id="670"><net_src comp="615" pin="27"/><net_sink comp="430" pin=1"/></net>

<net id="675"><net_src comp="481" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="96" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="509" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="688"><net_src comp="515" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="693"><net_src comp="521" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="698"><net_src comp="525" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="706"><net_src comp="539" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="711"><net_src comp="545" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="716"><net_src comp="564" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="615" pin=26"/></net>

<net id="724"><net_src comp="575" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="729"><net_src comp="98" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="734"><net_src comp="111" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="739"><net_src comp="124" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="744"><net_src comp="137" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="749"><net_src comp="150" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="754"><net_src comp="163" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="759"><net_src comp="176" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="764"><net_src comp="189" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="769"><net_src comp="202" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="774"><net_src comp="215" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="779"><net_src comp="228" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="784"><net_src comp="241" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="789"><net_src comp="254" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="794"><net_src comp="267" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="799"><net_src comp="280" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="804"><net_src comp="293" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="809"><net_src comp="306" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="814"><net_src comp="319" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="819"><net_src comp="332" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="824"><net_src comp="345" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="829"><net_src comp="358" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="834"><net_src comp="371" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="839"><net_src comp="384" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="844"><net_src comp="397" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="849"><net_src comp="410" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="854"><net_src comp="671" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="484" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array_V | {5 }
 - Input state : 
	Port: flat : max_pool_out_0_0_V | {4 5 }
	Port: flat : max_pool_out_0_1_V | {4 5 }
	Port: flat : max_pool_out_0_2_V | {4 5 }
	Port: flat : max_pool_out_0_3_V | {4 5 }
	Port: flat : max_pool_out_0_4_V | {4 5 }
	Port: flat : max_pool_out_1_0_V | {4 5 }
	Port: flat : max_pool_out_1_1_V | {4 5 }
	Port: flat : max_pool_out_1_2_V | {4 5 }
	Port: flat : max_pool_out_1_3_V | {4 5 }
	Port: flat : max_pool_out_1_4_V | {4 5 }
	Port: flat : max_pool_out_2_0_V | {4 5 }
	Port: flat : max_pool_out_2_1_V | {4 5 }
	Port: flat : max_pool_out_2_2_V | {4 5 }
	Port: flat : max_pool_out_2_3_V | {4 5 }
	Port: flat : max_pool_out_2_4_V | {4 5 }
	Port: flat : max_pool_out_3_0_V | {4 5 }
	Port: flat : max_pool_out_3_1_V | {4 5 }
	Port: flat : max_pool_out_3_2_V | {4 5 }
	Port: flat : max_pool_out_3_3_V | {4 5 }
	Port: flat : max_pool_out_3_4_V | {4 5 }
	Port: flat : max_pool_out_4_0_V | {4 5 }
	Port: flat : max_pool_out_4_1_V | {4 5 }
	Port: flat : max_pool_out_4_2_V | {4 5 }
	Port: flat : max_pool_out_4_3_V | {4 5 }
	Port: flat : max_pool_out_4_4_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		r : 1
		br_ln6 : 2
		i : 1
		zext_ln203 : 1
		shl_ln : 1
	State 3
		icmp_ln9 : 1
		c : 1
		br_ln9 : 2
		add_ln15 : 1
		zext_ln203_1 : 1
		add_ln203_1 : 2
		zext_ln203_2 : 3
		add_ln203 : 4
	State 4
		icmp_ln12 : 1
		f : 1
		br_ln12 : 2
		zext_ln14_1 : 1
		max_pool_out_0_0_V_2 : 2
		max_pool_out_0_0_V_3 : 3
		max_pool_out_0_1_V_2 : 2
		max_pool_out_0_1_V_3 : 3
		max_pool_out_0_2_V_2 : 2
		max_pool_out_0_2_V_3 : 3
		max_pool_out_0_3_V_2 : 2
		max_pool_out_0_3_V_3 : 3
		max_pool_out_0_4_V_2 : 2
		max_pool_out_0_4_V_3 : 3
		max_pool_out_1_0_V_2 : 2
		max_pool_out_1_0_V_3 : 3
		max_pool_out_1_1_V_2 : 2
		max_pool_out_1_1_V_3 : 3
		max_pool_out_1_2_V_2 : 2
		max_pool_out_1_2_V_3 : 3
		max_pool_out_1_3_V_2 : 2
		max_pool_out_1_3_V_3 : 3
		max_pool_out_1_4_V_2 : 2
		max_pool_out_1_4_V_3 : 3
		max_pool_out_2_0_V_2 : 2
		max_pool_out_2_0_V_3 : 3
		max_pool_out_2_1_V_2 : 2
		max_pool_out_2_1_V_3 : 3
		max_pool_out_2_2_V_2 : 2
		max_pool_out_2_2_V_3 : 3
		max_pool_out_2_3_V_2 : 2
		max_pool_out_2_3_V_3 : 3
		max_pool_out_2_4_V_2 : 2
		max_pool_out_2_4_V_3 : 3
		max_pool_out_3_0_V_2 : 2
		max_pool_out_3_0_V_3 : 3
		max_pool_out_3_1_V_2 : 2
		max_pool_out_3_1_V_3 : 3
		max_pool_out_3_2_V_2 : 2
		max_pool_out_3_2_V_3 : 3
		max_pool_out_3_3_V_2 : 2
		max_pool_out_3_3_V_3 : 3
		max_pool_out_3_4_V_2 : 2
		max_pool_out_3_4_V_3 : 3
		max_pool_out_4_0_V_2 : 2
		max_pool_out_4_0_V_3 : 3
		max_pool_out_4_1_V_2 : 2
		max_pool_out_4_1_V_3 : 3
		max_pool_out_4_2_V_2 : 2
		max_pool_out_4_2_V_3 : 3
		max_pool_out_4_3_V_2 : 2
		max_pool_out_4_3_V_3 : 3
		max_pool_out_4_4_V_2 : 2
		max_pool_out_4_4_V_3 : 3
	State 5
		tmp_1 : 1
		flat_array_V_addr : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_1_fu_615    |    0    |   113   |
|----------|---------------------|---------|---------|
|          |       r_fu_509      |    0    |    12   |
|          |       i_fu_515      |    0    |    15   |
|          |       c_fu_539      |    0    |    12   |
|    add   |   add_ln15_fu_545   |    0    |    15   |
|          |  add_ln203_1_fu_555 |    0    |    12   |
|          |   add_ln203_fu_564  |    0    |    15   |
|          |       f_fu_575      |    0    |    15   |
|          |  add_ln15_1_fu_671  |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   icmp_ln6_fu_503   |    0    |    9    |
|   icmp   |   icmp_ln9_fu_533   |    0    |    9    |
|          |   icmp_ln12_fu_569  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |  zext_ln203_fu_521  |    0    |    0    |
|          | zext_ln203_1_fu_551 |    0    |    0    |
|   zext   | zext_ln203_2_fu_560 |    0    |    0    |
|          |  zext_ln14_1_fu_581 |    0    |    0    |
|          |   zext_ln14_fu_610  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_525    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   253   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln15_1_reg_851     |    9   |
|      add_ln15_reg_708      |    9   |
|      add_ln203_reg_713     |    5   |
|         c_0_reg_470        |    3   |
|          c_reg_703         |    3   |
|         f_0_reg_492        |    5   |
|          f_reg_721         |    5   |
|         i_0_reg_436        |    9   |
|         i_1_reg_459        |    9   |
|         i_2_reg_481        |    9   |
|          i_reg_685         |    9   |
|max_pool_out_0_0_V_2_reg_726|    4   |
|max_pool_out_0_1_V_2_reg_731|    4   |
|max_pool_out_0_2_V_2_reg_736|    4   |
|max_pool_out_0_3_V_2_reg_741|    4   |
|max_pool_out_0_4_V_2_reg_746|    4   |
|max_pool_out_1_0_V_2_reg_751|    4   |
|max_pool_out_1_1_V_2_reg_756|    4   |
|max_pool_out_1_2_V_2_reg_761|    4   |
|max_pool_out_1_3_V_2_reg_766|    4   |
|max_pool_out_1_4_V_2_reg_771|    4   |
|max_pool_out_2_0_V_2_reg_776|    4   |
|max_pool_out_2_1_V_2_reg_781|    4   |
|max_pool_out_2_2_V_2_reg_786|    4   |
|max_pool_out_2_3_V_2_reg_791|    4   |
|max_pool_out_2_4_V_2_reg_796|    4   |
|max_pool_out_3_0_V_2_reg_801|    4   |
|max_pool_out_3_1_V_2_reg_806|    4   |
|max_pool_out_3_2_V_2_reg_811|    4   |
|max_pool_out_3_3_V_2_reg_816|    4   |
|max_pool_out_3_4_V_2_reg_821|    4   |
|max_pool_out_4_0_V_2_reg_826|    4   |
|max_pool_out_4_1_V_2_reg_831|    4   |
|max_pool_out_4_2_V_2_reg_836|    4   |
|max_pool_out_4_3_V_2_reg_841|    4   |
|max_pool_out_4_4_V_2_reg_846|    4   |
|         r_0_reg_448        |    3   |
|          r_reg_680         |    3   |
|       shl_ln_reg_695       |    5   |
|     zext_ln203_reg_690     |    4   |
+----------------------------+--------+
|            Total           |   190  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_326 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_352 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_365 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_391 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_404 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_417 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_436    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   218  ||  45.994 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   45   |    -   |   234  |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |   45   |   190  |   487  |
+-----------+--------+--------+--------+
