(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-10-10T12:48:52Z")
 (DESIGN "Final Code")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Final Code")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_L.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_F2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_F1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2_Direction\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1_Direction\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_R.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\).pad_out Grip_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\).pad_out Lift_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\).pad_out M1_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\).pad_out M1_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\).pad_out M2_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\).pad_out M2_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN11_0.q MODIN11_0.main_5 (6.391:6.391:6.391))
    (INTERCONNECT MODIN11_0.q MODIN11_1.main_5 (3.900:3.900:3.900))
    (INTERCONNECT MODIN11_0.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_5 (4.872:4.872:4.872))
    (INTERCONNECT MODIN11_1.q MODIN11_0.main_4 (3.273:3.273:3.273))
    (INTERCONNECT MODIN11_1.q MODIN11_1.main_4 (3.284:3.284:3.284))
    (INTERCONNECT MODIN11_1.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_4 (3.288:3.288:3.288))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_0.main_7 (2.927:2.927:2.927))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_1.main_7 (2.946:2.946:2.946))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_7 (2.943:2.943:2.943))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_0.main_6 (3.118:3.118:3.118))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_1.main_6 (3.128:3.128:3.128))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_6 (3.000:3.000:3.000))
    (INTERCONNECT MODIN14_0.q MODIN14_0.main_5 (3.469:3.469:3.469))
    (INTERCONNECT MODIN14_0.q MODIN14_1.main_5 (3.888:3.888:3.888))
    (INTERCONNECT MODIN14_0.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_5 (4.442:4.442:4.442))
    (INTERCONNECT MODIN14_1.q MODIN14_0.main_4 (6.053:6.053:6.053))
    (INTERCONNECT MODIN14_1.q MODIN14_1.main_4 (6.060:6.060:6.060))
    (INTERCONNECT MODIN14_1.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_4 (5.906:5.906:5.906))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN14_0.main_7 (4.092:4.092:4.092))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN14_1.main_7 (6.270:6.270:6.270))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_7 (4.106:4.106:4.106))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN14_0.main_6 (2.965:2.965:2.965))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN14_1.main_6 (3.101:3.101:3.101))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_6 (3.115:3.115:3.115))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_5 (3.118:3.118:3.118))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_5 (3.910:3.910:3.910))
    (INTERCONNECT MODIN8_0.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_5 (3.115:3.115:3.115))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_4 (4.697:4.697:4.697))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_4 (2.306:2.306:2.306))
    (INTERCONNECT MODIN8_1.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_4 (4.143:4.143:4.143))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_7 (3.341:3.341:3.341))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_7 (2.299:2.299:2.299))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_7 (3.353:3.353:3.353))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_6 (4.700:4.700:4.700))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_6 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_6 (4.126:4.126:4.126))
    (INTERCONNECT Trigger_F1\(0\).fb MODIN11_0.main_1 (10.546:10.546:10.546))
    (INTERCONNECT Trigger_F1\(0\).fb MODIN11_1.main_1 (10.555:10.555:10.555))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_1 (10.285:10.285:10.285))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.reset (7.145:7.145:7.145))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.859:9.859:9.859))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.707:9.707:9.707))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_1 (10.546:10.546:10.546))
    (INTERCONNECT Trigger_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.main_0 (10.285:10.285:10.285))
    (INTERCONNECT Echo_F1\(0\).fb MODIN11_0.main_0 (6.507:6.507:6.507))
    (INTERCONNECT Echo_F1\(0\).fb MODIN11_1.main_0 (6.487:6.487:6.487))
    (INTERCONNECT Echo_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_fifo_load\\.main_0 (6.487:6.487:6.487))
    (INTERCONNECT Echo_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_0 (6.496:6.496:6.496))
    (INTERCONNECT Echo_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.main_0 (6.487:6.487:6.487))
    (INTERCONNECT Echo_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.main_0 (6.496:6.496:6.496))
    (INTERCONNECT Echo_F1\(0\).fb \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_0 (6.507:6.507:6.507))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN11_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN11_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN14_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN14_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_F1.interrupt (5.428:5.428:5.428))
    (INTERCONNECT Trigger_F2\(0\).fb MODIN8_0.main_1 (9.123:9.123:9.123))
    (INTERCONNECT Trigger_F2\(0\).fb MODIN8_1.main_1 (8.877:8.877:8.877))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_1 (8.035:8.035:8.035))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.reset (8.514:8.514:8.514))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.067:8.067:8.067))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.064:8.064:8.064))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_1 (8.035:8.035:8.035))
    (INTERCONNECT Trigger_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.main_0 (9.123:9.123:9.123))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_F2.interrupt (5.489:5.489:5.489))
    (INTERCONNECT Echo_F2\(0\).fb MODIN8_0.main_0 (5.232:5.232:5.232))
    (INTERCONNECT Echo_F2\(0\).fb MODIN8_1.main_0 (6.167:6.167:6.167))
    (INTERCONNECT Echo_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_fifo_load\\.main_0 (6.167:6.167:6.167))
    (INTERCONNECT Echo_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_0 (5.271:5.271:5.271))
    (INTERCONNECT Echo_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.main_0 (6.167:6.167:6.167))
    (INTERCONNECT Echo_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.main_0 (5.271:5.271:5.271))
    (INTERCONNECT Echo_F2\(0\).fb \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_0 (5.271:5.271:5.271))
    (INTERCONNECT Trigger_L\(0\).fb MODIN14_0.main_1 (7.508:7.508:7.508))
    (INTERCONNECT Trigger_L\(0\).fb MODIN14_1.main_1 (8.871:8.871:8.871))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_1 (8.880:8.880:8.880))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.reset (8.152:8.152:8.152))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.961:9.961:9.961))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.959:9.959:9.959))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_1 (8.871:8.871:8.871))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_0 (8.880:8.880:8.880))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_L.interrupt (6.708:6.708:6.708))
    (INTERCONNECT Echo_L\(0\).fb MODIN14_0.main_0 (9.106:9.106:9.106))
    (INTERCONNECT Echo_L\(0\).fb MODIN14_1.main_0 (10.532:10.532:10.532))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_0 (9.106:9.106:9.106))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_0 (10.522:10.522:10.522))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.main_0 (9.954:9.954:9.954))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.main_0 (10.522:10.522:10.522))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_0 (10.532:10.532:10.532))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_0 (8.260:8.260:8.260))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_0 (7.383:7.383:7.383))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_0 (7.403:7.403:7.403))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.reset (9.598:9.598:9.598))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (10.137:10.137:10.137))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (10.116:10.116:10.116))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_0 (7.403:7.403:7.403))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_0 (8.260:8.260:8.260))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_R.interrupt (8.500:8.500:8.500))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_0 (8.140:8.140:8.140))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_1 (8.140:8.140:8.140))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.main_0 (7.262:7.262:7.262))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_1 (7.262:7.262:7.262))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.main_0 (7.262:7.262:7.262))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT Net_2686.q Grip_Servo\(0\).pin_input (6.676:6.676:6.676))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_2686.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_2730.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2730.q Lift_Servo\(0\).pin_input (7.045:7.045:7.045))
    (INTERCONNECT Net_469.q Net_722.main_0 (2.293:2.293:2.293))
    (INTERCONNECT Net_469.q Net_723.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\M1_Direction\:Sync\:ctrl_reg\\.control_0 Net_722.main_1 (2.832:2.832:2.832))
    (INTERCONNECT \\M1_Direction\:Sync\:ctrl_reg\\.control_0 Net_723.main_1 (2.832:2.832:2.832))
    (INTERCONNECT Net_482.q Net_724.main_1 (2.241:2.241:2.241))
    (INTERCONNECT Net_482.q Net_725.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\M2_Direction\:Sync\:ctrl_reg\\.control_0 Net_724.main_0 (6.144:6.144:6.144))
    (INTERCONNECT \\M2_Direction\:Sync\:ctrl_reg\\.control_0 Net_725.main_0 (6.144:6.144:6.144))
    (INTERCONNECT Phase_LA\(0\).fb \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.560:5.560:5.560))
    (INTERCONNECT Phase_LB\(0\).fb \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.233:5.233:5.233))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_469.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_482.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_722.q M1_Backward\(0\).pin_input (5.766:5.766:5.766))
    (INTERCONNECT Net_723.q M1_Forward\(0\).pin_input (5.767:5.767:5.767))
    (INTERCONNECT Net_724.q M2_Backward\(0\).pin_input (6.218:6.218:6.218))
    (INTERCONNECT Net_725.q M2_Forward\(0\).pin_input (6.257:6.257:6.257))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_Left\:isr\\.interrupt (7.730:7.730:7.730))
    (INTERCONNECT Phase_RA\(0\).fb \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.577:5.577:5.577))
    (INTERCONNECT Phase_RB\(0\).fb \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.588:5.588:5.588))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_Right\:isr\\.interrupt (7.300:7.300:7.300))
    (INTERCONNECT \\ADC\:DEC\\.interrupt \\ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_965.q Tx_1\(0\).pin_input (7.395:7.395:7.395))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_0 (4.932:4.932:4.932))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_0 (4.932:4.932:4.932))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_0 (6.687:6.687:6.687))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_0 (4.942:4.942:4.942))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:DSM\\.extclk_cp_udb (9.057:9.057:9.057))
    (INTERCONNECT \\ADC\:DSM\\.dec_clock \\ADC\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_0 \\ADC\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_1 \\ADC\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_2 \\ADC\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_3 \\ADC\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DEC\\.modrst \\ADC\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_2686.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Grip\:PWMUDB\:prevCompare1\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Grip\:PWMUDB\:status_0\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Grip\:PWMUDB\:runmode_enable\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:prevCompare1\\.q \\PWM_Grip\:PWMUDB\:status_0\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q Net_2686.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.308:4.308:4.308))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.898:3.898:3.898))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:status_2\\.main_0 (4.873:4.873:4.873))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:status_0\\.q \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:status_2\\.q \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.930:2.930:2.930))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.949:2.949:2.949))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.076:3.076:3.076))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:status_2\\.main_1 (3.094:3.094:3.094))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_2730.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Lift\:PWMUDB\:prevCompare1\\.main_0 (4.689:4.689:4.689))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Lift\:PWMUDB\:status_0\\.main_1 (4.689:4.689:4.689))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Lift\:PWMUDB\:runmode_enable\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:prevCompare1\\.q \\PWM_Lift\:PWMUDB\:status_0\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q Net_2730.main_0 (3.078:3.078:3.078))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.955:2.955:2.955))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:status_2\\.main_0 (3.078:3.078:3.078))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:status_0\\.q \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_0 (4.402:4.402:4.402))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:status_2\\.q \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.897:2.897:2.897))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.897:2.897:2.897))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:status_2\\.main_1 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_469.main_1 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:prevCompare1\\.main_0 (4.064:4.064:4.064))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:status_0\\.main_1 (4.586:4.586:4.586))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M1\:PWMUDB\:runmode_enable\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:prevCompare1\\.q \\PWM_M1\:PWMUDB\:status_0\\.main_0 (2.225:2.225:2.225))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q Net_469.main_0 (2.953:2.953:2.953))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.092:3.092:3.092))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.091:3.091:3.091))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:status_2\\.main_0 (2.953:2.953:2.953))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_0\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.722:5.722:5.722))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_2\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:status_2\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_482.main_1 (2.558:2.558:2.558))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:prevCompare1\\.main_0 (3.285:3.285:3.285))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:status_0\\.main_1 (3.285:3.285:3.285))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M2\:PWMUDB\:runmode_enable\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:prevCompare1\\.q \\PWM_M2\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q Net_482.main_0 (3.610:3.610:3.610))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.557:3.557:3.557))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.621:3.621:3.621))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:status_2\\.main_0 (3.611:3.611:3.611))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_0\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_2\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.257:2.257:2.257))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.242:2.242:2.242))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.982:2.982:2.982))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.980:2.980:2.980))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:status_2\\.main_1 (2.870:2.870:2.870))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.857:3.857:3.857))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.404:4.404:4.404))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.227:3.227:3.227))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.227:3.227:3.227))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Net_1275\\.main_1 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Net_530\\.main_2 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Net_611\\.main_2 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.621:2.621:2.621))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.699:4.699:4.699))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.669:4.669:4.669))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.669:4.669:4.669))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Net_1275\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.897:2.897:2.897))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.904:2.904:2.904))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.624:3.624:3.624))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.624:3.624:3.624))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Net_1203_split\\.main_1 (4.177:4.177:4.177))
    (INTERCONNECT \\QuadDec_Left\:Net_1203_split\\.q \\QuadDec_Left\:Net_1203\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.222:5.222:5.222))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.766:5.766:5.766))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_1251\\.main_0 (4.774:4.774:4.774))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_1251_split\\.main_0 (7.432:7.432:7.432))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_530\\.main_1 (4.786:4.786:4.786))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_611\\.main_1 (4.786:4.786:4.786))
    (INTERCONNECT \\QuadDec_Left\:Net_1251_split\\.q \\QuadDec_Left\:Net_1251\\.main_7 (6.190:6.190:6.190))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_0 (3.927:3.927:3.927))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.737:5.737:5.737))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1203_split\\.main_0 (6.597:6.597:6.597))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1251\\.main_1 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1251_split\\.main_1 (7.207:7.207:7.207))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1260\\.main_0 (3.927:3.927:3.927))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_2 (7.909:7.909:7.909))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_0 (7.149:7.149:7.149))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_0 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_0 (8.065:8.065:8.065))
    (INTERCONNECT \\QuadDec_Left\:Net_1275\\.q \\QuadDec_Left\:Net_530\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\QuadDec_Left\:Net_1275\\.q \\QuadDec_Left\:Net_611\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\QuadDec_Left\:Net_530\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_0 (6.621:6.621:6.621))
    (INTERCONNECT \\QuadDec_Left\:Net_611\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_1 (3.645:3.645:3.645))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1203\\.main_2 (4.698:4.698:4.698))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1203_split\\.main_4 (4.700:4.700:4.700))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1251\\.main_4 (5.740:5.740:5.740))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1251_split\\.main_4 (8.310:8.310:8.310))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1260\\.main_1 (5.740:5.740:5.740))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_3 (8.325:8.325:8.325))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_3 (4.698:4.698:4.698))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_3 (5.740:5.740:5.740))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_3 (5.643:5.643:5.643))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.main_0 (5.092:5.092:5.092))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_0 (5.092:5.092:5.092))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1203\\.main_0 (6.430:6.430:6.430))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1203_split\\.main_2 (6.160:6.160:6.160))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1251\\.main_2 (4.684:4.684:4.684))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1251_split\\.main_2 (7.255:7.255:7.255))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_1 (6.430:6.430:6.430))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_3 (3.767:3.767:3.767))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_1 (4.684:4.684:4.684))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_1 (7.771:7.771:7.771))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1203\\.main_1 (4.824:4.824:4.824))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1203_split\\.main_3 (4.821:4.821:4.821))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1251\\.main_3 (5.729:5.729:5.729))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1251_split\\.main_3 (7.847:7.847:7.847))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_2 (4.824:4.824:4.824))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_3 (3.776:3.776:3.776))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_2 (5.729:5.729:5.729))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_2 (3.776:3.776:3.776))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1203\\.main_4 (8.255:8.255:8.255))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1203_split\\.main_6 (8.255:8.255:8.255))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1251\\.main_6 (4.253:4.253:4.253))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1251_split\\.main_6 (8.880:8.880:8.880))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1260\\.main_3 (7.286:7.286:7.286))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_5 (8.255:8.255:8.255))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_5 (4.253:4.253:4.253))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_5 (9.182:9.182:9.182))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1203\\.main_3 (4.653:4.653:4.653))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1203_split\\.main_5 (4.926:4.926:4.926))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1251\\.main_5 (6.417:6.417:6.417))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1251_split\\.main_5 (7.911:7.911:7.911))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1260\\.main_2 (6.417:6.417:6.417))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_4 (4.653:4.653:4.653))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_4 (6.417:6.417:6.417))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_4 (3.269:3.269:3.269))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.935:3.935:3.935))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.806:2.806:2.806))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.781:2.781:2.781))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.325:2.325:2.325))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Net_1275\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.589:3.589:3.589))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Net_530\\.main_2 (4.514:4.514:4.514))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Net_611\\.main_2 (4.514:4.514:4.514))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.608:2.608:2.608))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.607:2.607:2.607))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.646:5.646:5.646))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_1 (3.488:3.488:3.488))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.461:4.461:4.461))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.408:4.408:4.408))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.408:4.408:4.408))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Net_1275\\.main_0 (3.488:3.488:3.488))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.935:5.935:5.935))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Net_1203_split\\.main_1 (3.234:3.234:3.234))
    (INTERCONNECT \\QuadDec_Right\:Net_1203_split\\.q \\QuadDec_Right\:Net_1203\\.main_5 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.244:5.244:5.244))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.290:6.290:6.290))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_1251\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_1251_split\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_530\\.main_1 (3.561:3.561:3.561))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_611\\.main_1 (3.561:3.561:3.561))
    (INTERCONNECT \\QuadDec_Right\:Net_1251_split\\.q \\QuadDec_Right\:Net_1251\\.main_7 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_0 (4.341:4.341:4.341))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.088:4.088:4.088))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1203_split\\.main_0 (6.578:6.578:6.578))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1251\\.main_1 (7.251:7.251:7.251))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1251_split\\.main_1 (7.228:7.228:7.228))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1260\\.main_0 (2.616:2.616:2.616))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_2 (7.156:7.156:7.156))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_0 (4.061:4.061:4.061))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_0 (2.616:2.616:2.616))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_0 (7.251:7.251:7.251))
    (INTERCONNECT \\QuadDec_Right\:Net_1275\\.q \\QuadDec_Right\:Net_530\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT \\QuadDec_Right\:Net_1275\\.q \\QuadDec_Right\:Net_611\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT \\QuadDec_Right\:Net_530\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_Right\:Net_611\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1203\\.main_2 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1203_split\\.main_4 (4.383:4.383:4.383))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1251\\.main_4 (5.565:5.565:5.565))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1251_split\\.main_4 (5.545:5.545:5.545))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1260\\.main_1 (3.206:3.206:3.206))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_3 (5.929:5.929:5.929))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_3 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_3 (3.206:3.206:3.206))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_3 (5.565:5.565:5.565))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_1 (2.242:2.242:2.242))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1203\\.main_0 (7.747:7.747:7.747))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1203_split\\.main_2 (8.663:8.663:8.663))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1251\\.main_2 (9.742:9.742:9.742))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1251_split\\.main_2 (9.730:9.730:9.730))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_1 (7.747:7.747:7.747))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_3 (3.424:3.424:3.424))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_1 (6.820:6.820:6.820))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_1 (9.742:9.742:9.742))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.227:2.227:2.227))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_2 (2.229:2.229:2.229))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1203\\.main_1 (7.973:7.973:7.973))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1203_split\\.main_3 (8.890:8.890:8.890))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1251\\.main_3 (9.964:9.964:9.964))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1251_split\\.main_3 (9.951:9.951:9.951))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_2 (7.973:7.973:7.973))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_3 (3.727:3.727:3.727))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_2 (7.045:7.045:7.045))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_2 (9.964:9.964:9.964))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1203\\.main_4 (3.396:3.396:3.396))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1203_split\\.main_6 (4.310:4.310:4.310))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1251\\.main_6 (5.386:5.386:5.386))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1251_split\\.main_6 (5.372:5.372:5.372))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1260\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_5 (3.396:3.396:3.396))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_5 (2.635:2.635:2.635))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_5 (5.386:5.386:5.386))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1203\\.main_3 (4.419:4.419:4.419))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1203_split\\.main_5 (3.500:3.500:3.500))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1251\\.main_5 (2.589:2.589:2.589))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1251_split\\.main_5 (2.585:2.585:2.585))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1260\\.main_2 (5.351:5.351:5.351))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_4 (4.419:4.419:4.419))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_4 (5.351:5.351:5.351))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_4 (2.589:2.589:2.589))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.798:2.798:2.798))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.812:2.812:2.812))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.898:2.898:2.898))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.q MODIN11_0.main_2 (4.490:4.490:4.490))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.q MODIN11_1.main_2 (3.498:3.498:3.498))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_fifo_load\\.main_1 (3.498:3.498:3.498))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_2 (3.926:3.926:3.926))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.main_1 (2.809:2.809:2.809))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_2 (2.820:2.820:2.820))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.569:3.569:3.569))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.570:3.570:3.570))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:status_tc\\.main_1 (3.437:3.437:3.437))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_5 (3.409:3.409:3.409))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.main_3 (3.437:3.437:3.437))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:status_tc\\.main_0 (6.189:6.189:6.189))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_4 (4.653:4.653:4.653))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.main_2 (6.189:6.189:6.189))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.912:2.912:2.912))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.901:2.901:2.901))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.936:5.936:5.936))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q MODIN11_0.main_3 (5.052:5.052:5.052))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q MODIN11_1.main_3 (4.072:4.072:4.072))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_fifo_load\\.main_2 (4.072:4.072:4.072))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:capt_int_temp\\.main_3 (4.069:4.069:4.069))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.502:4.502:4.502))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.091:4.091:4.091))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_3 (5.052:5.052:5.052))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.main_1 (4.069:4.069:4.069))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:timer_enable\\.main_6 (2.763:2.763:2.763))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F1\:TimerUDB\:trig_disable\\.main_4 (2.781:2.781:2.781))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.105:3.105:3.105))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.109:3.109:3.109))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.q MODIN8_0.main_2 (4.675:4.675:4.675))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.q MODIN8_1.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_fifo_load\\.main_1 (3.200:3.200:3.200))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_2 (4.688:4.688:4.688))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_2 (2.914:2.914:2.914))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.249:3.249:3.249))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.237:3.237:3.237))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:status_tc\\.main_1 (3.266:3.266:3.266))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_5 (3.239:3.239:3.239))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.main_3 (3.266:3.266:3.266))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:status_tc\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.main_2 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.597:5.597:5.597))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q MODIN8_0.main_3 (4.013:4.013:4.013))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q MODIN8_1.main_3 (4.339:4.339:4.339))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_fifo_load\\.main_2 (4.339:4.339:4.339))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:capt_int_temp\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.440:4.440:4.440))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.996:4.996:4.996))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.main_1 (4.013:4.013:4.013))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:timer_enable\\.main_6 (2.782:2.782:2.782))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F2\:TimerUDB\:trig_disable\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.075:3.075:3.075))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.076:3.076:3.076))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q MODIN14_0.main_2 (3.240:3.240:3.240))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q MODIN14_1.main_2 (3.270:3.270:3.270))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_1 (3.240:3.240:3.240))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_2 (3.285:3.285:3.285))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.main_1 (3.725:3.725:3.725))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_2 (4.284:4.284:4.284))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.481:3.481:3.481))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.208:3.208:3.208))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_5 (4.812:4.812:4.812))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_3 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_4 (2.592:2.592:2.592))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_2 (2.583:2.583:2.583))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q MODIN14_0.main_3 (4.463:4.463:4.463))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q MODIN14_1.main_3 (3.905:3.905:3.905))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_2 (4.463:4.463:4.463))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_3 (3.489:3.489:3.489))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.570:4.570:4.570))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.569:4.569:4.569))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_3 (3.905:3.905:3.905))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_1 (3.489:3.489:3.489))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_6 (3.649:3.649:3.649))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_4 (4.202:4.202:4.202))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.506:3.506:3.506))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.017:4.017:4.017))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.252:2.252:2.252))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_4 (3.660:3.660:3.660))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_4 (2.779:2.779:2.779))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_3 (3.532:3.532:3.532))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_3 (2.643:2.643:2.643))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_2 (3.678:3.678:3.678))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_2 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_7 (3.679:3.679:3.679))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_7 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_7 (2.785:2.785:2.785))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_6 (3.688:3.688:3.688))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_6 (2.802:2.802:2.802))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (4.965:4.965:4.965))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.913:3.913:3.913))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.main_1 (4.980:4.980:4.980))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_5 (7.089:7.089:7.089))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_3 (4.980:4.980:4.980))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.main_0 (3.170:3.170:3.170))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_4 (2.290:2.290:2.290))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_2 (3.170:3.170:3.170))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.226:2.226:2.226))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.244:2.244:2.244))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_2 (5.233:5.233:5.233))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_5 (5.233:5.233:5.233))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_5 (2.810:2.810:2.810))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_5 (2.800:2.800:2.800))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.692:4.692:4.692))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.311:4.311:4.311))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_3 (2.800:2.800:2.800))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_1 (5.233:5.233:5.233))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_6 (3.301:3.301:3.301))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_4 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.918:2.918:2.918))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (4.767:4.767:4.767))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (4.851:4.851:4.851))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (4.851:4.851:4.851))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_3 (2.813:2.813:2.813))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_1 (4.319:4.319:4.319))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_9 (3.589:3.589:3.589))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_6 (3.589:3.589:3.589))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.529:2.529:2.529))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.155:7.155:7.155))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.248:2.248:2.248))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_2 (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_2 (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.297:3.297:3.297))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (3.297:3.297:3.297))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_8 (2.558:2.558:2.558))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.558:2.558:2.558))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (3.296:3.296:3.296))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (3.296:3.296:3.296))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_7 (2.554:2.554:2.554))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.554:2.554:2.554))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_6 (2.569:2.569:2.569))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.569:2.569:2.569))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.256:2.256:2.256))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (3.652:3.652:3.652))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (4.382:4.382:4.382))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.878:2.878:2.878))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (5.339:5.339:5.339))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.676:3.676:3.676))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.378:3.378:3.378))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_2 (2.607:2.607:2.607))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_2 (3.378:3.378:3.378))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (3.378:3.378:3.378))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.378:3.378:3.378))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_2 (2.607:2.607:2.607))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.274:4.274:4.274))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (3.016:3.016:3.016))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (4.332:4.332:4.332))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (4.332:4.332:4.332))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_5 (3.016:3.016:3.016))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (3.016:3.016:3.016))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (4.332:4.332:4.332))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (3.047:3.047:3.047))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (4.351:4.351:4.351))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (4.351:4.351:4.351))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_4 (3.047:3.047:3.047))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (3.047:3.047:3.047))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (3.047:3.047:3.047))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (4.351:4.351:4.351))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (5.308:5.308:5.308))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (6.575:6.575:6.575))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (5.837:5.837:5.837))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (2.798:2.798:2.798))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (2.808:2.808:2.808))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (2.808:2.808:2.808))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (3.725:3.725:3.725))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.460:4.460:4.460))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.798:5.798:5.798))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (4.460:4.460:4.460))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (4.460:4.460:4.460))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (2.917:2.917:2.917))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (2.917:2.917:2.917))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (3.846:3.846:3.846))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (5.042:5.042:5.042))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (4.150:4.150:4.150))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_1 (4.150:4.150:4.150))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_1 (5.042:5.042:5.042))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (5.042:5.042:5.042))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (5.042:5.042:5.042))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_1 (4.150:4.150:4.150))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.633:2.633:2.633))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (8.969:8.969:8.969))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (5.924:5.924:5.924))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (5.924:5.924:5.924))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (4.390:4.390:4.390))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (3.831:3.831:3.831))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (3.623:3.623:3.623))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.097:4.097:4.097))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (4.175:4.175:4.175))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (4.175:4.175:4.175))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (3.623:3.623:3.623))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (3.623:3.623:3.623))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (4.175:4.175:4.175))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (5.101:5.101:5.101))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.636:4.636:4.636))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (5.197:5.197:5.197))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (2.768:2.768:2.768))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (2.768:2.768:2.768))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (3.696:3.696:3.696))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_965.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\ADC\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_F2\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_F1\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Reset\(0\)_PAD Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flag\(0\)_PAD Flag\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Buzzer\(0\)_PAD Buzzer\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_RB\(0\)_PAD Phase_RB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_RA\(0\)_PAD Phase_RA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_LB\(0\)_PAD Phase_LB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_LA\(0\)_PAD Phase_LA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\).pad_out M2_Forward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\)_PAD M2_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\).pad_out M2_Backward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\)_PAD M2_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\).pad_out M1_Forward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\)_PAD M1_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\).pad_out M1_Backward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\)_PAD M1_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_L\(0\)_PAD Echo_L\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_L\(0\)_PAD Trigger_L\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_F2\(0\)_PAD Echo_F2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_F2\(0\)_PAD Trigger_F2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_F1\(0\)_PAD Echo_F1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_F1\(0\)_PAD Trigger_F1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\).pad_out Grip_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\)_PAD Grip_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Blue\(0\)_PAD LED_Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Green\(0\)_PAD LED_Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Red\(0\)_PAD LED_Red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_R\(0\)_PAD Trigger_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_R\(0\)_PAD Echo_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_bumper\(0\)_PAD Left_bumper\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_bumper\(0\)_PAD Right_bumper\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\).pad_out Lift_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\)_PAD Lift_Servo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
