/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Synaptics AS370 clock gate IDs and src IDs
 *
 * Copyright (C) 2019 Synaptics Incorporated
 *
 * Author: Shaojun Feng <Shaojun.Feng@synaptics.com>
 */

/* gate clks */
#define CLK_TSPSYS		0
#define CLK_USB0CORE		1
#define CLK_SDIOSYS		2
#define CLK_PCIE0SYS		3
#define CLK_PCIE1SYS		4
#define CLK_NFCSYS		5
#define CLK_EMMCSYS		6
#define CLK_PBRIDGECORE		7

/* source */
#define SRC_APLL0_CLKO1		0
#define SRC_APLL1_CLKO1		1
#define SRC_MEMPLL_CLKO1	2
#define SRC_SYSPLL_CLKO1	4

#define SRC_SYSPLL			8

