# Goldcrest-Risc-V

Five Stage Risc-V Core in Verilog
![fivestage](https://github.com/user-attachments/assets/bf033740-9273-4153-aca3-1f550076088b)

Data Hazards were handled with forwarding.
![hazardunit](https://github.com/user-attachments/assets/57875007-de21-4390-b0ce-73457e3aa6d1)

Control Hazards were handled with flush and stall.
