
;; Function LL_ADC_CommonDeInit (LL_ADC_CommonDeInit, funcdef_no=371, decl_uid=9964, cgraph_uid=375, symbol_order=374)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_ADC_CommonDeInit

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 42
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r123={1d,1u} r124={1d,4u} r128={1d,4u} r133={1d,1u} 
;;    total ref usage 80{39d,41u,0e} in 44{44 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 133
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 119 120 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 119 120 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u38(0){ }u39(7){ }u40(13){ }u41(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 91 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 63 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 28 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 51 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 90 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:51800 VFP_LO_REGS:51800 ALL_REGS:51800 MEM:31500
  r124 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22200 VFP_LO_REGS:22200 ALL_REGS:22200 MEM:13500
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r120 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r119 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r118 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r117 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r124 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r119 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r118 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r117 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 90 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r123=0x50000300                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  90 r133=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 cc=cmp(r133,r123)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0x2000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r124=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 r115=[r124+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 r116=r115|0x2000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 [r124+0x2c]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 loc 0x2000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  27 r113=[r124+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  28 r114=r113&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  30 [r124+0x2c]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  91 pc=L54                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 91

;;   ======================================================
;;   -- basic block 4 from 35 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 loc 0x4000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r128=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r119=[r128+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r120=r119|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 [r128+0x2c]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  46 loc 0x4000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  50 r117=[r128+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  51 r118=r117&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  53 [r128+0x2c]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 35
;;   new tail = 53

;;   ======================================================
;;   -- basic block 5 from 56 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 56
;;   new tail = 64


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r123={1d,1u} r124={1d,4u} r128={1d,4u} r133={1d,1u} 
;;    total ref usage 80{39d,41u,0e} in 44{44 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":660:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:3 -1
     (nil))
(insn 8 7 90 2 (set (reg:SI 123)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 8 9 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(insn 9 90 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg:SI 123)
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (reg:SI 115 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 3 (set (reg:SI 116 [ _7 ])
        (ior:SI (reg:SI 115 [ _6 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(insn 20 18 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 116 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _7 ])
        (nil)))
(debug_insn 21 20 22 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 113 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 114 [ _5 ])
        (and:SI (reg:SI 113 [ _4 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _4 ])
        (nil)))
(insn 30 28 91 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 114 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
            (nil))))
(jump_insn 91 30 92 3 (set (pc)
        (label_ref 54)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":626:1 284 {*arm_jump}
     (nil)
 -> 54)
(barrier 92 91 33)
(code_label 33 92 34 4 2 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 128)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 119 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 4 (set (reg:SI 120 [ _11 ])
        (ior:SI (reg:SI 119 [ _10 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _10 ])
        (nil)))
(insn 43 41 44 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 120 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(debug_insn 44 43 45 4 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 46 45 47 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 50 48 51 4 (set (reg:SI 117 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 53 4 (set (reg:SI 118 [ _9 ])
        (and:SI (reg:SI 117 [ _8 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _8 ])
        (nil)))
(insn 53 51 54 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 118 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_DEAD (reg:SI 118 [ _9 ])
            (nil))))
(code_label 54 53 55 5 3 (nil) [1 uses])
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 58 57 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":681:3 -1
     (nil))
(insn 63 58 64 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 96 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 -1
     (nil))
(note 96 64 0 NOTE_INSN_DELETED)

;; Function LL_ADC_CommonInit (LL_ADC_CommonInit, funcdef_no=372, decl_uid=9967, cgraph_uid=376, symbol_order=375)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


LL_ADC_CommonInit

Dataflow summary:
def_info->table_size = 70, use_info->table_size = 98
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} r102={1d,10u} r103={1d,9u} r113={1d,3u} r117={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={2d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r138={3d,2u} r139={1d,5u,1e} r140={1d,5u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={2d,2u} r166={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 164{70d,93u,1e} in 86{86 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 139 140 141 168 169
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 139 140 141 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 131 132 142 143 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 127 131 132 142 143 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 133 134 135 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 127 133 134 135 148 149 150 151 152 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140

( 4 3 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
;; live  gen 	 113
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  def 	 117 122 138 157 158 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  gen 	 117 122 138 157 158 159 160 161 162 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; lr  def 	 123 126 138 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
;; live  gen 	 123 126 138 165 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 5 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 9 7 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(0){ }u95(7){ }u96(13){ }u97(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 118 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 60 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 71 to worklist
  Adding insn 76 to worklist
  Adding insn 120 to worklist
  Adding insn 89 to worklist
  Adding insn 79 to worklist
  Adding insn 122 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 110 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 109 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 6 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 5 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 139 140
  Adding insn 73 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 7 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 139 140
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 47 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 3 to worklist
  Adding insn 117 to worklist
  Adding insn 2 to worklist
  Adding insn 116 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r169 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r166 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r165 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8750
  r163 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r162 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r160 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r157 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8750
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r150 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20300 VFP_LO_REGS:20300 ALL_REGS:20300 MEM:10500
  r149 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20300 VFP_LO_REGS:20300 ALL_REGS:20300 MEM:10500
  r148 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20300 VFP_LO_REGS:20300 ALL_REGS:20300 MEM:10500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r143 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:8700 VFP_LO_REGS:8700 ALL_REGS:8700 MEM:4500
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8700 VFP_LO_REGS:8700 ALL_REGS:8700 MEM:4500
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32500 VFP_LO_REGS:32500 ALL_REGS:32500 MEM:16000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28000 VFP_LO_REGS:28000 ALL_REGS:28000 MEM:14000
  r135 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r134 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r133 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r132 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r131 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:21250 VFP_LO_REGS:21250 ALL_REGS:21250 MEM:12750


Pass 1 for finding pseudo/allocno costs

    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r169 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r166 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r165 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r163 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r162 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r160 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r157 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r150 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r149 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r148 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r143 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r135 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r134 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r133 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r132 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r131 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000

;;   ======================================================
;;   -- basic block 2 from 116 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 r168=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 r141=0x50000300                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 117 r169=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r139=r168                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r140=r169                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 cc=cmp(r139,r141)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 pc={(cc!=0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 10
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 loc 0x50000000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r143=0x50000100                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 r142=0x50000000                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 r132=[r142+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 loc 0x50000100                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 r131=[r143+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  34 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r144=r131|r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  36 r145=~r144                              :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  39 r127=r145&0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 118 pc=L68                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 23
;;   new tail = 118

;;   ======================================================
;;   -- basic block 4 from 44 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 loc 0x50000400                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r148=0x50000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 r149=0x50000500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 r150=0x50000600                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 r135=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 loc 0x50000500                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 r134=[r149+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  56 loc 0x50000600                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  60 r133=[r150+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  61 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  62 r151=r134|r135                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 r152=r151|r133                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r153=~r152                              :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  67 r127=r153&0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 44
;;   new tail = 67

;;   ======================================================
;;   -- basic block 5 from 71 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 {pc={(r127==0)?L115:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 71
;;   new tail = 71

;;   ======================================================
;;   -- basic block 6 from 73 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 r113=[r140+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 {pc={(r113==0)?L92:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 73
;;   new tail = 76

;;   ======================================================
;;   -- basic block 7 from 78 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r117=[r139+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 127 r157=0xffffffffffc030e0                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 128 r157=r117&r157                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  83 r160=[r140]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 r158=r157|r113                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  84 r159=r158|r160                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  85 r162=[r140+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  87 r163=[r140+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  86 r161=r159|r162                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  88 r122=r161|r163                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  89 [r139+0x8]=r122                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i   6 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 120 pc=L101                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 78
;;   new tail = 120

;;   ======================================================
;;   -- basic block 8 from 94 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r123=[r139+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 124 r165=0xffffffffffc030e0                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  98 r166=[r140]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 125 r165=r123&r165                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  99 r126=r165|r166                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 [r139+0x8]=r126                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   5 r138=r113                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 122 pc=L101                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 94
;;   new tail = 122

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r138=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 103 to 110 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 loc r138#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r0=r138                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 103
;;   new tail = 110


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} r102={1d,10u} r103={1d,9u} r113={1d,3u} r117={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={2d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r138={3d,2u} r139={1d,5u,1e} r140={1d,5u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={2d,2u} r166={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 164{70d,93u,1e} in 86{86 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":704:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":705:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":708:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":711:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":712:5 -1
     (nil))
(debug_insn 18 17 116 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:3 -1
     (nil))
(insn 116 18 19 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(insn 19 116 117 2 (set (reg:SI 141)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 19 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_CommonInitStruct ])
        (nil)))
(insn 2 117 3 2 (set (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 3 2 20 2 (set (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 20 3 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 1342178048 [0x50000300]))
            (nil))))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 42)
(note 22 21 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 22 23 3 NOTE_INSN_DELETED)
(debug_insn 23 38 24 3 (var_location:SI ADCx (const_int 1342177280 [0x50000000])) -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 25 24 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 32 25 26 3 (set (reg/f:SI 143)
        (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 32 27 3 (set (reg/f:SI 142)
        (const_int 1342177280 [0x50000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 132 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177280B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(debug_insn 28 27 29 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI ADCx (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 31 30 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 33 31 34 3 (set (reg:SI 131 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177536B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))
(debug_insn 34 33 35 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 35 34 36 3 (set (reg:SI 144)
        (ior:SI (reg:SI 131 [ _32 ])
            (reg:SI 132 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _33 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _32 ])
            (nil))))
(insn 36 35 39 3 (set (reg:SI 145)
        (not:SI (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 39 36 118 3 (set (reg:SI 127 [ iftmp.0_20 ])
        (and:SI (reg:SI 145)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 118 39 119 3 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 119 118 42)
(code_label 42 119 43 4 9 (nil) [1 uses])
(note 43 42 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 66 43 44 4 NOTE_INSN_DELETED)
(debug_insn 44 66 45 4 (var_location:SI ADCx (const_int 1342178304 [0x50000400])) -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 47 46 53 4 (set (reg/f:SI 148)
        (const_int 1342178304 [0x50000400])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 47 59 4 (set (reg/f:SI 149)
        (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 53 48 4 (set (reg/f:SI 150)
        (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 59 49 4 (set (reg:SI 135 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178304B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(debug_insn 49 48 50 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI ADCx (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 52 51 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 54 52 55 4 (set (reg:SI 134 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178560B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(debug_insn 55 54 56 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:SI ADCx (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 58 57 60 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 60 58 61 4 (set (reg:SI 133 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178816B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(debug_insn 61 60 62 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 151)
        (ior:SI (reg:SI 134 [ _35 ])
            (reg:SI 135 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 134 [ _35 ])
            (nil))))
(insn 63 62 64 4 (set (reg:SI 152)
        (ior:SI (reg:SI 151)
            (reg:SI 133 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 133 [ _34 ])
            (nil))))
(insn 64 63 67 4 (set (reg:SI 153)
        (not:SI (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 67 64 68 4 (set (reg:SI 127 [ iftmp.0_20 ])
        (and:SI (reg:SI 153)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(code_label 68 67 69 5 10 (nil) [1 uses])
(note 69 68 70 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 70 69 71 5 NOTE_INSN_DELETED)
(jump_insn 71 70 72 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 127 [ iftmp.0_20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 115)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 127 [ iftmp.0_20 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 115)
(note 72 71 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 75 72 73 6 NOTE_INSN_DELETED)
(insn 73 75 74 6 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_24(D)->Multimode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:5 -1
     (nil))
(jump_insn 76 74 77 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 92)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 92)
(note 77 76 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 80 77 78 7 NOTE_INSN_DELETED)
(debug_insn 78 80 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 -1
     (nil))
(insn 79 78 127 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 79 128 7 (set (reg:SI 157)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 83 7 (set (reg:SI 157)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 83 128 82 7 (set (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 83 84 7 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 84 82 85 7 (set (reg:SI 159)
        (ior:SI (reg:SI 158)
            (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 85 84 87 7 (set (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_24(D)->MultiDMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 86 7 (set (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 86 87 88 7 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 88 86 89 7 (set (reg:SI 122 [ _14 ])
        (ior:SI (reg:SI 161)
            (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 89 88 6 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(insn 6 89 120 7 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 120 6 121 7 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 121 120 92)
(code_label 92 121 93 8 12 (nil) [1 uses])
(note 93 92 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 93 94 8 NOTE_INSN_DELETED)
(debug_insn 94 96 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 -1
     (nil))
(insn 95 94 124 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 95 98 8 (set (reg:SI 165)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 124 125 8 (set (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 125 98 99 8 (set (reg:SI 165)
        (and:SI (reg:SI 123 [ _15 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 99 125 100 8 (set (reg:SI 126 [ _18 ])
        (ior:SI (reg:SI 165)
            (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 100 99 5 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(insn 5 100 122 8 (set (reg/v:SI 138 [ <retval> ])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 122 5 123 8 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 123 122 115)
(code_label 115 123 114 9 13 (nil) [1 uses])
(note 114 115 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 101 9 (set (reg/v:SI 138 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":769:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 7 102 10 11 (nil) [2 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (var_location:QI status (subreg:QI (reg/v:SI 138 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 104 103 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":772:3 -1
     (nil))
(insn 109 104 110 10 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ <retval> ])
        (nil)))
(insn 110 109 135 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 -1
     (nil))
(note 135 110 0 NOTE_INSN_DELETED)

;; Function LL_ADC_CommonStructInit (LL_ADC_CommonStructInit, funcdef_no=373, decl_uid=9969, cgraph_uid=377, symbol_order=376)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r115 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 20 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r115=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r114=0x20000                            :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 [r113+0x8]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_CommonStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,1u} r115={1d,3u} r118={1d,1u} 
;;    total ref usage 46{29d,17u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_CommonInitStruct ])
        (nil)))
(insn 2 20 10 2 (set (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 10 2 7 2 (set (reg:SI 115)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg:SI 114)
        (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_2(D)->CommonClock+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_2(D)->Multimode+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_2(D)->MultiDMATransfer+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_2(D)->MultiTwoSamplingDelay+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:47 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)

;; Function LL_ADC_DeInit (LL_ADC_DeInit, funcdef_no=374, decl_uid=9971, cgraph_uid=378, symbol_order=377)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 35 count 27 (  1.1)


LL_ADC_DeInit

Dataflow summary:
def_info->table_size = 158, use_info->table_size = 353
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,9u} r102={1d,33u} r103={1d,23u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={2d,2u} r123={1d,1u} r124={2d,2u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u,1e} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={2d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={2d,2u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} r154={2d,2u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={2d,2u} r175={1d,2u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,2u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d} r208={5d,3u} r209={1d,87u} r210={1d,1u} r211={1d,1u} r214={2d,2u} r218={2d,2u} r220={1d,1u} r222={1d,1u} r223={2d,2u} r225={2d,2u} r227={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,2u} r244={1d,1u} r245={1d,4u} r249={1d,3u} r254={1d,1u} 
;;    total ref usage 487{152d,322u,13e} in 304{304 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d35(102){ }d36(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 19 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 209 210 211 254
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 175 209 210 211 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 177 179 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 177 179 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 183 185 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 183 185 214
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 5 3 4 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 186 188 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 186 188 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 192 194 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 192 194 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 8 6 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 12 23 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 113 114 115
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 10 9 )->[11]->( 23 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 11 )->[12]->( 10 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 195 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 100 [cc] 195 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 10 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u122(7){ }u123(13){ }u124(102){ }u125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 14 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 199 201 202 204 223 225 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 199 201 202 204 223 225 227
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 15 17 )->[16]->( 17 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 100 [cc] 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 16 )->[17]->( 18 16 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 116 117 118
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 17 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u169(7){ }u170(13){ }u171(102){ }u172(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 2 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 16 19 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209

( 20 )->[21]->( 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 121 122 123 124 125 126 127 128 129 131 132 133 134 135 136 137 138 140 141 143 144 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 232 233 234 235 236 238 239 241 244 245 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
;; live  gen 	 121 122 123 124 125 126 127 128 129 131 132 133 134 135 136 137 138 140 141 143 144 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 232 233 234 235 236 238 239 241 244 245 249
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208

( 20 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u333(7){ }u334(13){ }u335(102){ }u336(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208

( 11 )->[23]->( 10 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u337(7){ }u338(13){ }u339(102){ }u340(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  gen 	 207
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209

( 21 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u343(7){ }u344(13){ }u345(102){ }u346(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u349(0){ }u350(7){ }u351(13){ }u352(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 390 to worklist
  Adding insn 117 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 392 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
  Adding insn 171 to worklist
  Adding insn 164 to worklist
  Adding insn 160 to worklist
  Adding insn 189 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 394 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 397 to worklist
  Adding insn 333 to worklist
  Adding insn 330 to worklist
  Adding insn 328 to worklist
  Adding insn 326 to worklist
  Adding insn 324 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 314 to worklist
  Adding insn 311 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 291 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 284 to worklist
  Adding insn 281 to worklist
  Adding insn 279 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
  Adding insn 271 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
  Adding insn 243 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 235 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 228 to worklist
  Adding insn 226 to worklist
  Adding insn 224 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 217 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 399 to worklist
  Adding insn 401 to worklist
  Adding insn 347 to worklist
  Adding insn 352 to worklist
Finished finding needed instructions:
processing block 24 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 351 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
  Adding insn 422 to worklist
  Adding insn 421 to worklist
  Adding insn 327 to worklist
  Adding insn 323 to worklist
  Adding insn 318 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
  Adding insn 308 to worklist
  Adding insn 303 to worklist
  Adding insn 298 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 288 to worklist
  Adding insn 287 to worklist
  Adding insn 417 to worklist
  Adding insn 416 to worklist
  Adding insn 278 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
  Adding insn 413 to worklist
  Adding insn 412 to worklist
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 258 to worklist
  Adding insn 257 to worklist
  Adding insn 411 to worklist
  Adding insn 410 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 246 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 227 to worklist
  Adding insn 223 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
  Adding insn 403 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208
  Adding insn 8 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 208 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 7 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 194 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 188 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 178 to worklist
  Adding insn 174 to worklist
  Adding insn 426 to worklist
  Adding insn 425 to worklist
  Adding insn 163 to worklist
  Adding insn 424 to worklist
  Adding insn 423 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 4 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 125 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 5 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 222
  Adding insn 149 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 139 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 116 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 108 to worklist
  Adding insn 428 to worklist
  Adding insn 427 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 97 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 87 to worklist
  Adding insn 77 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 64 to worklist
  Adding insn 430 to worklist
  Adding insn 429 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 53 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
  Adding insn 43 to worklist
  Adding insn 33 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 208 209
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209 211
  Adding insn 24 to worklist
  Adding insn 14 to worklist
  Adding insn 2 to worklist
  Adding insn 389 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 35 count 30 (  1.2)

Pass 0 for finding pseudo/allocno costs


  r254 costs: LO_REGS:428 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:5350 VFP_LO_REGS:5350 ALL_REGS:5350 MEM:2354
  r249 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6313 VFP_LO_REGS:6313 ALL_REGS:6313 MEM:3745
  r245 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:7918 VFP_LO_REGS:7918 ALL_REGS:7918 MEM:4815
  r244 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r241 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r239 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r238 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r236 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r235 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r234 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r233 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r232 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r227 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r225 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r223 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r222 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10000 VFP_LO_REGS:10000 ALL_REGS:10000 MEM:5250
  r220 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r218 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r214 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r211 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4280 VFP_LO_REGS:4280 ALL_REGS:4280 MEM:2247
  r210 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6206 VFP_LO_REGS:6206 ALL_REGS:6206 MEM:3210
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:141040 VFP_LO_REGS:141040 ALL_REGS:141040 MEM:92814
  r208 costs: LO_REGS:428 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:9076 VFP_LO_REGS:9076 ALL_REGS:9076 MEM:3317
  r207 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r205 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:6060 VFP_LO_REGS:6060 ALL_REGS:6060 MEM:4040
  r204 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r202 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r201 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r199 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r197 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r195 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r194 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r192 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r190 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r189 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r188 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r186 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r185 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r183 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r181 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r180 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r179 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r177 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r175 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r174 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r173 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r172 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r171 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r170 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r169 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r168 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r167 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r166 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r164 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r162 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r161 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r160 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r159 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r158 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r157 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r156 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r155 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r154 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r153 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r152 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r151 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r150 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r149 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r148 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6313 VFP_LO_REGS:6313 ALL_REGS:6313 MEM:3745
  r147 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r146 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r144 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r143 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r141 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r140 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r138 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r137 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r136 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r135 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r134 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r133 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r132 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r131 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r127 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r126 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r124 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r123 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r121 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r119 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r118 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r117 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r116 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r115 costs: LO_REGS:0 HI_REGS:3780 CALLER_SAVE_REGS:3780 EVEN_REG:3780 GENERAL_REGS:3780 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r114 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r113 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900


Pass 1 for finding pseudo/allocno costs

    r254: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r254 costs: GENERAL_REGS:428 VFP_D0_D7_REGS:9630 VFP_LO_REGS:9630 ALL_REGS:6420 MEM:6420
  r249 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r245 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:8025 VFP_LO_REGS:8025 ALL_REGS:8025 MEM:5350
  r244 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r241 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r239 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r238 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r236 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r235 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r234 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r233 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r232 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r227 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r225 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r223 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r222 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11250 VFP_LO_REGS:11250 ALL_REGS:11250 MEM:7500
  r220 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r218 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r214 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r211 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r210 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:142110 VFP_LO_REGS:142110 ALL_REGS:142110 MEM:94740
  r208 costs: GENERAL_REGS:428 VFP_D0_D7_REGS:14235 VFP_LO_REGS:14235 ALL_REGS:11025 MEM:9490
  r207 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r205 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:6060 VFP_LO_REGS:6060 ALL_REGS:6060 MEM:4040
  r204 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r202 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r201 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r199 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r197 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r195 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r194 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r192 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r190 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r189 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r188 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r186 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r185 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r183 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r181 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r180 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r179 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r177 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r175 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r174 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r173 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r172 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r171 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r170 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r169 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r168 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r167 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r166 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r164 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r162 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r161 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r160 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r159 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r158 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r157 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r156 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r155 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r154 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r153 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r152 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r151 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r150 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r149 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r148 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r147 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r146 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r144 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r143 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r141 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r140 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r138 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r137 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r136 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r135 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r134 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r133 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r132 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r131 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r127 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r126 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r124 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r123 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r121 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r119 costs: LO_REGS:0 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:6420 VFP_LO_REGS:6420 ALL_REGS:6420 MEM:4280
  r118 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r117 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r116 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:3030 VFP_LO_REGS:3030 ALL_REGS:3030 MEM:2020
  r115 costs: LO_REGS:0 HI_REGS:3780 CALLER_SAVE_REGS:3780 EVEN_REG:3780 GENERAL_REGS:3780 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r114 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r113 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900

;;   ======================================================
;;   -- basic block 11 from 133 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 142 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 143 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 343 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 344 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 345 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 346 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 r197=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 139 cc=cmp(zxt(r197,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 140 pc={(cc!=0)?L341:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 142
  from 12 to 11
changing bb of uid 143
  from 12 to 11
changing bb of uid 144
  from 12 to 11
changing bb of uid 145
  from 12 to 11
changing bb of uid 343
  from 23 to 11
changing bb of uid 344
  from 23 to 11
changing bb of uid 345
  from 23 to 11
changing bb of uid 346
  from 23 to 11
;;   total time = 3
;;   new head = 133
;;   new tail = 140

;;   ======================================================
;;   -- basic block 23 from 347 to 401 -- before reload
;;   ======================================================

;;	  0--> b  1: i 347 r207=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 401 pc=L147                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 347
;;   new tail = 401

;;   ======================================================
;;   -- basic block 12 from 146 to 150 -- before reload
;;   ======================================================

;;	  0--> b  2: i 146 r195=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 149 {cc=cmp(r195&0x20,0);r222=r195&0x20;}   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i 150 pc={(cc!=0)?L147:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 146
;;   new tail = 150

;;   ======================================================
;;   -- basic block 10 from 122 to 130 -- before reload
;;   ======================================================

;;	  0--> b  3: i 122 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 124 r113=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 125 r114=r113-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  3: i 126 [sfp-0x4]=r114                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  3: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  3: i 128 r115=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  3: i 130 {pc={(r115==0)?L363:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 122
;;   new tail = 130

;;   ======================================================
;;   -- basic block 16 from 182 to 189 -- before reload
;;   ======================================================

;;	  0--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 191 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r205=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 188 cc=cmp(zxt(r205,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 189 pc={(cc==0)?L201:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 191
  from 17 to 16
changing bb of uid 192
  from 17 to 16
;;   total time = 3
;;   new head = 182
;;   new tail = 189

;;   ======================================================
;;   -- basic block 17 from 193 to 200 -- before reload
;;   ======================================================

;;	  0--> b  1: i 193 r116=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 194 r117=r116-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 195 [sfp-0x4]=r117                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  1: i 197 r118=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  1: i 200 {pc={(r118!=0)?L198:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 193
;;   new tail = 200

;;   ======================================================
;;   -- basic block 2 from 389 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 389 r254=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r209=r254                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r210=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 [sfp-0x4]=r210                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 r175=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 {cc=cmp(r175&0x1,0);r211=r175&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 pc={(cc==0)?L358:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 11
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r179=[r209+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 r180=r179&0xfffffffffffff01f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 [r209+0xc]=r180                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  38 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r177=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 cc=cmp(zxt(r177,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  44 pc={(cc==0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 27
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 46 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r181=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 cc=cmp(zxt(r181,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 pc={(cc!=0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 54

;;   ======================================================
;;   -- basic block 5 from 56 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 r183=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 429 r214=r183&0x7fffffff                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 430 r214=r214&0xffffffffffffffc0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  64 r185=r214|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 [r209+0x8]=r185                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 56
;;   new tail = 65

;;   ======================================================
;;   -- basic block 6 from 68 to 88 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r188=[r209+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r189=r188&0xfffffffffffffe03            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  78 [r209+0x4c]=r189                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 r186=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  87 cc=cmp(zxt(r186,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  88 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 68
;;   new tail = 88

;;   ======================================================
;;   -- basic block 7 from 90 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r190=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  97 cc=cmp(zxt(r190,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 90
;;   new tail = 98

;;   ======================================================
;;   -- basic block 8 from 100 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 r192=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 427 r218=r192&0x7fffffff                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 428 r218=r218&0xffffffffffffffc0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 r194=r218|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 109 [r209+0x8]=r194                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 100
;;   new tail = 109

;;   ======================================================
;;   -- basic block 9 from 112 to 390 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 r220=0xf80                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 117 [sfp-0x4]=r220                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 390 pc=L131                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 112
;;   new tail = 390

;;   ======================================================
;;   -- basic block 13 from 5 to 392 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r208=r222                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 392 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 392

;;   ======================================================
;;   -- basic block 14 from 4 to 4 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r208=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 4
;;   new tail = 4

;;   ======================================================
;;   -- basic block 15 from 153 to 180 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 loc r208#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 loc 0x200000                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 r202=[r209+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 r227=0xf80                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 423 r223=r202&0x7fffffff                    :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 424 r223=r223&0xffffffffffdfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 163 r204=r223|0x200000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 164 [r209+0xc]=r204                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 165 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 168 loc r209                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 171 r199=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 425 r225=r199&0x7fffffff                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 426 r225=r225&0xffffffffffffffc0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 174 r201=r225|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 175 [r209+0x8]=r201                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 176 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 179 [sfp-0x4]=r227                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 153
;;   new tail = 180

;;   ======================================================
;;   -- basic block 18 from 7 to 394 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r208=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 394 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 394

;;   ======================================================
;;   -- basic block 19 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r208=r211                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 20 from 203 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 loc r208#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 r119=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 208 cc=cmp(zxt(r119,0x6,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 209 pc={(cc!=0)?L367:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 203
;;   new tail = 209

;;   ======================================================
;;   -- basic block 21 from 211 to 397 -- before reload
;;   ======================================================

;;	  0--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 r121=[r209+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 236 r233=0xfffffffff1fef800                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 403 r122=r121&0xfffffffffffff807            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 404 r122=r122&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 215 [r209+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 216 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 217 r123=[r209]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 241 r234=0xffffffffc0000007                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 405 r124=~r123 0>>0xb                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 406 r124=~r124<<0xb                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 220 [r209]=r124                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 222 r125=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 223 r126=r125&0xffffffffafffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 224 [r209+0x8]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 226 r127=[r209+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 227 r128=r127|0x20000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 228 [r209+0x8]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 229 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 230 r129=[r209+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 231 r232=r129&0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 232 r131=r232|0xffffffff80000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 233 [r209+0xc]=r131                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 235 r132=[r209+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 237 r133=r132&r233                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 238 [r209+0x10]=r133                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 240 r134=[r209+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i 250 r235=0xfffffffff0008000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i 242 r135=r134&r234                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 30--> b  0: i 243 [r209+0x14]=r135                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 244 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i 245 r136=[r209+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 246 r137=r136&0xfffffffff8000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 247 [r209+0x18]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i 249 r138=[r209+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 37--> b  0: i 251 r236=r138&r235                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 410 r140=r236|0xff00000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 411 r140=r140|0xf0000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 254 [r209+0x20]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 255 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i 256 r141=[r209+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 42--> b  0: i 412 r148=0xffffffffe0820830                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i 257 r238=r141&0xffffffffff00ff00            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 44--> b  0: i 258 r143=r238|0xff0000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 259 [r209+0x24]=r143                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 260 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 46--> b  0: i 261 r144=[r209+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 47--> b  0: i 272 r241=0xffffffffe0820820                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 48--> b  0: i 262 r239=r144&0xffffffffff00ff00            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 49--> b  0: i 263 r146=r239|0xff0000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 50--> b  0: i 264 [r209+0x28]=r146                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 50--> b  0: i 265 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 51--> b  0: i 266 r147=[r209+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 413 r148=r147&r148                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 269 [r209+0x30]=r148                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 270 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 55--> b  0: i 271 r149=[r209+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 56--> b  0: i 287 r244=0x4104000                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 57--> b  0: i 273 r150=r149&r241                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 58--> b  0: i 274 [r209+0x34]=r150                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 275 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 59--> b  0: i 276 r151=[r209+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 278 r152=r151&r241                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 62--> b  0: i 279 [r209+0x38]=r152                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 62--> b  0: i 280 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 63--> b  0: i 281 r153=[r209+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 64--> b  0: i 292 r245=0xfff000                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 65--> b  0: i 416 r154=r153&0xfffffffffffff827            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 66--> b  0: i 417 r154=r154&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i 284 [r209+0x3c]=r154                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 67--> b  0: i 285 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i 286 r155=[r209+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 70--> b  0: i 288 r156=r155&r244                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 71--> b  0: i 289 [r209+0x4c]=r156                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 71--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 72--> b  0: i 291 r157=[r209+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 312 r249=0xfffffffffff80000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 74--> b  0: i 293 r158=r157&r245                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 75--> b  0: i 294 [r209+0x60]=r158                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 75--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 76--> b  0: i 296 r159=[r209+0x64]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 78--> b  0: i 298 r160=r159&r245                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 79--> b  0: i 299 [r209+0x64]=r160                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 79--> b  0: i 300 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 80--> b  0: i 301 r161=[r209+0x68]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 82--> b  0: i 303 r162=r161&r245                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 83--> b  0: i 304 [r209+0x68]=r162                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 83--> b  0: i 305 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 84--> b  0: i 306 r163=[r209+0x6c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 86--> b  0: i 308 r164=r163&r245                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 87--> b  0: i 309 [r209+0x6c]=r164                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 87--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 88--> b  0: i 311 r165=[r209+0xa0]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 90--> b  0: i 313 r166=r165&r249                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 91--> b  0: i 314 [r209+0xa0]=r166                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 91--> b  0: i 315 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 92--> b  0: i 316 r167=[r209+0xa4]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 94--> b  0: i 318 r168=r167&r249                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 95--> b  0: i 319 [r209+0xa4]=r168                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 95--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 96--> b  0: i 321 r169=[r209+0xb0]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 98--> b  0: i 323 r170=r169&r249                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 99--> b  0: i 324 [r209+0xb0]=r170                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 99--> b  0: i 325 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	100--> b  0: i 326 r171=[r209+0xb4]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	102--> b  0: i 327 r172=r171&0xffffffffff80ff80            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	103--> b  0: i 328 [r209+0xb4]=r172                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	103--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	104--> b  0: i 330 r173=[r209+0xc0]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	106--> b  0: i 421 r174=r173&0xffffffffffffc03f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	107--> b  0: i 422 r174=r174&0xffffffffffffffc0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	108--> b  0: i 333 [r209+0xc0]=r174                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	109--> b  0: i 397 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 109
;;   new head = 211
;;   new tail = 397

;;   ======================================================
;;   -- basic block 22 from 8 to 399 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r208=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 336 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 399 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 399

;;   ======================================================
;;   -- basic block 24 from 351 to 352 -- before reload
;;   ======================================================

;;	  0--> b  0: i 351 r0=r208                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 352 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 351
;;   new tail = 352


;; Procedure interblock/speculative motions == 10/10 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,9u} r102={1d,33u} r103={1d,23u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={2d,2u} r123={1d,1u} r124={2d,2u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u,1e} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={2d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={2d,2u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} r154={2d,2u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={2d,2u} r175={1d,2u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,2u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d} r208={5d,3u} r209={1d,87u} r210={1d,1u} r211={1d,1u} r214={2d,2u} r218={2d,2u} r220={1d,1u} r222={1d,1u} r223={2d,2u} r225={2d,2u} r227={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,2u} r244={1d,1u} r245={1d,4u} r249={1d,3u} r254={1d,1u} 
;;    total ref usage 487{152d,322u,13e} in 304{304 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 9 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 3 11 2 NOTE_INSN_DELETED)
(debug_insn 11 23 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 -1
     (nil))
(debug_insn 13 12 389 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:3 -1
     (nil))
(insn 389 13 2 2 (set (reg:SI 254)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":815:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 389 14 2 (set (reg/v/f:SI 209 [ ADCx ])
        (reg:SI 254)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":815:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(insn 14 2 15 2 (set (reg:SI 210)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":821:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 175 [ _106 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 24 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:7 -1
     (nil))
(insn 24 22 25 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 175 [ _106 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 211)
                (and:SI (reg:SI 175 [ _106 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 175 [ _106 ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 358)
(note 26 25 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 42 26 27 3 NOTE_INSN_DELETED)
(debug_insn 27 42 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3654:22 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 179 [ _110 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 180 [ _111 ])
        (and:SI (reg:SI 179 [ _110 ])
            (const_int -4065 [0xfffffffffffff01f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _110 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 180 [ _111 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ _111 ])
        (nil)))
(debug_insn 35 34 36 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6851:26 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:3 -1
     (nil))
(insn 41 40 43 3 (set (reg:SI 177 [ _108 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 177 [ _108 ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 177 [ _108 ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 45 44 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 52 47 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(insn 51 50 53 4 (set (reg:SI 181 [ _112 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 181 [ _112 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 181 [ _112 ])
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 55 54 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 62 57 5 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 59 58 60 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6835:22 -1
     (nil))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 -1
     (nil))
(insn 61 60 429 5 (set (reg:SI 183 [ _114 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 429 61 430 5 (set (reg:SI 214)
        (and:SI (reg:SI 183 [ _114 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ _114 ])
        (nil)))
(insn 430 429 64 5 (set (reg:SI 214)
        (and:SI (reg:SI 214)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 90 {*arm_andsi3_insn}
     (nil))
(insn 64 430 65 5 (set (reg:SI 185 [ _116 ])
        (ior:SI (reg:SI 214)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 65 64 66 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 185 [ _116 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185 [ _116 ])
        (nil)))
(code_label 66 65 67 6 21 (nil) [2 uses])
(note 67 66 86 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 86 67 68 6 NOTE_INSN_DELETED)
(debug_insn 68 86 69 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4442:22 -1
     (nil))
(debug_insn 75 74 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 -1
     (nil))
(insn 76 75 77 6 (set (reg:SI 188 [ _119 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 189 [ _120 ])
        (and:SI (reg:SI 188 [ _119 ])
            (const_int -509 [0xfffffffffffffe03]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ _119 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 189 [ _120 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189 [ _120 ])
        (nil)))
(debug_insn 79 78 80 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7076:26 -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:3 -1
     (nil))
(insn 85 84 87 6 (set (reg:SI 186 [ _117 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 186 [ _117 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 186 [ _117 ])
        (nil)))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 89 88 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 96 89 90 7 NOTE_INSN_DELETED)
(debug_insn 90 96 91 7 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 95 94 97 7 (set (reg:SI 190 [ _121 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 190 [ _121 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 190 [ _121 ])
        (nil)))
(jump_insn 98 97 99 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 99 98 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 106 99 100 8 NOTE_INSN_DELETED)
(debug_insn 100 106 101 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 102 101 103 8 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 103 102 104 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7060:22 -1
     (nil))
(debug_insn 104 103 105 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 -1
     (nil))
(insn 105 104 427 8 (set (reg:SI 192 [ _123 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 427 105 428 8 (set (reg:SI 218)
        (and:SI (reg:SI 192 [ _123 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ _123 ])
        (nil)))
(insn 428 427 108 8 (set (reg:SI 218)
        (and:SI (reg:SI 218)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 90 {*arm_andsi3_insn}
     (nil))
(insn 108 428 109 8 (set (reg:SI 194 [ _125 ])
        (ior:SI (reg:SI 218)
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 109 108 110 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 194 [ _125 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194 [ _125 ])
        (nil)))
(code_label 110 109 111 9 22 (nil) [2 uses])
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 113 112 114 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 114 113 115 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:5 -1
     (nil))
(insn 116 115 117 9 (set (reg:SI 220)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 9 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 220)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(debug_insn 118 117 390 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:5 -1
     (nil))
(jump_insn 390 118 391 9 (set (pc)
        (label_ref 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 284 {*arm_jump}
     (nil)
 -> 131)
(barrier 391 390 147)
(code_label 147 391 121 10 26 (nil) [2 uses])
(note 121 147 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 129 121 122 10 NOTE_INSN_DELETED)
(debug_insn 122 129 123 10 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 123 122 124 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:7 -1
     (nil))
(insn 124 123 125 10 (set (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 10 (set (reg:SI 114 [ _2 ])
        (plus:SI (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (nil)))
(insn 126 125 127 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:7 -1
     (nil))
(insn 128 127 130 10 (set (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:30 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 130 128 131 10 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
                        (const_int 0 [0]))
                    (label_ref:SI 363)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 363)
(code_label 131 130 132 11 23 (nil) [1 uses])
(note 132 131 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 138 132 133 11 NOTE_INSN_DELETED)
(debug_insn 133 138 134 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 134 133 135 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 135 134 136 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 136 135 142 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(debug_insn 142 136 143 11 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 143 142 144 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 144 143 145 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 145 144 343 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(debug_insn 343 145 344 11 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 344 343 345 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 345 344 346 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 346 345 137 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 137 346 139 11 (set (reg:SI 197 [ _129 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 137 140 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 197 [ _129 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 197 [ _129 ])
        (nil)))
(jump_insn 140 139 141 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 341)
(note 141 140 148 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 148 141 146 12 NOTE_INSN_DELETED)
(insn 146 148 149 12 (set (reg:SI 195 [ _126 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 146 150 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 195 [ _126 ])
                        (const_int 32 [0x20]))
                    (const_int 0 [0])))
            (set (reg:SI 222)
                (and:SI (reg:SI 195 [ _126 ])
                    (const_int 32 [0x20])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 195 [ _126 ])
        (nil)))
(jump_insn 150 149 359 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 147)
(note 359 150 5 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 5 359 392 13 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 392 5 393 13 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 393 392 363)
(code_label 363 393 362 14 30 (nil) [1 uses])
(note 362 363 4 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 4 362 151 14 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":863:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 151 4 152 15 24 (nil) [1 uses])
(note 152 151 161 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 161 152 172 15 NOTE_INSN_DELETED)
(note 172 161 153 15 NOTE_INSN_DELETED)
(debug_insn 153 172 154 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 154 153 155 15 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 155 154 156 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 156 155 157 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 157 156 158 15 (var_location:SI QueueMode (const_int 2097152 [0x200000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 158 157 159 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4904:22 -1
     (nil))
(debug_insn 159 158 160 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 -1
     (nil))
(insn 160 159 178 15 (set (reg:SI 202 [ _135 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 160 423 15 (set (reg:SI 227)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 423 178 424 15 (set (reg:SI 223)
        (and:SI (reg:SI 202 [ _135 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ _135 ])
        (nil)))
(insn 424 423 163 15 (set (reg:SI 223)
        (and:SI (reg:SI 223)
            (const_int -2097153 [0xffffffffffdfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 90 {*arm_andsi3_insn}
     (nil))
(insn 163 424 164 15 (set (reg:SI 204 [ _137 ])
        (ior:SI (reg:SI 223)
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(insn 164 163 165 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 204 [ _137 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ _137 ])
        (nil)))
(debug_insn 165 164 166 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 166 165 167 15 (var_location:SI QueueMode (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 167 166 168 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 168 167 169 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 169 168 170 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6710:22 -1
     (nil))
(debug_insn 170 169 171 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 -1
     (nil))
(insn 171 170 425 15 (set (reg:SI 199 [ _132 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 425 171 426 15 (set (reg:SI 225)
        (and:SI (reg:SI 199 [ _132 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ _132 ])
        (nil)))
(insn 426 425 174 15 (set (reg:SI 225)
        (and:SI (reg:SI 225)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 90 {*arm_andsi3_insn}
     (nil))
(insn 174 426 175 15 (set (reg:SI 201 [ _134 ])
        (ior:SI (reg:SI 225)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 175 174 176 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 201 [ _134 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201 [ _134 ])
        (nil)))
(debug_insn 176 175 177 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 177 176 179 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:5 -1
     (nil))
(insn 179 177 180 15 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(debug_insn 180 179 198 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:5 -1
     (nil))
(code_label 198 180 181 16 27 (nil) [1 uses])
(note 181 198 187 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 187 181 182 16 NOTE_INSN_DELETED)
(debug_insn 182 187 183 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 183 182 184 16 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 184 183 185 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6740:26 -1
     (nil))
(debug_insn 185 184 191 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:3 -1
     (nil))
(debug_insn 191 185 192 16 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 192 191 186 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:7 -1
     (nil))
(insn 186 192 188 16 (set (reg:SI 205 [ _138 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 186 189 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 205 [ _138 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 205 [ _138 ])
        (nil)))
(jump_insn 189 188 190 16 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 190 189 199 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 199 190 193 17 NOTE_INSN_DELETED)
(insn 193 199 194 17 (set (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 17 (set (reg:SI 117 [ _6 ])
        (plus:SI (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (nil)))
(insn 195 194 196 17 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 196 195 197 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:7 -1
     (nil))
(insn 197 196 200 17 (set (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:30 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 200 197 354 17 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
                        (const_int 0 [0]))
                    (label_ref:SI 198)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 1014686028 (nil))))
 -> 198)
(note 354 200 7 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 7 354 394 18 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":884:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 394 7 395 18 (set (pc)
        (label_ref 201)) 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 395 394 358)
(code_label 358 395 357 19 29 (nil) [1 uses])
(note 357 358 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 357 201 19 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 201 6 202 20 20 (nil) [2 uses])
(note 202 201 207 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 207 202 203 20 NOTE_INSN_DELETED)
(debug_insn 203 207 204 20 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 204 203 205 20 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 205 204 206 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:3 -1
     (nil))
(insn 206 205 208 20 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 206 209 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _8 ])
                (const_int 6 [0x6])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(jump_insn 209 208 210 20 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 367)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 367)
(note 210 209 213 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 213 210 218 21 NOTE_INSN_DELETED)
(note 218 213 252 21 NOTE_INSN_DELETED)
(note 252 218 267 21 NOTE_INSN_DELETED)
(note 267 252 282 21 NOTE_INSN_DELETED)
(note 282 267 331 21 NOTE_INSN_DELETED)
(note 331 282 211 21 NOTE_INSN_DELETED)
(debug_insn 211 331 212 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 -1
     (nil))
(insn 212 211 236 21 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 212 403 21 (set (reg:SI 233)
        (const_int -234948608 [0xfffffffff1fef800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 403 236 404 21 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -2041 [0xfffffffffffff807]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 404 403 215 21 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 122 [ _11 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 90 {*arm_andsi3_insn}
     (nil))
(insn 215 404 216 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 216 215 217 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 -1
     (nil))
(insn 217 216 241 21 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 217 405 21 (set (reg:SI 234)
        (const_int -1073741817 [0xffffffffc0000007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 405 241 406 21 (set (reg:SI 124 [ _13 ])
        (not:SI (lshiftrt:SI (reg:SI 123 [ _12 ])
                (const_int 11 [0xb])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 150 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 406 405 220 21 (set (reg:SI 124 [ _13 ])
        (not:SI (ashift:SI (reg:SI 124 [ _13 ])
                (const_int 11 [0xb])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 150 {*not_shiftsi}
     (nil))
(insn 220 406 221 21 (set (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 221 220 222 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 -1
     (nil))
(insn 222 221 223 21 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 21 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -1342177281 [0xffffffffafffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 224 223 225 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 225 224 226 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 -1
     (nil))
(insn 226 225 227 21 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 21 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 228 227 229 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(debug_insn 229 228 230 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 -1
     (nil))
(insn 230 229 231 21 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 21 (set (reg:SI 232)
        (and:SI (reg:SI 129 [ _18 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 232 231 233 21 (set (reg:SI 131 [ _20 ])
        (ior:SI (reg:SI 232)
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(insn 233 232 234 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 131 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
        (nil)))
(debug_insn 234 233 235 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 -1
     (nil))
(insn 235 234 237 21 (set (reg:SI 132 [ _21 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 235 238 21 (set (reg:SI 133 [ _22 ])
        (and:SI (reg:SI 132 [ _21 ])
            (reg:SI 233))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg:SI 132 [ _21 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 132 [ _21 ])
                    (const_int -234948608 [0xfffffffff1fef800]))
                (nil)))))
(insn 238 237 239 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])
        (reg:SI 133 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(debug_insn 239 238 240 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 -1
     (nil))
(insn 240 239 250 21 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 240 242 21 (set (reg:SI 235)
        (const_int -268402688 [0xfffffffff0008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 250 243 21 (set (reg:SI 135 [ _24 ])
        (and:SI (reg:SI 134 [ _23 ])
            (reg:SI 234))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ _23 ])
                    (const_int -1073741817 [0xffffffffc0000007]))
                (nil)))))
(insn 243 242 244 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])
        (reg:SI 135 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _24 ])
        (nil)))
(debug_insn 244 243 245 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 -1
     (nil))
(insn 245 244 246 21 (set (reg:SI 136 [ _25 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 21 (set (reg:SI 137 [ _26 ])
        (and:SI (reg:SI 136 [ _25 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _25 ])
        (nil)))
(insn 247 246 248 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])
        (reg:SI 137 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _26 ])
        (nil)))
(debug_insn 248 247 249 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 -1
     (nil))
(insn 249 248 251 21 (set (reg:SI 138 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 249 410 21 (set (reg:SI 236)
        (and:SI (reg:SI 138 [ _27 ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 138 [ _27 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _27 ])
                    (const_int -268402688 [0xfffffffff0008000]))
                (nil)))))
(insn 410 251 411 21 (set (reg:SI 140 [ _29 ])
        (ior:SI (reg:SI 236)
            (const_int 267386880 [0xff00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 411 410 254 21 (set (reg:SI 140 [ _29 ])
        (ior:SI (reg:SI 140 [ _29 ])
            (const_int 983040 [0xf0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 106 {*iorsi3_insn}
     (nil))
(insn 254 411 255 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])
        (reg:SI 140 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _29 ])
        (nil)))
(debug_insn 255 254 256 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 -1
     (nil))
(insn 256 255 412 21 (set (reg:SI 141 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 412 256 257 21 (set (reg:SI 148 [ _37 ])
        (const_int -528349136 [0xffffffffe0820830])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 412 258 21 (set (reg:SI 238)
        (and:SI (reg:SI 141 [ _30 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
        (nil)))
(insn 258 257 259 21 (set (reg:SI 143 [ _32 ])
        (ior:SI (reg:SI 238)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 259 258 260 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])
        (reg:SI 143 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _32 ])
        (nil)))
(debug_insn 260 259 261 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 -1
     (nil))
(insn 261 260 272 21 (set (reg:SI 144 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 261 262 21 (set (reg:SI 241)
        (const_int -528349152 [0xffffffffe0820820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 272 263 21 (set (reg:SI 239)
        (and:SI (reg:SI 144 [ _33 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _33 ])
        (nil)))
(insn 263 262 264 21 (set (reg:SI 146 [ _35 ])
        (ior:SI (reg:SI 239)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(insn 264 263 265 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])
        (reg:SI 146 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _35 ])
        (nil)))
(debug_insn 265 264 266 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 -1
     (nil))
(insn 266 265 413 21 (set (reg:SI 147 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 413 266 269 21 (set (reg:SI 148 [ _37 ])
        (and:SI (reg:SI 147 [ _36 ])
            (reg:SI 148 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _36 ])
        (nil)))
(insn 269 413 270 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])
        (reg:SI 148 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _37 ])
        (nil)))
(debug_insn 270 269 271 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 -1
     (nil))
(insn 271 270 287 21 (set (reg:SI 149 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 271 273 21 (set (reg:SI 244)
        (const_int 68173824 [0x4104000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 287 274 21 (set (reg:SI 150 [ _39 ])
        (and:SI (reg:SI 149 [ _38 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _38 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ _38 ])
                (const_int -528349152 [0xffffffffe0820820]))
            (nil))))
(insn 274 273 275 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])
        (reg:SI 150 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _39 ])
        (nil)))
(debug_insn 275 274 276 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 -1
     (nil))
(insn 276 275 278 21 (set (reg:SI 151 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 276 279 21 (set (reg:SI 152 [ _41 ])
        (and:SI (reg:SI 151 [ _40 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 151 [ _40 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ _40 ])
                    (const_int -528349152 [0xffffffffe0820820]))
                (nil)))))
(insn 279 278 280 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])
        (reg:SI 152 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _41 ])
        (nil)))
(debug_insn 280 279 281 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 -1
     (nil))
(insn 281 280 292 21 (set (reg:SI 153 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 281 416 21 (set (reg:SI 245)
        (const_int 16773120 [0xfff000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 416 292 417 21 (set (reg:SI 154 [ _43 ])
        (and:SI (reg:SI 153 [ _42 ])
            (const_int -2009 [0xfffffffffffff827]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _42 ])
        (nil)))
(insn 417 416 284 21 (set (reg:SI 154 [ _43 ])
        (and:SI (reg:SI 154 [ _43 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 90 {*arm_andsi3_insn}
     (nil))
(insn 284 417 285 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])
        (reg:SI 154 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ _43 ])
        (nil)))
(debug_insn 285 284 286 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 -1
     (nil))
(insn 286 285 288 21 (set (reg:SI 155 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 286 289 21 (set (reg:SI 156 [ _45 ])
        (and:SI (reg:SI 155 [ _44 ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (expr_list:REG_DEAD (reg:SI 155 [ _44 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ _44 ])
                    (const_int 68173824 [0x4104000]))
                (nil)))))
(insn 289 288 290 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 156 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _45 ])
        (nil)))
(debug_insn 290 289 291 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 -1
     (nil))
(insn 291 290 312 21 (set (reg:SI 157 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 291 293 21 (set (reg:SI 249)
        (const_int -524288 [0xfffffffffff80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 312 294 21 (set (reg:SI 158 [ _47 ])
        (and:SI (reg:SI 157 [ _46 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _46 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ _46 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 294 293 295 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])
        (reg:SI 158 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _47 ])
        (nil)))
(debug_insn 295 294 296 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 -1
     (nil))
(insn 296 295 298 21 (set (reg:SI 159 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 296 299 21 (set (reg:SI 160 [ _49 ])
        (and:SI (reg:SI 159 [ _48 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _48 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 159 [ _48 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 299 298 300 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])
        (reg:SI 160 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _49 ])
        (nil)))
(debug_insn 300 299 301 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 -1
     (nil))
(insn 301 300 303 21 (set (reg:SI 161 [ _50 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 301 304 21 (set (reg:SI 162 [ _51 ])
        (and:SI (reg:SI 161 [ _50 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _50 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 161 [ _50 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 304 303 305 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])
        (reg:SI 162 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162 [ _51 ])
        (nil)))
(debug_insn 305 304 306 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 -1
     (nil))
(insn 306 305 308 21 (set (reg:SI 163 [ _52 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 306 309 21 (set (reg:SI 164 [ _53 ])
        (and:SI (reg:SI 163 [ _52 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 163 [ _52 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ _52 ])
                    (const_int 16773120 [0xfff000]))
                (nil)))))
(insn 309 308 310 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])
        (reg:SI 164 [ _53 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164 [ _53 ])
        (nil)))
(debug_insn 310 309 311 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 -1
     (nil))
(insn 311 310 313 21 (set (reg:SI 165 [ _54 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 311 314 21 (set (reg:SI 166 [ _55 ])
        (and:SI (reg:SI 165 [ _54 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _54 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ _54 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 314 313 315 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])
        (reg:SI 166 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ _55 ])
        (nil)))
(debug_insn 315 314 316 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 -1
     (nil))
(insn 316 315 318 21 (set (reg:SI 167 [ _56 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 318 316 319 21 (set (reg:SI 168 [ _57 ])
        (and:SI (reg:SI 167 [ _56 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _56 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ _56 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 319 318 320 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])
        (reg:SI 168 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _57 ])
        (nil)))
(debug_insn 320 319 321 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 -1
     (nil))
(insn 321 320 323 21 (set (reg:SI 169 [ _58 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 321 324 21 (set (reg:SI 170 [ _59 ])
        (and:SI (reg:SI 169 [ _58 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg:SI 169 [ _58 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 169 [ _58 ])
                    (const_int -524288 [0xfffffffffff80000]))
                (nil)))))
(insn 324 323 325 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])
        (reg:SI 170 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _59 ])
        (nil)))
(debug_insn 325 324 326 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 -1
     (nil))
(insn 326 325 327 21 (set (reg:SI 171 [ _60 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 328 21 (set (reg:SI 172 [ _61 ])
        (and:SI (reg:SI 171 [ _60 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _60 ])
        (nil)))
(insn 328 327 329 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])
        (reg:SI 172 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _61 ])
        (nil)))
(debug_insn 329 328 330 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 -1
     (nil))
(insn 330 329 421 21 (set (reg:SI 173 [ _62 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 421 330 422 21 (set (reg:SI 174 [ _63 ])
        (and:SI (reg:SI 173 [ _62 ])
            (const_int -16321 [0xffffffffffffc03f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _62 ])
        (nil)))
(insn 422 421 333 21 (set (reg:SI 174 [ _63 ])
        (and:SI (reg:SI 174 [ _63 ])
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 90 {*arm_andsi3_insn}
     (nil))
(insn 333 422 397 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])
        (reg:SI 174 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 209 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 174 [ _63 ])
            (nil))))
(jump_insn 397 333 398 21 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 398 397 367)
(code_label 367 398 366 22 31 (nil) [1 uses])
(note 366 367 8 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 8 366 336 22 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1055:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 336 8 337 22 (var_location:QI status (const_int 1 [0x1])) -1
     (nil))
(debug_insn 337 336 399 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1058:3 -1
     (nil))
(jump_insn 399 337 400 22 (set (pc)
        (label_ref 396)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1058:10 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 400 399 341)
(code_label 341 400 342 23 25 (nil) [1 uses])
(note 342 341 347 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 347 342 401 23 (set (reg:SI 207 [ _155 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 207 [ _155 ])
        (nil)))
(jump_insn 401 347 402 23 (set (pc)
        (label_ref 147)) 284 {*arm_jump}
     (nil)
 -> 147)
(barrier 402 401 396)
(code_label 396 402 353 24 42 (nil) [2 uses])
(note 353 396 351 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 351 353 352 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 208 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 208 [ <retval> ])
        (nil)))
(insn 352 351 431 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 -1
     (nil))
(note 431 352 0 NOTE_INSN_DELETED)

;; Function LL_ADC_Init (LL_ADC_Init, funcdef_no=375, decl_uid=9974, cgraph_uid=379, symbol_order=378)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_ADC_Init

Dataflow summary:
def_info->table_size = 42, use_info->table_size = 46
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r120={1d,1u} r121={1d,2u} r123={2d,2u} r124={1d,4u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 91{44d,47u,0e} in 36{36 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 124 125 126 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 124 125 126 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; lr  def 	 113 120 123 127 128 129 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
;; live  gen 	 113 120 123 127 128 129 130 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(0){ }u43(7){ }u44(13){ }u45(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 53 to worklist
  Adding insn 35 to worklist
  Adding insn 26 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 44 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 5 to worklist
  Adding insn 34 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126
  Adding insn 22 to worklist
  Adding insn 3 to worklist
  Adding insn 52 to worklist
  Adding insn 2 to worklist
  Adding insn 51 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r136 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r135 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20000 VFP_LO_REGS:20000 ALL_REGS:20000 MEM:10500
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32500 VFP_LO_REGS:32500 ALL_REGS:32500 MEM:16000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27000 VFP_LO_REGS:27000 ALL_REGS:27000 MEM:13000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000


Pass 1 for finding pseudo/allocno costs

    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r136 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r135 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000

;;   ======================================================
;;   -- basic block 2 from 51 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r135=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r124=r135                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 r136=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r121=[r124+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r125=r136                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 {cc=cmp(r121&0x1,0);r126=r121&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 pc={(cc!=0)?L50:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 25 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r113=[r124+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 r128=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r132=r113&0xffffffffffff3fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 r132=r132&0xffffffffffffffe7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   5 r123=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 r129=[r125+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  29 r127=r128|r129                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 r131=[r125+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  31 r130=r127|r131                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  34 r120=r130|r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  35 [r124+0xc]=r120                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  53 pc=L36                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 25
;;   new tail = 53

;;   ======================================================
;;   -- basic block 4 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 5 from 38 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 38
;;   new tail = 45


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r120={1d,1u} r121={1d,2u} r123={2d,2u} r124={1d,4u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 91{44d,47u,0e} in 36{36 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 21 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1099:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1101:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1102:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1103:3 -1
     (nil))
(debug_insn 15 14 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(insn 51 15 2 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 51 16 2 (set (reg/v/f:SI 124 [ ADCx ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 16 2 17 2 (var_location:SI ADCx (reg/v/f:SI 124 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 18 17 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 52 18 19 2 (set (reg:SI 136)
        (reg:SI 1 r1 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_InitStruct ])
        (nil)))
(insn 19 52 20 2 (set (reg:SI 121 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_12(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 3 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:7 -1
     (nil))
(insn 3 20 22 2 (set (reg/v/f:SI 125 [ ADC_InitStruct ])
        (reg:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 22 3 23 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _15 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 126)
                (and:SI (reg:SI 121 [ _15 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 121 [ _15 ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 50)
(note 24 23 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 24 25 3 NOTE_INSN_DELETED)
(debug_insn 25 32 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 55 3 (set (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
        (mem:SI (reg/v/f:SI 125 [ ADC_InitStruct ]) [1 ADC_InitStruct_13(D)->Resolution+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 27 56 3 (set (reg:SI 132)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -49153 [0xffffffffffff3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 56 55 5 3 (set (reg:SI 132)
        (and:SI (reg:SI 132)
            (const_int -25 [0xffffffffffffffe7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 90 {*arm_andsi3_insn}
     (nil))
(insn 5 56 28 3 (set (reg/v:SI 123 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 28 5 29 3 (set (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_13(D)->DataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 127)
        (ior:SI (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (expr_list:REG_DEAD (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (nil))))
(insn 30 29 31 3 (set (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_13(D)->LowPowerMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ ADC_InitStruct ])
        (nil)))
(insn 31 30 34 3 (set (reg:SI 130)
        (ior:SI (reg:SI 127)
            (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (expr_list:REG_DEAD (reg:SI 127)
            (nil))))
(insn 34 31 35 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 130)
            (reg:SI 132))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 130)
            (nil))))
(insn 35 34 53 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(jump_insn 53 35 54 3 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 54 53 50)
(code_label 50 54 49 4 51 (nil) [1 uses])
(note 49 50 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 49 36 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1128:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 36 6 37 5 50 (nil) [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 39 38 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1131:3 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 45 44 57 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 -1
     (nil))
(note 57 45 0 NOTE_INSN_DELETED)

;; Function LL_ADC_StructInit (LL_ADC_StructInit, funcdef_no=376, decl_uid=9976, cgraph_uid=380, symbol_order=379)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000


Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 17 to 14 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r117                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 14


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r114={1d,3u} r117={1d,1u} 
;;    total ref usage 43{28d,15u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:3 -1
     (nil))
(insn 17 6 2 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1141:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_InitStruct ])
        (nil)))
(insn 2 17 7 2 (set (reg/v/f:SI 113 [ ADC_InitStruct ])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1141:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_InitStruct ]) [1 ADC_InitStruct_2(D)->Resolution+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_2(D)->DataAlignment+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:3 -1
     (nil))
(insn 14 12 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_2(D)->LowPowerMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_InitStruct ])
            (nil))))
(note 18 14 0 NOTE_INSN_DELETED)

;; Function LL_ADC_REG_Init (LL_ADC_REG_Init, funcdef_no=377, decl_uid=9979, cgraph_uid=381, symbol_order=380)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


LL_ADC_REG_Init

Dataflow summary:
def_info->table_size = 62, use_info->table_size = 92
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r141={2d,2u} r142={1d,9u} r143={1d,11u} r146={2d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 153{63d,90u,0e} in 74{74 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 129 142 143 167 168
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 129 142 143 167 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 113
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 114 121 146 147 148 149 150 151 152 153 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	 114 121 146 147 148 149 150 151 152 153 154 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 122 128 157 158 159 160 161 162 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	 122 128 157 158 159 160 161 162 163 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142

( 5 4 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  def 	 131 133 141 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; live  gen 	 131 133 141 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u88(0){ }u89(7){ }u90(13){ }u91(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 34 to worklist
  Adding insn 98 to worklist
  Adding insn 50 to worklist
  Adding insn 37 to worklist
  Adding insn 67 to worklist
  Adding insn 56 to worklist
  Adding insn 100 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 90 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 89 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 5 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
  Adding insn 31 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 28 to worklist
  Adding insn 3 to worklist
  Adding insn 97 to worklist
  Adding insn 2 to worklist
  Adding insn 96 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r167 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r163 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r161 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r159 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r157 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8750
  r155 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r154 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r152 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r150 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r148 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r146 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:14750 VFP_LO_REGS:14750 ALL_REGS:14750 MEM:8750
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51250 VFP_LO_REGS:51250 ALL_REGS:51250 MEM:28500
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r141 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r114 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000


Pass 1 for finding pseudo/allocno costs

    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r167 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r163 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r161 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r159 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r157 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r155 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r154 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r152 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r150 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r148 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r146 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:56250 VFP_LO_REGS:56250 ALL_REGS:56250 MEM:37500
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r141 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r114 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000

;;   ======================================================
;;   -- basic block 2 from 96 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 r167=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r142=r167                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  97 r168=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 r129=[r142+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r143=r168                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 loc [r143+0x4]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  26 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 cc=cmp(zxt(r129,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  29 pc={(cc!=0)?L95:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 29

;;   ======================================================
;;   -- basic block 3 from 31 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r113=[r143+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 {pc={(r113==0)?L53:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 31
;;   new tail = 34

;;   ======================================================
;;   -- basic block 4 from 36 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r114=[r142+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 r146=0xfffffffffff0c01c                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 r146=r114&r146                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r148=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  41 r147=r146|r148                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  42 r150=[r143+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  43 r149=r147|r150                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  44 r152=[r143+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  45 r151=r149|r152                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  46 r154=[r143+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  48 r155=[r143+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  47 r153=r151|r154                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  49 r121=r153|r155                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  50 [r142+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  98 pc=L68                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 36
;;   new tail = 98

;;   ======================================================
;;   -- basic block 5 from 55 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r122=[r142+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 102 r157=0xfffffffffff0c01c                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 103 r157=r122&r157                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 r159=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  60 r158=r157|r159                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  61 r161=[r143+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  62 r160=r158|r161                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  63 r163=[r143+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  65 r164=[r143+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  64 r162=r160|r163                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  66 r128=r162|r164                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  67 [r142+0xc]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 55
;;   new tail = 67

;;   ======================================================
;;   -- basic block 6 from 70 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r131=[r142+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r141=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 r165=r131&0xfffffffffffffff0            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 r133=r165|r113                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  78 [r142+0x30]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 pc=L79                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 70
;;   new tail = 100

;;   ======================================================
;;   -- basic block 7 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r141=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 8 from 81 to 90 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 loc r141#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r0=r141                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  90 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 81
;;   new tail = 90


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_REG_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r141={2d,2u} r142={1d,9u} r143={1d,11u} r146={2d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 153{63d,90u,0e} in 74{74 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 27 2 NOTE_INSN_FUNCTION_BEG)
(note 27 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 27 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1187:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1188:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1189:3 -1
     (nil))
(debug_insn 14 13 96 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:3 -1
     (nil))
(insn 96 14 2 2 (set (reg:SI 167)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 96 97 2 (set (reg/v/f:SI 142 [ ADCx ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 97 2 25 2 (set (reg:SI 168)
        (reg:SI 1 r1 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_REG_InitStruct ])
        (nil)))
(insn 25 97 3 2 (set (reg:SI 129 [ _32 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_29(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 25 15 2 (set (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 15 3 16 2 (var_location:SI D#2 (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
            (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1192:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1196:5 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1199:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1200:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1201:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(debug_insn 26 24 28 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:7 -1
     (nil))
(insn 28 26 29 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _32 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _32 ])
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 95)
(note 30 29 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 33 30 31 3 NOTE_INSN_DELETED)
(insn 31 33 32 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:5 -1
     (nil))
(jump_insn 34 32 35 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 35 36 4 NOTE_INSN_DELETED)
(debug_insn 36 38 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 -1
     (nil))
(insn 37 36 105 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 37 106 4 (set (reg:SI 146)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 40 4 (set (reg:SI 146)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 106 41 4 (set (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 147)
        (ior:SI (reg:SI 146)
            (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(insn 42 41 43 4 (set (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_28(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 149)
        (ior:SI (reg:SI 147)
            (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 44 43 45 4 (set (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:SI 151)
        (ior:SI (reg:SI 149)
            (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 149)
            (nil))))
(insn 46 45 48 4 (set (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 46 47 4 (set (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 47 48 49 4 (set (reg:SI 153)
        (ior:SI (reg:SI 151)
            (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 151)
            (nil))))
(insn 49 47 50 4 (set (reg:SI 121 [ _13 ])
        (ior:SI (reg:SI 153)
            (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 153)
            (nil))))
(insn 50 49 98 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 121 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(jump_insn 98 50 99 4 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 99 98 53)
(code_label 53 99 54 5 59 (nil) [1 uses])
(note 54 53 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 57 54 55 5 NOTE_INSN_DELETED)
(debug_insn 55 57 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 -1
     (nil))
(insn 56 55 102 5 (set (reg:SI 122 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 56 103 5 (set (reg:SI 157)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 59 5 (set (reg:SI 157)
        (and:SI (reg:SI 122 [ _14 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
        (nil)))
(insn 59 103 60 5 (set (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 5 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 157)
            (nil))))
(insn 61 60 62 5 (set (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 160)
        (ior:SI (reg:SI 158)
            (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 63 62 65 5 (set (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 64 5 (set (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 64 65 66 5 (set (reg:SI 162)
        (ior:SI (reg:SI 160)
            (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 160)
            (nil))))
(insn 66 64 67 5 (set (reg:SI 128 [ _23 ])
        (ior:SI (reg:SI 162)
            (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 67 66 68 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 128 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _23 ])
        (nil)))
(code_label 68 67 69 6 60 (nil) [1 uses])
(note 69 68 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI SequencerNbRanks (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3879:22 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 -1
     (nil))
(insn 75 74 5 6 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 75 76 6 (set (reg/v:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 5 77 6 (set (reg:SI 165)
        (and:SI (reg:SI 131 [ _34 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 77 76 78 6 (set (reg:SI 133 [ _36 ])
        (ior:SI (reg:SI 165)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 78 77 100 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])
        (reg:SI 133 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
            (nil))))
(jump_insn 100 78 101 6 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3882:1 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 101 100 95)
(code_label 95 101 94 7 61 (nil) [1 uses])
(note 94 95 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 94 79 7 (set (reg/v:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1263:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 6 80 8 58 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 82 81 83 8 (var_location:SI SequencerNbRanks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 83 82 84 8 (var_location:QI status (subreg:QI (reg/v:SI 141 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 84 83 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1265:3 -1
     (nil))
(insn 89 84 90 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ <retval> ])
        (nil)))
(insn 90 89 108 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 -1
     (nil))
(note 108 90 0 NOTE_INSN_DELETED)

;; Function LL_ADC_REG_StructInit (LL_ADC_REG_StructInit, funcdef_no=378, decl_uid=9981, cgraph_uid=382, symbol_order=381)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r114 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:89000 VFP_LO_REGS:89000 ALL_REGS:89000 MEM:55000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000

;;   ======================================================
;;   -- basic block 2 from 26 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 r119=0x1000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 [r113]=r114                             :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 [r113+0x10]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 [r113+0x14]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 6
;;   new tail = 23


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_REG_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,6u} r114={1d,5u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 50{29d,21u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:3 -1
     (nil))
(insn 26 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_REG_InitStruct ])
        (nil)))
(insn 2 26 7 2 (set (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 7 2 22 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 7 8 2 (set (reg:SI 119)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 22 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_2(D)->ContinuousMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_2(D)->DMATransfer+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:3 -1
     (nil))
(insn 23 21 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_2(D)->Overrun+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
            (nil))))
(note 27 23 0 NOTE_INSN_DELETED)

;; Function LL_ADC_INJ_Init (LL_ADC_INJ_Init, funcdef_no=379, decl_uid=9984, cgraph_uid=383, symbol_order=382)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


LL_ADC_INJ_Init

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 73
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={1d,1u} r131={2d,2u} r132={1d,8u} r133={1d,5u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={2d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 124{52d,72u,0e} in 53{53 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 132 133 146 147
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 127 132 133 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; live  gen 	 113
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 114 118 135 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 114 118 135 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 119 122 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 119 122 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133

( 5 4 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; lr  def 	 123 126 131 141 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
;; live  gen 	 123 126 131 141 143 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u69(0){ }u70(7){ }u71(13){ }u72(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 77 to worklist
  Adding insn 39 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 79 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 68 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 5 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 132 133
  Adding insn 27 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
  Adding insn 24 to worklist
  Adding insn 3 to worklist
  Adding insn 76 to worklist
  Adding insn 2 to worklist
  Adding insn 75 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r147 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r146 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r138 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r137 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36250 VFP_LO_REGS:36250 ALL_REGS:36250 MEM:18500
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r114 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000


Pass 1 for finding pseudo/allocno costs

    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r147 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r146 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r138 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r137 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41250 VFP_LO_REGS:41250 ALL_REGS:41250 MEM:27500
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r114 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000

;;   ======================================================
;;   -- basic block 2 from 75 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r146=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r132=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 r147=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 r127=[r132+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r133=r147                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  24 cc=cmp(zxt(r127,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  25 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 r113=[r133+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 {pc={(r113==0)?L42:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 27
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r114=[r132+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r137=[r133+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r135=r114&0xfffffffffdefffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 r136=r135|r137                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  37 r138=[r133+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  38 r118=r136|r138                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 [r132+0xc]=r118                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  77 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 32
;;   new tail = 77

;;   ======================================================
;;   -- basic block 5 from 44 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r119=[r132+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 r140=[r133+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r139=r119&0xfffffffffdefffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 r122=r139|r140                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  49 [r132+0xc]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 44
;;   new tail = 49

;;   ======================================================
;;   -- basic block 6 from 52 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r123=[r132+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r144=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r141=r123&0xfffffffffffffe01            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 r141=r141&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  56 r143=r141|r113                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 r126=r143|r144                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 [r132+0x4c]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r131=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  79 pc=L60                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 52
;;   new tail = 79

;;   ======================================================
;;   -- basic block 7 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r131=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 8 from 62 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 loc r131#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r0=r131                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 62
;;   new tail = 69


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_INJ_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={1d,1u} r131={2d,2u} r132={1d,8u} r133={1d,5u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={2d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 124{52d,72u,0e} in 53{53 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 23 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1331:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1332:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1333:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1336:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1338:3 -1
     (nil))
(debug_insn 17 16 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(insn 75 17 2 2 (set (reg:SI 146)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 75 18 2 (set (reg/v/f:SI 132 [ ADCx ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(debug_insn 18 2 19 2 (var_location:SI ADCx (reg/v/f:SI 132 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 76 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 76 20 21 2 (set (reg:SI 147)
        (reg:SI 1 r1 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 21 76 22 2 (set (reg:SI 127 [ _26 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_22(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 3 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:7 -1
     (nil))
(insn 3 22 24 2 (set (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 24 3 25 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 127 [ _26 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 127 [ _26 ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 26 25 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 26 27 3 NOTE_INSN_DELETED)
(insn 27 29 28 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_21(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:5 -1
     (nil))
(jump_insn 30 28 31 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 -1
     (nil))
(insn 33 32 35 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 34 4 (set (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_21(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 35 36 4 (set (reg:SI 135)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 36 34 37 4 (set (reg:SI 136)
        (ior:SI (reg:SI 135)
            (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 135)
            (nil))))
(insn 37 36 38 4 (set (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 136)
            (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 39 38 77 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(jump_insn 77 39 78 4 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 78 77 42)
(code_label 42 78 43 5 72 (nil) [1 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 -1
     (nil))
(insn 45 44 47 5 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 46 5 (set (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 47 48 5 (set (reg:SI 139)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 48 46 49 5 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 139)
            (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 49 48 50 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(code_label 50 49 51 6 73 (nil) [1 uses])
(note 51 50 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 54 51 52 6 NOTE_INSN_DELETED)
(debug_insn 52 54 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 -1
     (nil))
(insn 53 52 57 6 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 53 81 6 (set (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_21(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 81 57 82 6 (set (reg:SI 141)
        (and:SI (reg:SI 123 [ _12 ])
            (const_int -511 [0xfffffffffffffe01]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 82 81 56 6 (set (reg:SI 141)
        (and:SI (reg:SI 141)
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 90 {*arm_andsi3_insn}
     (nil))
(insn 56 82 58 6 (set (reg:SI 143)
        (ior:SI (reg:SI 141)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 58 56 59 6 (set (reg:SI 126 [ _16 ])
        (ior:SI (reg:SI 143)
            (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
(insn 59 58 5 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])
        (reg:SI 126 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
            (nil))))
(insn 5 59 79 6 (set (reg/v:SI 131 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 79 5 80 6 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 80 79 74)
(code_label 74 80 73 7 74 (nil) [1 uses])
(note 73 74 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 73 60 7 (set (reg/v:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1386:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 6 61 8 71 (nil) [1 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:QI status (subreg:QI (reg/v:SI 131 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1388:3 -1
     (nil))
(insn 68 63 69 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ <retval> ])
        (nil)))
(insn 69 68 83 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 -1
     (nil))
(note 83 69 0 NOTE_INSN_DELETED)

;; Function LL_ADC_INJ_StructInit (LL_ADC_INJ_StructInit, funcdef_no=380, decl_uid=9986, cgraph_uid=384, symbol_order=383)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 20 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_ADC_INJ_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} r118={1d,1u} 
;;    total ref usage 45{28d,17u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1398:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 2 20 7 2 (set (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1398:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_2(D)->TrigAuto+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)
