DSCH 3.5
VERSION 15-Apr-19 7:08:16 PM
BB(0,-50,285,118)
SYM  #xor2
BB(250,-30,270,5)
TITLE 260 -12  #^
MODEL 602
PROP                                                                                                                                   
REC(270,70,0,0, )
VIS 0
PIN(255,5,0.000,0.000)a
PIN(265,5,0.000,0.000)b
PIN(260,-30,0.009,0.002)out
LIG(267,-3,270,1)
LIG(267,-7,270,-3)
LIG(260,-23,260,-30)
LIG(262,-22,266,-19)
LIG(260,-23,262,-22)
LIG(258,-22,260,-23)
LIG(254,-19,258,-22)
LIG(251,-14,254,-19)
LIG(266,-19,269,-14)
LIG(269,-14,270,-3)
LIG(250,-3,251,-14)
LIG(263,-9,267,-7)
LIG(250,-3,253,-7)
LIG(253,-7,257,-9)
LIG(257,-9,260,-10)
LIG(260,-10,263,-9)
LIG(250,1,253,-3)
LIG(253,-3,257,-5)
LIG(257,-5,260,-6)
LIG(260,-6,263,-5)
LIG(263,-5,267,-3)
LIG(255,5,255,-4)
LIG(265,5,265,-4)
VLG xor xor2(out,a,b);
FSYM
SYM  #dreg
BB(125,55,155,80)
TITLE 137 63  #dreg14
MODEL 860
PROP                                                                                                                                    
REC(100,45,0,0,r)
VIS 5
PIN(125,60,0.000,0.000)D
PIN(125,70,0.000,0.000)RST
PIN(140,80,0.000,0.000)H
PIN(155,70,0.012,0.005)Q
PIN(155,60,0.012,0.000)nQ
LIG(125,70,130,70)
LIG(125,60,130,60)
LIG(140,80,140,79)
LIG(140,77,140,77)
LIG(150,70,155,70)
LIG(150,60,155,60)
LIG(150,75,130,75)
LIG(150,55,150,75)
LIG(130,55,150,55)
LIG(130,75,130,55)
LIG(139,75,140,73)
LIG(140,73,141,75)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #xor2
BB(190,-30,210,5)
TITLE 200 -12  #^
MODEL 602
PROP                                                                                                                                   
REC(210,70,0,0, )
VIS 0
PIN(195,5,0.000,0.000)a
PIN(205,5,0.000,0.000)b
PIN(200,-30,0.009,0.002)out
LIG(207,-3,210,1)
LIG(207,-7,210,-3)
LIG(200,-23,200,-30)
LIG(202,-22,206,-19)
LIG(200,-23,202,-22)
LIG(198,-22,200,-23)
LIG(194,-19,198,-22)
LIG(191,-14,194,-19)
LIG(206,-19,209,-14)
LIG(209,-14,210,-3)
LIG(190,-3,191,-14)
LIG(203,-9,207,-7)
LIG(190,-3,193,-7)
LIG(193,-7,197,-9)
LIG(197,-9,200,-10)
LIG(200,-10,203,-9)
LIG(190,1,193,-3)
LIG(193,-3,197,-5)
LIG(197,-5,200,-6)
LIG(200,-6,203,-5)
LIG(203,-5,207,-3)
LIG(195,5,195,-4)
LIG(205,5,205,-4)
VLG xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(130,-30,150,5)
TITLE 140 -12  #^
MODEL 602
PROP                                                                                                                                   
REC(150,70,0,0, )
VIS 0
PIN(135,5,0.000,0.000)a
PIN(145,5,0.000,0.000)b
PIN(140,-30,0.009,0.002)out
LIG(147,-3,150,1)
LIG(147,-7,150,-3)
LIG(140,-23,140,-30)
LIG(142,-22,146,-19)
LIG(140,-23,142,-22)
LIG(138,-22,140,-23)
LIG(134,-19,138,-22)
LIG(131,-14,134,-19)
LIG(146,-19,149,-14)
LIG(149,-14,150,-3)
LIG(130,-3,131,-14)
LIG(143,-9,147,-7)
LIG(130,-3,133,-7)
LIG(133,-7,137,-9)
LIG(137,-9,140,-10)
LIG(140,-10,143,-9)
LIG(130,1,133,-3)
LIG(133,-3,137,-5)
LIG(137,-5,140,-6)
LIG(140,-6,143,-5)
LIG(143,-5,147,-3)
LIG(135,5,135,-4)
LIG(145,5,145,-4)
VLG xor xor2(out,a,b);
FSYM
SYM  #dreg
BB(65,55,95,80)
TITLE 77 63  #dreg13
MODEL 860
PROP                                                                                                                                    
REC(40,45,0,0,r)
VIS 5
PIN(65,60,0.000,0.000)D
PIN(65,70,0.000,0.000)RST
PIN(80,80,0.000,0.000)H
PIN(95,70,0.012,0.003)Q
PIN(95,60,0.012,0.002)nQ
LIG(65,70,70,70)
LIG(65,60,70,60)
LIG(80,80,80,79)
LIG(80,77,80,77)
LIG(90,70,95,70)
LIG(90,60,95,60)
LIG(90,75,70,75)
LIG(90,55,90,75)
LIG(70,55,90,55)
LIG(70,75,70,55)
LIG(79,75,80,73)
LIG(80,73,81,75)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(185,55,215,80)
TITLE 197 63  #dreg15
MODEL 860
PROP                                                                                                                                    
REC(160,45,0,0,r)
VIS 5
PIN(185,60,0.000,0.000)D
PIN(185,70,0.000,0.000)RST
PIN(200,80,0.000,0.000)H
PIN(215,70,0.012,0.005)Q
PIN(215,60,0.012,0.000)nQ
LIG(185,70,190,70)
LIG(185,60,190,60)
LIG(200,80,200,79)
LIG(200,77,200,77)
LIG(210,70,215,70)
LIG(210,60,215,60)
LIG(210,75,190,75)
LIG(210,55,210,75)
LIG(190,55,210,55)
LIG(190,75,190,55)
LIG(199,75,200,73)
LIG(200,73,201,75)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(245,55,275,80)
TITLE 257 63  #dreg16
MODEL 860
PROP                                                                                                                                    
REC(220,45,0,0,r)
VIS 5
PIN(245,60,0.000,0.000)D
PIN(245,70,0.000,0.000)RST
PIN(260,80,0.000,0.000)H
PIN(275,70,0.012,0.003)Q
PIN(275,60,0.012,0.002)nQ
LIG(245,70,250,70)
LIG(245,60,250,60)
LIG(260,80,260,79)
LIG(260,77,260,77)
LIG(270,70,275,70)
LIG(270,60,275,60)
LIG(270,75,250,75)
LIG(270,55,270,75)
LIG(250,55,270,55)
LIG(250,75,250,55)
LIG(259,75,260,73)
LIG(260,73,261,75)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #xor2
BB(70,-30,90,5)
TITLE 80 -12  #^
MODEL 602
PROP                                                                                                                                   
REC(90,70,0,0, )
VIS 0
PIN(75,5,0.000,0.000)a
PIN(85,5,0.000,0.000)b
PIN(80,-30,0.009,0.002)out
LIG(87,-3,90,1)
LIG(87,-7,90,-3)
LIG(80,-23,80,-30)
LIG(82,-22,86,-19)
LIG(80,-23,82,-22)
LIG(78,-22,80,-23)
LIG(74,-19,78,-22)
LIG(71,-14,74,-19)
LIG(86,-19,89,-14)
LIG(89,-14,90,-3)
LIG(70,-3,71,-14)
LIG(83,-9,87,-7)
LIG(70,-3,73,-7)
LIG(73,-7,77,-9)
LIG(77,-9,80,-10)
LIG(80,-10,83,-9)
LIG(70,1,73,-3)
LIG(73,-3,77,-5)
LIG(77,-5,80,-6)
LIG(80,-6,83,-5)
LIG(83,-5,87,-3)
LIG(75,5,75,-4)
LIG(85,5,85,-4)
VLG xor xor2(out,a,b);
FSYM
SYM  #clock
BB(0,112,15,118)
TITLE 5 115  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(2,113,6,4,r)
VIS 1
PIN(15,115,0.150,0.006)Phase_Count
LIG(10,115,15,115)
LIG(5,113,3,113)
LIG(9,113,7,113)
LIG(10,112,10,118)
LIG(0,118,0,112)
LIG(5,117,5,113)
LIG(7,113,7,117)
LIG(7,117,5,117)
LIG(3,117,1,117)
LIG(3,113,3,117)
LIG(10,118,0,118)
LIG(10,112,0,112)
FSYM
SYM  #inv
BB(25,85,60,105)
TITLE 40 95  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,0,0,0, )
VIS 0
PIN(25,95,0.000,0.000)in
PIN(60,95,0.003,0.006)out
LIG(25,95,35,95)
LIG(35,85,35,105)
LIG(35,85,50,95)
LIG(35,105,50,95)
LIG(52,95,52,95)
LIG(54,95,60,95)
VLG not not1(out,in);
FSYM
SYM  #button
BB(1,91,10,99)
TITLE 5 95  #~Clear
MODEL 59
PROP                                                                                                                                    
REC(2,92,6,6,r)
VIS 1
PIN(10,95,0.000,0.000)~Clear
LIG(9,95,10,95)
LIG(1,99,1,91)
LIG(9,99,1,99)
LIG(9,91,9,99)
LIG(1,91,9,91)
LIG(2,98,2,92)
LIG(8,98,2,98)
LIG(8,92,8,98)
LIG(2,92,8,92)
FSYM
SYM  #light
BB(258,-50,264,-36)
TITLE 260 -36  #Phase3
MODEL 49
PROP                                                                                                                                    
REC(259,-49,4,4,r)
VIS 1
PIN(260,-35,0.000,0.000)Phase3
LIG(263,-44,263,-49)
LIG(263,-49,262,-50)
LIG(259,-49,259,-44)
LIG(262,-39,262,-42)
LIG(261,-39,264,-39)
LIG(261,-37,263,-39)
LIG(262,-37,264,-39)
LIG(258,-42,264,-42)
LIG(260,-42,260,-35)
LIG(258,-44,258,-42)
LIG(264,-44,258,-44)
LIG(264,-42,264,-44)
LIG(260,-50,259,-49)
LIG(262,-50,260,-50)
FSYM
SYM  #light
BB(138,-50,144,-36)
TITLE 140 -36  #Phase1
MODEL 49
PROP                                                                                                                                    
REC(139,-49,4,4,r)
VIS 1
PIN(140,-35,0.000,0.000)Phase1
LIG(143,-44,143,-49)
LIG(143,-49,142,-50)
LIG(139,-49,139,-44)
LIG(142,-39,142,-42)
LIG(141,-39,144,-39)
LIG(141,-37,143,-39)
LIG(142,-37,144,-39)
LIG(138,-42,144,-42)
LIG(140,-42,140,-35)
LIG(138,-44,138,-42)
LIG(144,-44,138,-44)
LIG(144,-42,144,-44)
LIG(140,-50,139,-49)
LIG(142,-50,140,-50)
FSYM
SYM  #light
BB(198,-50,204,-36)
TITLE 200 -36  #Phase2
MODEL 49
PROP                                                                                                                                    
REC(199,-49,4,4,r)
VIS 1
PIN(200,-35,0.000,0.000)Phase2
LIG(203,-44,203,-49)
LIG(203,-49,202,-50)
LIG(199,-49,199,-44)
LIG(202,-39,202,-42)
LIG(201,-39,204,-39)
LIG(201,-37,203,-39)
LIG(202,-37,204,-39)
LIG(198,-42,204,-42)
LIG(200,-42,200,-35)
LIG(198,-44,198,-42)
LIG(204,-44,198,-44)
LIG(204,-42,204,-44)
LIG(200,-50,199,-49)
LIG(202,-50,200,-50)
FSYM
SYM  #light
BB(78,-50,84,-36)
TITLE 80 -36  #Phase0
MODEL 49
PROP                                                                                                                                    
REC(79,-49,4,4,r)
VIS 1
PIN(80,-35,0.000,0.000)Phase0
LIG(83,-44,83,-49)
LIG(83,-49,82,-50)
LIG(79,-49,79,-44)
LIG(82,-39,82,-42)
LIG(81,-39,84,-39)
LIG(81,-37,83,-39)
LIG(82,-37,84,-39)
LIG(78,-42,84,-42)
LIG(80,-42,80,-35)
LIG(78,-44,78,-42)
LIG(84,-44,78,-44)
LIG(84,-42,84,-44)
LIG(80,-50,79,-49)
LIG(82,-50,80,-50)
FSYM
CNC(200 115)
CNC(140 115)
CNC(80 115)
CNC(120 95)
CNC(180 95)
CNC(285 40)
CNC(110 60)
CNC(165 10)
CNC(165 60)
CNC(230 10)
CNC(230 60)
LIG(10,95,25,95)
LIG(110,70,110,60)
LIG(260,115,260,80)
LIG(200,80,200,115)
LIG(95,70,110,70)
LIG(200,115,260,115)
LIG(140,80,140,115)
LIG(135,10,135,5)
LIG(140,115,200,115)
LIG(80,80,80,115)
LIG(15,115,80,115)
LIG(80,115,140,115)
LIG(60,70,60,95)
LIG(60,70,65,70)
LIG(110,10,135,10)
LIG(240,95,240,70)
LIG(240,70,245,70)
LIG(125,70,120,70)
LIG(120,70,120,95)
LIG(60,95,120,95)
LIG(110,60,110,10)
LIG(185,70,180,70)
LIG(180,70,180,95)
LIG(120,95,180,95)
LIG(180,95,240,95)
LIG(275,70,285,70)
LIG(125,60,110,60)
LIG(265,5,265,35)
LIG(265,35,285,35)
LIG(285,40,75,40)
LIG(285,70,285,40)
LIG(285,40,285,35)
LIG(75,5,75,40)
LIG(65,60,65,45)
LIG(65,45,280,45)
LIG(280,45,280,60)
LIG(100,60,95,60)
LIG(100,50,100,60)
LIG(275,60,280,60)
LIG(85,5,85,50)
LIG(85,50,100,50)
LIG(155,70,165,70)
LIG(230,60,230,10)
LIG(165,10,145,10)
LIG(145,10,145,5)
LIG(165,10,195,10)
LIG(195,10,195,5)
LIG(185,60,165,60)
LIG(165,70,165,60)
LIG(165,60,165,10)
LIG(215,70,230,70)
LIG(230,70,230,60)
LIG(205,5,205,10)
LIG(245,60,230,60)
LIG(205,10,230,10)
LIG(230,10,255,10)
LIG(255,10,255,5)
LIG(80,-35,80,-30)
LIG(140,-35,140,-30)
LIG(200,-35,200,-30)
LIG(260,-35,260,-30)
LIG(80,-35,80,-30)
FFIG C:\Facultate\Anul 4\Semestrul II\VLSI\proiectVLSI\VSM-RingCounter4.sch
