{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698977211844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698977211854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 23:06:51 2023 " "Processing started: Thu Nov 02 23:06:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698977211854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977211854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoriaffd -c memoriaffd " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoriaffd -c memoriaffd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977211854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698977212267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698977212267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-latch " "Found design unit 1: flipflop-latch" {  } { { "flipflop.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223069 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distribuidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distribuidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distribuidor-oitoBits_UmBits " "Found design unit 1: Distribuidor-oitoBits_UmBits" {  } { { "Distribuidor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/Distribuidor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distribuidor " "Found entity 1: Distribuidor" {  } { { "Distribuidor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/Distribuidor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conjuntoff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conjuntoff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conjuntoff-flipflopDmod " "Found design unit 1: conjuntoff-flipflopDmod" {  } { { "conjuntoff.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223072 ""} { "Info" "ISGN_ENTITY_NAME" "1 conjuntoff " "Found entity 1: conjuntoff" {  } { { "conjuntoff.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coletor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coletor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coletor-UmBits_OitoBits " "Found design unit 1: coletor-UmBits_OitoBits" {  } { { "coletor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/coletor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223074 ""} { "Info" "ISGN_ENTITY_NAME" "1 coletor " "Found entity 1: coletor" {  } { { "coletor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/coletor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-circuito_decod " "Found design unit 1: decodificador-circuito_decod" {  } { { "decodificador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223076 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-circuito_final " "Found design unit 1: final-circuito_final" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223077 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698977223077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698977223115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_0010 final.vhd(97) " "VHDL Process Statement warning at final.vhd(97): signal \"Q_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698977223117 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_0111 final.vhd(97) " "VHDL Process Statement warning at final.vhd(97): signal \"Q_0111\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698977223117 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decod_X " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decod_X\"" {  } { { "final.vhd" "decod_X" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conjuntoff conjuntoff:flipflop00 " "Elaborating entity \"conjuntoff\" for hierarchy \"conjuntoff:flipflop00\"" {  } { { "final.vhd" "flipflop00" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distribuidor conjuntoff:flipflop00\|Distribuidor:entrada " "Elaborating entity \"Distribuidor\" for hierarchy \"conjuntoff:flipflop00\|Distribuidor:entrada\"" {  } { { "conjuntoff.vhd" "entrada" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop conjuntoff:flipflop00\|flipflop:flipflop_0 " "Elaborating entity \"flipflop\" for hierarchy \"conjuntoff:flipflop00\|flipflop:flipflop_0\"" {  } { { "conjuntoff.vhd" "flipflop_0" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coletor conjuntoff:flipflop00\|coletor:saida " "Elaborating entity \"coletor\" for hierarchy \"conjuntoff:flipflop00\|coletor:saida\"" {  } { { "conjuntoff.vhd" "saida" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[0\] GND " "Pin \"Saida\[0\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[1\] GND " "Pin \"Saida\[1\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[2\] GND " "Pin \"Saida\[2\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[3\] GND " "Pin \"Saida\[3\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[4\] GND " "Pin \"Saida\[4\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[5\] GND " "Pin \"Saida\[5\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[6\] GND " "Pin \"Saida\[6\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[7\] GND " "Pin \"Saida\[7\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698977223567 "|final|Saida[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698977223567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698977223696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698977223696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "escrever " "No output dependent on input pin \"escrever\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|escrever"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ler " "No output dependent on input pin \"ler\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|ler"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enderecoX " "No output dependent on input pin \"enderecoX\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|enderecoX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enderecoY " "No output dependent on input pin \"enderecoY\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|enderecoY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "No output dependent on input pin \"D\[6\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "No output dependent on input pin \"D\[7\]\"" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698977223725 "|final|D[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698977223725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698977223726 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698977223726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698977223726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698977223748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 23:07:03 2023 " "Processing ended: Thu Nov 02 23:07:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698977223748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698977223748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698977223748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698977223748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698977254709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698977254719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 23:07:34 2023 " "Processing started: Thu Nov 02 23:07:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698977254719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698977254719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp memoriaffd -c memoriaffd --netlist_type=sgate " "Command: quartus_npp memoriaffd -c memoriaffd --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698977254719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1698977254932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698977254949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 23:07:34 2023 " "Processing ended: Thu Nov 02 23:07:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698977254949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698977254949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698977254949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698977254949 ""}
