
---------- Begin Simulation Statistics ----------
final_tick                                30894882500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6217                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563848                       # Number of bytes of host memory used
host_op_rate                                     6328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9939.52                       # Real time elapsed on the host
host_tick_rate                                 361315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    61793331                       # Number of instructions simulated
sim_ops                                      62893977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003591                       # Number of seconds simulated
sim_ticks                                  3591300625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.630687                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  585137                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               587306                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1672                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            588778                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                587                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              126                       # Number of indirect misses.
system.cpu.branchPred.lookups                  593906                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1044                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          344                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2069613                       # Number of instructions committed
system.cpu.committedOps                       2088382                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.776404                       # CPI: cycles per instruction
system.cpu.discardedOps                          5658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             759092                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            481731                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           261125                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1117250                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.360178                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          5746081                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1335453     63.95%     63.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                    255      0.01%     63.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 481291     23.05%     87.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                271383     12.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2088382                       # Class of committed instruction
system.cpu.tickCycles                         4628831                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp              99930                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          254                       # Transaction distribution
system.membus.trans_dist::WriteClean               83                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq                38                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             90                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           240                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7983072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374920                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005164                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              374920                       # Request fanout histogram
system.membus.reqLayer6.occupancy           573237839                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5728500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              176703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1062875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4651425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          573819365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             451500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    291976671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    145988335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    437965006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    145988335                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    291976671                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    437965006                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    437965006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    437965006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    875930012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1154142250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1004139605                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148760                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148760    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148760                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    266905250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2427056075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    291976671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    145988335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    145988335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3011009417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1368640644                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1350392102                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2719032746                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3795696719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1642368773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    145988335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    145988335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5730042163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    273728129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1222652309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1496380437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    675196051                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    693444593                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1368640644                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    273728129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1897848360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    693444593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2865021081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         5760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         6464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         5760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           90                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          101                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1603876                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       196029                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1799905                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1603876                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1603876                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1603876                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       196029                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1799905                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6374016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1594432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1076663973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    547456258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    145988335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4740344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1774848910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6005624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    291976671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    145988335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            443970630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6005624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1368640644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    547456258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    291976671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4740344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2218819540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000440639000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24913                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1567                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3199145530                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5809708030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32168.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58418.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92716                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.511373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.310988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.056138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          225      2.62%      2.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      3.58%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          148      1.73%      7.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      1.31%      9.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          155      1.81%     11.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          121      1.41%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      1.24%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          167      1.95%     15.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7232     84.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8573                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     347.755245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1194.624109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           258     90.21%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.70%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.70%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.80%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.70%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      2.10%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.35%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.70%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.35%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      1.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      87.146853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.222654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    183.695704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            195     68.18%     68.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.59%     73.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      9.44%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.55%     87.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      1.05%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.40%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.40%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.70%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.40%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      2.10%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.35%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.35%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6364800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1595136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6374080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1594432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1772.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       444.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1774.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    443.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3591389375                       # Total gap between requests
system.mem_ctrls.avgGap                      28844.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1965056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1074365084.655089139938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 547171124.110502481461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 145988335.354130923748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4758164.738714960404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6468965.543646181934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 291709358.082491338253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 145988335.354130923748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          337                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3521807370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1796112870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    479112465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12675325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23382684750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  30929572625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25408905000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58292.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58467.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58485.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47473.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69384821.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1887791.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3101672.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1747285570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1650960930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1423456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1423456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1423456                       # number of overall hits
system.cpu.icache.overall_hits::total         1423456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            90                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3908750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3908750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3908750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3908750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1423546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1423546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1423546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1423546                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           90                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3765125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3765125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3765125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3765125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.722222                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1423456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1423456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3908750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3908750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1423546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1423546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3765125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3765125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.722222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           227.289877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24542.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   227.289877                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.443926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.443926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2847182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2847182                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       502737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           502737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       502737                       # number of overall hits
system.cpu.dcache.overall_hits::total          502737                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          302                       # number of overall misses
system.cpu.dcache.overall_misses::total           302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23841375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23841375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23841375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23841375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       503039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       503039                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       503039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       503039                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78944.950331                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78944.950331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78944.950331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78944.950331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          254                       # number of writebacks
system.cpu.dcache.writebacks::total               254                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21786375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21786375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21786375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21786375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5892125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5892125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000553                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000553                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78368.255396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78368.255396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78368.255396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78368.255396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2098.335114                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2098.335114                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    277                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       481909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          481909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20713125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20713125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79665.865385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79665.865385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5892125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5892125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        78975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        78975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21662.224265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21662.224265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3128250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3128250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74482.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74482.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2832375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2832375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74536.184211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74536.184211                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1275466750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1275466750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10293.991719                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10293.991719                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70233                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70233                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1285446964                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1285446964                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18302.606524                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18302.606524                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.295738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.155556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.295738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003665                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30894882500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               273394021875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15902                       # Simulator instruction rate (inst/s)
host_mem_usage                                7564152                       # Number of bytes of host memory used
host_op_rate                                    17296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10529.45                       # Real time elapsed on the host
host_tick_rate                               23371625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   167439389                       # Number of instructions simulated
sim_ops                                     182121367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.246090                       # Number of seconds simulated
sim_ticks                                246090440000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.594493                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11146229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11783169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             100766                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            498751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13987114                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             115252                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          115719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              467                       # Number of indirect misses.
system.cpu.branchPred.lookups                21317223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2997064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          380                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   107715671                       # Number of instructions committed
system.cpu.committedOps                     121315772                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.655408                       # CPI: cycles per instruction
system.cpu.discardedOps                        842030                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           72518554                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12563256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6040550                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       251813094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.273567                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                        393744704                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                89220331     73.54%     73.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                 563455      0.46%     74.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               17347970     14.30%     88.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14184015     11.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                121315772                       # Class of committed instruction
system.cpu.tickCycles                       141931610                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests        39578                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       414014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp             513825                       # Transaction distribution
system.membus.trans_dist::WriteReq             671600                       # Transaction distribution
system.membus.trans_dist::WriteResp            671600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          493                       # Transaction distribution
system.membus.trans_dist::WriteClean               83                       # Transaction distribution
system.membus.trans_dist::CleanEvict           413419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412901                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1324                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port      1238413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1238413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave      1288976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       251817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1546553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3032774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port     26425664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     26425664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       121984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2711552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37067072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1433341                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.027626                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.163898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1393744     97.24%     97.24% # Request fanout histogram
system.membus.snoop_fanout::1                   39597      2.76%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1433341                       # Request fanout histogram
system.membus.reqLayer6.occupancy           577216339                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5728500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1750284250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1228876858                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1062875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          655469425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          573819365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2094174250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4260938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma      2130469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total      6391406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2      2130469                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma      4260938                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total      6391406                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2      6391406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma      6391406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     12782813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1154142250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1004139605                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148760                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148760    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148760                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    266905250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     35419044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma      4260938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma      2130469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      2130469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total     43940919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     19973145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     19706836                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total     39679981                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0     55392188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     23967774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma      2130469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      2130469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total     83620900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      3994629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     17842676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     21837305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1      9853418                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     10119727                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     19973145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      3994629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     27696094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     10119727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     41810450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     26425664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     26429120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     26425664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     26425664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       412901                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       412955                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    107381920                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        14044                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      107395964                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    107381920                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    107381920                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    107381920                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        14044                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     107395964                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          85120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6442112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1609728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     15712207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma      7989258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma      2130469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            345889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26177823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         149799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma      4260938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma      2130469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6541205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         149799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     19973145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma      7989258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma      4260938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           345889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32719028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.067153465500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1577                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3223556030                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5861969780                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32071.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58321.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23225                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100658                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.139181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   625.212075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.472410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1304     13.42%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          341      3.51%     16.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          166      1.71%     18.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      1.20%     19.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          158      1.63%     21.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          122      1.26%     22.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      1.09%     23.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          168      1.73%     25.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7232     74.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9714                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     334.441472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1169.951393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           271     90.64%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.67%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.67%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.68%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.67%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      2.01%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.33%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.67%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.33%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      1.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      84.140468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     40.686160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    180.198680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            208     69.57%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.35%     74.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      9.03%     83.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.35%     88.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      1.00%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.34%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.34%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.67%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.34%     93.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.67%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      2.01%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.33%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.33%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6432704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1610112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6442112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1609728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  246090330000                       # Total gap between requests
system.mem_ctrls.avgGap                    1956047.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1965056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        84992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1048576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 15678658.626478947699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 7985096.861137718894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 2130468.782127416227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345368.962727686623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 151358.988183368696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 4260937.564254832454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 2130468.782127416227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3521807370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1796112870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    479112465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     64937075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2652425077125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  83797594375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25408905000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58292.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58467.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58485.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48824.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4604904647.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5114599.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3101672.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229156005445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13312530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3623100430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq              644488                       # Transaction distribution
system.iobus.trans_dist::WriteResp             644488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.occupancy                     2116053750                       # Network occupancy (ticks)
system.iobus.utilization                          0.9                       # Network utilization (%)
system.iobus.reqLayer1.occupancy           1471565750                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           644488000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39439174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39439174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39439174                       # number of overall hits
system.cpu.icache.overall_hits::total        39439174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412901                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412901                       # number of overall misses
system.cpu.icache.overall_misses::total        412901                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17958683125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17958683125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17958683125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17958683125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39852075                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39852075                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39852075                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39852075                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43493.920153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43493.920153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43493.920153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43493.920153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       412901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412901                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412901                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17323749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17323749125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17323749125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17323749125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.181082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.181082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.181082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.181082                       # average overall mshr miss latency
system.cpu.icache.replacements                 412611                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39439174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39439174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412901                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412901                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17958683125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17958683125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39852075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39852075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43493.920153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43493.920153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17323749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17323749125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.181082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.181082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.013818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            49851326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            413046                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.691947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.013818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80117051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80117051                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29281179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29281179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29281179                       # number of overall hits
system.cpu.dcache.overall_hits::total        29281179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1432                       # number of overall misses
system.cpu.dcache.overall_misses::total          1432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    115379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    115379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    115379000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    115379000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29282611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29282611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29282611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29282611                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80571.927374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80571.927374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80571.927374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80571.927374                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          493                       # number of writebacks
system.cpu.dcache.writebacks::total               493                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       647296                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       647296                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    110358125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110358125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110358125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110358125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5892125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5892125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79680.956679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79680.956679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79680.956679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79680.956679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data     9.102675                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total     9.102675                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16137673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16137673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    109496625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    109496625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16139021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16139021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81228.950297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81228.950297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106035125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106035125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5892125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5892125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80086.952417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80086.952417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21662.224265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21662.224265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13143506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13143506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5882375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5882375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13143590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13143590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70028.273810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70028.273810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       647024                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       647024                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70868.852459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70868.852459                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1275466750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1275466750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10293.991719                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10293.991719                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53671                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70233                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70233                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1285446964                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1285446964                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18302.606524                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18302.606524                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.082460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29288316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15447.424051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.082460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118123060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118123060                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 273394021875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
