// Seed: 51311424
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2 = 1 + id_0 + 1;
  assign id_1 = 1 < 1;
endmodule
