verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../pstest.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pstest.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
