<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplvl_preroute.twx toplvl_map.ncd -o toplvl_preroute.twr
toplvl.pcf -ucf exam1.ucf

</twCmdLine><twDesign>toplvl_map.ncd</twDesign><twDesignPath>toplvl_map.ncd</twDesignPath><twPCF>toplvl.pcf</twPCF><twPcfPath>toplvl.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="12.666" period="16.666" constraintValue="16.666" deviceLimit="4.000" freqLimit="250.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_2 = PERIOD &quot;v_clk&quot; 40 ns HIGH 50 %;" ScopeName="">TS_2 = PERIOD TIMEGRP &quot;v_clk&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP &quot;v_clk&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="v_clk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="v_clk"/><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="v_clk"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;</twConstName><twItemCnt>3489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>635</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.318</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaModule/rgb_0 (SLICE_X4Y32.C4), 6 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.680</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_0</twDest><twTotPathDel>7.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.910</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;0&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL><twBEL>vgaModule/rgb_0</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>5.025</twRouteDel><twTotDel>7.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.868</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_0</twDest><twTotPathDel>6.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.722</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;0&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL><twBEL>vgaModule/rgb_0</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>3.837</twRouteDel><twTotDel>6.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.156</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_0</twDest><twTotPathDel>6.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.434</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;0&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL><twBEL>vgaModule/rgb_0</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>3.549</twRouteDel><twTotDel>6.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.ENB), 30 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.781</twSlack><twSrc BELType="FF">vgaModule/v_counter_3</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_3</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp><twBEL>vgaModule/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.135</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;4&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.495</twDelInfo><twComp>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;4&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.152</twDelInfo><twComp>addr_out&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;15&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.319</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>6.101</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.791</twSlack><twSrc BELType="FF">vgaModule/v_counter_2</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.672</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_2</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp><twBEL>vgaModule/v_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.125</twDelInfo><twComp>vgaModule/v_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;4&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.495</twDelInfo><twComp>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;4&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.152</twDelInfo><twComp>addr_out&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;15&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.319</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>6.091</twRouteDel><twTotDel>7.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.925</twSlack><twSrc BELType="FF">vgaModule/v_counter_3</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_3</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp><twBEL>vgaModule/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.135</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;4&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.619</twDelInfo><twComp>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.884</twDelInfo><twComp>addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y50.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;15&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.319</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.581</twLogDel><twRouteDel>5.957</twRouteDel><twTotDel>7.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaModule/rgb_4 (SLICE_X8Y31.C4), 6 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.830</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_4</twDest><twTotPathDel>7.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.960</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.915</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;4&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3</twBEL><twBEL>vgaModule/rgb_4</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>4.875</twRouteDel><twTotDel>7.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.142</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_4</twDest><twTotPathDel>6.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.648</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.915</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;4&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3</twBEL><twBEL>vgaModule/rgb_4</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>3.563</twRouteDel><twTotDel>6.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.434</twSlack><twSrc BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">vgaModule/rgb_4</twDest><twTotPathDel>6.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>vgaModule/rgb_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.356</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.915</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>vgaModule/rgb&lt;4&gt;</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3</twBEL><twBEL>vgaModule/rgb_4</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>6.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (SLICE_X11Y20.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">vgaModule/v_counter_5</twSrc><twDest BELType="FF">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3</twDest><twTotPathDel>0.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_5</twSrc><twDest BELType='FF'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaModule/v_counter&lt;7&gt;</twComp><twBEL>vgaModule/v_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.352</twDelInfo><twComp>vgaModule/v_counter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;6&gt;11</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (SLICE_X11Y20.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">vgaModule/v_counter_1</twSrc><twDest BELType="FF">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twDest><twTotPathDel>0.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_1</twSrc><twDest BELType='FF'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp><twBEL>vgaModule/v_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.418</twDelInfo><twComp>vgaModule/v_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;5&gt;11</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (SLICE_X11Y20.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">vgaModule/v_counter_3</twSrc><twDest BELType="FF">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twDest><twTotPathDel>0.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_3</twSrc><twDest BELType='FF'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp><twBEL>vgaModule/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.418</twDelInfo><twComp>vgaModule/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;15:8&gt;_xor&lt;5&gt;11</twBEL><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="v_clk"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="v_clk"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="v_clk"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;</twConstName><twItemCnt>3880</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1027</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.816</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA0), 17 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.850</twSlack><twSrc BELType="FF">controlModule/addr_counter_0</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_0</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;2&gt;</twComp><twBEL>controlModule/addr_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.630</twDelInfo><twComp>controlModule/addr_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA0</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.118</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>8.356</twRouteDel><twTotDel>9.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.074</twSlack><twSrc BELType="FF">controlModule/addr_counter_10</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_10</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp><twBEL>controlModule/addr_counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.501</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA0</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.118</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.230</twLogDel><twRouteDel>8.227</twRouteDel><twTotDel>9.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.256</twSlack><twSrc BELType="FF">controlModule/addr_counter_11</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_11</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;14&gt;</twComp><twBEL>controlModule/addr_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.224</twDelInfo><twComp>controlModule/addr_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA0</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.118</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>7.950</twRouteDel><twTotDel>9.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA1), 17 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.877</twSlack><twSrc BELType="FF">controlModule/addr_counter_0</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_0</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;2&gt;</twComp><twBEL>controlModule/addr_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.630</twDelInfo><twComp>controlModule/addr_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA1</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>8.329</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.101</twSlack><twSrc BELType="FF">controlModule/addr_counter_10</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_10</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp><twBEL>controlModule/addr_counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.501</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA1</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.230</twLogDel><twRouteDel>8.200</twRouteDel><twTotDel>9.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.283</twSlack><twSrc BELType="FF">controlModule/addr_counter_11</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_11</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;14&gt;</twComp><twBEL>controlModule/addr_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.224</twDelInfo><twComp>controlModule/addr_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA1</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>7.923</twRouteDel><twTotDel>9.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA3), 17 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.877</twSlack><twSrc BELType="FF">controlModule/addr_counter_0</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_0</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;2&gt;</twComp><twBEL>controlModule/addr_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.630</twDelInfo><twComp>controlModule/addr_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>8.329</twRouteDel><twTotDel>9.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.101</twSlack><twSrc BELType="FF">controlModule/addr_counter_10</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_10</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp><twBEL>controlModule/addr_counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.501</twDelInfo><twComp>controlModule/addr_counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.230</twLogDel><twRouteDel>8.200</twRouteDel><twTotDel>9.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.283</twSlack><twSrc BELType="FF">controlModule/addr_counter_11</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/addr_counter_11</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/addr_counter&lt;14&gt;</twComp><twBEL>controlModule/addr_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.224</twDelInfo><twComp>controlModule/addr_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ledControl/led</twComp><twBEL>controlModule/en_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.608</twDelInfo><twComp>controlModule/en_mem2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>controlModule/addr_counter&lt;15&gt;</twComp><twBEL>controlModule/en_mem4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.091</twDelInfo><twComp>mem_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>7.923</twRouteDel><twTotDel>9.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd8 (SLICE_X10Y58.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.821</twSlack><twSrc BELType="FF">controlModule/d_lower_3</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd8</twDest><twTotPathDel>0.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/d_lower_3</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y58.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>controlModule/d_upper&lt;4&gt;</twComp><twBEL>controlModule/d_lower_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.C3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.387</twDelInfo><twComp>controlModule/d_lower&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>controlModule/state_FSM_FFd8</twComp><twBEL>controlModule/reset_l_crap_OR_1_o1</twBEL><twBEL>controlModule/state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/d_upper_5 (SLICE_X10Y59.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.886</twSlack><twSrc BELType="FF">controlModule/d_upper_5</twSrc><twDest BELType="FF">controlModule/d_upper_5</twDest><twTotPathDel>0.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/d_upper_5</twSrc><twDest BELType='FF'>controlModule/d_upper_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>controlModule/d_upper&lt;7&gt;</twComp><twBEL>controlModule/d_upper_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.496</twDelInfo><twComp>controlModule/d_upper&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>controlModule/d_upper&lt;7&gt;</twComp><twBEL>controlModule/d_upper_5_rstpot</twBEL><twBEL>controlModule/d_upper_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/d_upper_6 (SLICE_X10Y59.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.902</twSlack><twSrc BELType="FF">controlModule/d_upper_6</twSrc><twDest BELType="FF">controlModule/d_upper_6</twDest><twTotPathDel>0.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/d_upper_6</twSrc><twDest BELType='FF'>controlModule/d_upper_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>controlModule/d_upper&lt;7&gt;</twComp><twBEL>controlModule/d_upper_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.512</twDelInfo><twComp>controlModule/d_upper&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>controlModule/d_upper&lt;7&gt;</twComp><twBEL>controlModule/d_upper_6_rstpot</twBEL><twBEL>controlModule/d_upper_6</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="d_clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="d_clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="d_clk"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = OUT 5.667 ns AFTER &quot;clk_in&quot;;" ScopeName="">OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;</twConstName><twItemCnt>15</twItemCnt><twErrCntSetup>15</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>15</twPathErrCnt><twMinOff>6.696</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point b2 (P2.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffOut anchorID="76" twDataPathType="twDataPathMaxDelay"><twSlack>-1.029</twSlack><twSrc BELType="FF">vgaModule/b2</twSrc><twDest BELType="PAD">b2</twDest><twClkDel>0.586</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/b2</twClkDest><twDataDel>5.435</twDataDel><twDataSrc>vgaModule/b2</twDataSrc><twDataDest>b2</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>b2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/b2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-1.761</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.586</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/b2</twSrc><twDest BELType='PAD'>b2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vgaModule/b2</twComp><twBEL>vgaModule/b2</twBEL></twPathDel><twPathDel><twSite>P2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.283</twDelInfo><twComp>vgaModule/b2</twComp></twPathDel><twPathDel><twSite>P2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>b2</twComp><twBEL>b2_OBUF</twBEL><twBEL>b2</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>2.283</twRouteDel><twTotDel>5.435</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point g1 (P8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffOut anchorID="78" twDataPathType="twDataPathMaxDelay"><twSlack>-0.999</twSlack><twSrc BELType="FF">vgaModule/g1</twSrc><twDest BELType="PAD">g1</twDest><twClkDel>0.586</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/g1</twClkDest><twDataDel>5.405</twDataDel><twDataSrc>vgaModule/g1</twDataSrc><twDataDest>g1</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>g1</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/g1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-1.761</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.586</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/g1</twSrc><twDest BELType='PAD'>g1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vgaModule/g1</twComp><twBEL>vgaModule/g1</twBEL></twPathDel><twPathDel><twSite>P8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.253</twDelInfo><twComp>vgaModule/g1</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>g1</twComp><twBEL>g1_OBUF</twBEL><twBEL>g1</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>2.253</twRouteDel><twTotDel>5.405</twTotDel><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point r2 (P10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffOut anchorID="80" twDataPathType="twDataPathMaxDelay"><twSlack>-0.999</twSlack><twSrc BELType="FF">vgaModule/r2</twSrc><twDest BELType="PAD">r2</twDest><twClkDel>0.586</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/r2</twClkDest><twDataDel>5.405</twDataDel><twDataSrc>vgaModule/r2</twDataSrc><twDataDest>r2</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>r2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/r2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-1.761</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.586</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/r2</twSrc><twDest BELType='PAD'>r2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vgaModule/r2</twComp><twBEL>vgaModule/r2</twBEL></twPathDel><twPathDel><twSite>P10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.253</twDelInfo><twComp>vgaModule/r2</twComp></twPathDel><twPathDel><twSite>P10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>r2</twComp><twBEL>r2_OBUF</twBEL><twBEL>r2</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>2.253</twRouteDel><twTotDel>5.405</twTotDel><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point b0 (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twSlack>2.642</twSlack><twSrc BELType="FF">vgaModule/b0</twSrc><twDest BELType="PAD">b0</twDest><twClkDel>-0.382</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/b1</twClkDest><twDataDel>3.699</twDataDel><twDataSrc>vgaModule/b1</twDataSrc><twDataDest>b0</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>b0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/b0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.231</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.729</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>-0.382</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/b0</twSrc><twDest BELType='PAD'>b0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>vgaModule/b1</twComp><twBEL>vgaModule/b0</twBEL></twPathDel><twPathDel><twSite>P6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.069</twDelInfo><twComp>vgaModule/b0</twComp></twPathDel><twPathDel><twSite>P6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>b0</twComp><twBEL>b0_OBUF</twBEL><twBEL>b0</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.699</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point b1 (P5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twSlack>2.642</twSlack><twSrc BELType="FF">vgaModule/b1</twSrc><twDest BELType="PAD">b1</twDest><twClkDel>-0.382</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/b1</twClkDest><twDataDel>3.699</twDataDel><twDataSrc>vgaModule/b1</twDataSrc><twDataDest>b1</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>b1</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/b1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.231</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.729</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>-0.382</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/b1</twSrc><twDest BELType='PAD'>b1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>vgaModule/b1</twComp><twBEL>vgaModule/b1</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.069</twDelInfo><twComp>vgaModule/b1</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>b1</twComp><twBEL>b1_OBUF</twBEL><twBEL>b1</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.699</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point g0 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffOut anchorID="86" twDataPathType="twDataPathMinDelay"><twSlack>2.642</twSlack><twSrc BELType="FF">vgaModule/g0</twSrc><twDest BELType="PAD">g0</twDest><twClkDel>-0.382</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/g0</twClkDest><twDataDel>3.699</twDataDel><twDataSrc>vgaModule/g0</twDataSrc><twDataDest>g0</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>g0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/g0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.231</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.729</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>-0.382</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/g0</twSrc><twDest BELType='PAD'>g0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>vgaModule/g0</twComp><twBEL>vgaModule/g0</twBEL></twPathDel><twPathDel><twSite>P9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.069</twDelInfo><twComp>vgaModule/g0</twComp></twPathDel><twPathDel><twSite>P9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>g0</twComp><twBEL>g0_OBUF</twBEL><twBEL>g0</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.699</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="87" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_in&quot;;" ScopeName="">OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;</twConstName><twItemCnt>52</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.658</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstOffIn anchorID="89" twDataPathType="twDataPathMaxDelay"><twSlack>1.342</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.104</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.037</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.RSTB</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">5.935</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.935</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.521</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.243</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.104</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd4 (SLICE_X13Y53.A1), 2 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffIn anchorID="91" twDataPathType="twDataPathMaxDelay"><twSlack>1.462</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd4</twDest><twClkDel>0.104</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/state_FSM_FFd7</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.775</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>N20</twComp><twBEL>controlModule/reset_l_crap_OR_1_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.928</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>controlModule/state_FSM_FFd7</twComp><twBEL>controlModule/state_FSM_FFd4_rstpot</twBEL><twBEL>controlModule/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.664</twLogDel><twRouteDel>5.703</twRouteDel><twTotDel>7.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.521</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-2.243</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.104</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="92"><twConstOffIn anchorID="93" twDataPathType="twDataPathMaxDelay"><twSlack>2.865</twSlack><twSrc BELType="PAD">rxf_l</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd4</twDest><twClkDel>0.104</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/state_FSM_FFd7</twClkDest><twOff>9.000</twOff><twOffSrc>rxf_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rxf_l</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>P99.PAD</twSrcSite><twPathDel><twSite>P99.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>rxf_l</twComp><twBEL>rxf_l</twBEL><twBEL>rxf_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.852</twDelInfo><twComp>rxf_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>N20</twComp><twBEL>controlModule/reset_l_crap_OR_1_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.928</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>controlModule/state_FSM_FFd7</twComp><twBEL>controlModule/state_FSM_FFd4_rstpot</twBEL><twBEL>controlModule/state_FSM_FFd4</twBEL></twPathDel><twLogDel>2.184</twLogDel><twRouteDel>3.780</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.521</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-2.243</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.104</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd5 (SLICE_X13Y53.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffIn anchorID="95" twDataPathType="twDataPathMaxDelay"><twSlack>1.542</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd5</twDest><twClkDel>0.104</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/state_FSM_FFd7</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd5</twDest><twLogLvls>3</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.608</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>N30</twComp><twBEL>controlModule/reset_l_crap_OR_1_o1_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.943</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>controlModule/state_FSM_FFd7</twComp><twBEL>controlModule/state_FSM_FFd5_rstpot</twBEL><twBEL>controlModule/state_FSM_FFd5</twBEL></twPathDel><twLogDel>1.736</twLogDel><twRouteDel>5.551</twRouteDel><twTotDel>7.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.521</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-2.243</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.104</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y10.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstOffIn anchorID="97" twDataPathType="twDataPathMinDelay"><twSlack>2.617</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.081</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.RSTB</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.603</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.270</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>2.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.826</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.266</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.081</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffIn anchorID="99" twDataPathType="twDataPathMinDelay"><twSlack>2.806</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.081</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.RSTB</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.792</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.270</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.826</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.266</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.081</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffIn anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.081</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp27.IMUX.10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.RSTB</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.930</twDelInfo><twComp>reset_l_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y12.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.270</twLogDel><twRouteDel>2.930</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp27.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.826</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.773</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.CLKB</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.266</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>0.081</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="102"><twConstRollup name="TS_1" fullName="TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;" type="origin" depth="0" requirement="16.666" prefType="period" actual="8.000" actualRollup="9.816" errors="0" errorRollup="0" items="0" itemsRollup="7369"/><twConstRollup name="TS_clkControl_clkfx" fullName="TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;" type="child" depth="1" requirement="39.998" prefType="period" actual="8.318" actualRollup="N/A" errors="0" errorRollup="0" items="3489" itemsRollup="0"/><twConstRollup name="TS_clkControl_clk0" fullName="TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;" type="child" depth="1" requirement="16.666" prefType="period" actual="9.816" actualRollup="N/A" errors="0" errorRollup="0" items="3880" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="103">1</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twSUH2ClkList anchorID="105" twDestWidth="7" twPhaseWidth="5"><twDest>clk_in</twDest><twSUH2Clk ><twSrc>data&lt;0&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;1&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.572</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;2&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;3&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;4&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;5&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;6&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.932</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data&lt;7&gt;</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.993</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="v_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.658</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.117</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.658</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="106" twDestWidth="6" twPhaseWidth="5"><twSrc>clk_in</twSrc><twClk2Out  twOutPad = "b0" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b1" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b2" twMinTime = "2.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g0" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g1" twMinTime = "2.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g2" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "h_sync" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led" twMinTime = "3.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "oe_l" twMinTime = "3.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r0" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r1" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r2" twMinTime = "2.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd_l" twMinTime = "3.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "v_sync" twMinTime = "2.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "wdi" twMinTime = "3.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="107" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>9.816</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="108" twDestWidth="7" twWorstWindow="5.541" twWorstSetup="7.658" twWorstHold="-2.117" twWorstSetupSlack="1.342" twWorstHoldSlack="2.617" ><twConstName>OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;</twConstName><twOffInTblRow ><twSrc>data&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.465" twHoldSlack = "4.572" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.072</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.428" twHoldSlack = "4.593" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.572</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.093</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.738" twHoldSlack = "4.332" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.832</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.936" twHoldSlack = "4.134" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.634</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.595" twHoldSlack = "4.475" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.975</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.721" twHoldSlack = "4.321" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.821</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.610" twHoldSlack = "4.432" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.932</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.784" twHoldSlack = "4.258" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.758</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "1.462" twHoldSlack = "5.493" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.993</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "1.342" twHoldSlack = "2.617" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.658</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.117</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "2.865" twHoldSlack = "4.158" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.658</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="109" twDestWidth="6" twMinSlack="-1.029" twMaxSlack="-0.461" twRelSkew="0.568" ><twConstName>OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;</twConstName><twOffOutTblRow twOutPad = "b0" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b1" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b2" twSlack = "6.696" twMaxDelayCrnr="f" twMinDelay = "2.820" twMinDelayCrnr="t" twRelSkew = "0.568" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g0" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g1" twSlack = "6.666" twMaxDelayCrnr="f" twMinDelay = "2.790" twMinDelayCrnr="t" twRelSkew = "0.538" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g2" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "h_sync" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led" twSlack = "6.128" twMaxDelayCrnr="f" twMinDelay = "3.008" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "oe_l" twSlack = "6.128" twMaxDelayCrnr="f" twMinDelay = "3.008" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r0" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r1" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r2" twSlack = "6.666" twMaxDelayCrnr="f" twMinDelay = "2.790" twMinDelayCrnr="t" twRelSkew = "0.538" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rd_l" twSlack = "6.128" twMaxDelayCrnr="f" twMinDelay = "3.008" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "v_sync" twSlack = "6.577" twMaxDelayCrnr="f" twMinDelay = "2.642" twMinDelayCrnr="t" twRelSkew = "0.449" ></twOffOutTblRow><twOffOutTblRow twOutPad = "wdi" twSlack = "6.128" twMaxDelayCrnr="f" twMinDelay = "3.008" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="110"><twErrCnt>15</twErrCnt><twScore>12151</twScore><twSetupScore>12151</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7436</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2478</twConnCnt></twConstCov><twStats anchorID="111"><twMinPer>9.816</twMinPer><twFootnote number="1" /><twMaxFreq>101.874</twMaxFreq><twMinInBeforeClk>7.658</twMinInBeforeClk><twMinOutAfterClk>6.696</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 22 15:44:48 2016 </twTimestamp></twFoot><twClientInfo anchorID="112"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 172 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
