$date
	Wed Dec 20 18:22:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module debouncer_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # clken $end
$var reg 1 $ error $end
$var reg 1 % in $end
$var integer 32 & i [31:0] $end
$scope module db $end
$var wire 1 " clk $end
$var wire 1 # clken $end
$var wire 1 % in $end
$var reg 2 ' counter [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
1#
0"
0!
$end
#5
b1 '
1%
1"
#6
b1 &
#10
0"
#15
b10 '
1"
#16
b10 &
#20
0"
#25
b0 '
0%
1"
#26
b11 &
#30
0"
#35
b1 '
1"
#36
b100 &
#40
0"
#45
b10 '
1"
#46
b101 &
#50
0"
#55
1!
b0 '
1%
1"
#56
b110 &
#60
0"
#65
b1 '
0%
1"
#66
b111 &
#70
0"
#75
b10 '
1%
1"
#76
b1000 &
#80
0"
#85
0!
b0 '
0%
1"
#86
b1001 &
#90
0"
#95
b1 '
1%
1"
#96
b1010 &
#100
0"
#105
b10 '
0%
1"
#106
b1011 &
#110
0"
#115
1!
b0 '
1%
1"
#116
b1100 &
#120
0"
#125
b1 '
0%
1"
#126
b1101 &
#130
0"
#135
b10 '
1"
#136
b1110 &
#140
0"
#145
b0 '
1%
1"
#146
b1111 &
#150
0"
#155
b1 '
0%
1"
#156
b10000 &
#160
0"
#165
b10 '
1"
#166
b10001 &
#170
0"
#175
0!
b0 '
1"
#176
b10010 &
#180
0"
#185
b1 '
1%
1"
#186
b10011 &
#190
0"
#195
b10 '
1"
#196
b10100 &
