Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 17 12:48:25 2020
| Host         : LAPTOP-4B313PUQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file font_test_top_control_sets_placed.rpt
| Design       : font_test_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal              |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  sync/E[0]                             |                            |                  |                1 |              2 |         2.00 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | btnC_IBUF        |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                   |                            |                  |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                   |                            | btnC_IBUF        |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG                   | vga_sync_unit/Q[0]         |                  |                3 |              8 |         2.67 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | btnC_IBUF        |                2 |             10 |         5.00 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/Q[0]         | btnC_IBUF        |                3 |             10 |         3.33 |
+----------------------------------------+----------------------------+------------------+------------------+----------------+--------------+


