.TH "RCC_APB2_Clock_Enable_Disable" 3 "2020年 八月 7日 星期五" "Version 1.24.0" "STM32F4_HAL" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_APB2_Clock_Enable_Disable \- Enable or disable the High Speed APB (APB2) peripheral clock\&.  

.SH SYNOPSIS
.br
.PP
.SS "宏定义"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_TIM1_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART1_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART6_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_ADC1_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI1_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SYSCFG_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM9_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM11_CLK_ENABLE\fP()"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM1_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART1_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_USART1EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART6_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_USART6EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_ADC1_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI1_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SYSCFG_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM9_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM11_CLK_DISABLE\fP()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))"
.br
.in -1c
.SH "详细描述"
.PP 
Enable or disable the High Speed APB (APB2) peripheral clock\&. 


.PP
\fB注解\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP

.SH "宏定义说明"
.PP 
.SS "#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 625 行定义\&.
.SS "#define __HAL_RCC_ADC1_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 586 行定义\&.
.SS "#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 626 行定义\&.
.SS "#define __HAL_RCC_SPI1_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 593 行定义\&.
.SS "#define __HAL_RCC_SYSCFG_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 627 行定义\&.
.SS "#define __HAL_RCC_SYSCFG_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 600 行定义\&.
.SS "#define __HAL_RCC_TIM11_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 629 行定义\&.
.SS "#define __HAL_RCC_TIM11_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 614 行定义\&.
.SS "#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 622 行定义\&.
.SS "#define __HAL_RCC_TIM1_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 565 行定义\&.
.SS "#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 628 行定义\&.
.SS "#define __HAL_RCC_TIM9_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 607 行定义\&.
.SS "#define __HAL_RCC_USART1_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_USART1EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 623 行定义\&.
.SS "#define __HAL_RCC_USART1_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 572 行定义\&.
.SS "#define __HAL_RCC_USART6_CLK_DISABLE()   (RCC\->APB2ENR &= ~(RCC_APB2ENR_USART6EN))"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 624 行定义\&.
.SS "#define __HAL_RCC_USART6_CLK_ENABLE()"
\fB值:\fP
.PP
.nf
                                        do { \
                                        __IO uint32_t tmpreg = 0x00U; \
                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
                                        /* Delay after an RCC peripheral clock enabling */ \
                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
                                        UNUSED(tmpreg); \
                                          } while(0U)
.fi
.PP
在文件 stm32f4xx_hal_rcc\&.h 第 579 行定义\&.
.SH "作者"
.PP 
由 Doyxgen 通过分析 STM32F4_HAL 的 源代码自动生成\&.
