// Seed: 2451510310
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  and primCall (id_1, id_2, id_3);
  module_3 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_3 #(
    parameter id_3 = 32'd60,
    parameter id_4 = 32'd63
) ();
  supply0 id_2;
  defparam id_3.id_4 = id_2;
  wire id_5;
endmodule
