#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 12 21:40:58 2020
# Process ID: 14680
# Current directory: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.runs/synth_1/system.vds
# Journal file: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6360 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/clockDivider.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.867 ; gain = 111.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_test' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_sync.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_test' (2#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_echo' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_echo.v:13]
	Parameter STATE_UP bound to: 3'b000 
	Parameter STATE_DOWN bound to: 3'b001 
	Parameter STATE_LEFT bound to: 3'b010 
	Parameter STATE_RIGHT bound to: 3'b011 
	Parameter STATE_BLACK bound to: 3'b100 
	Parameter STATE_CYAN bound to: 3'b101 
	Parameter STATE_MAGENTA bound to: 3'b110 
	Parameter STATE_YELLOW bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_fifo.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart.v:24]
	Parameter CLOCK_DIVIDE bound to: 217 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart.v:210]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/fifo.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_EXP bound to: 3 - type: integer 
	Parameter ADDR_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (5#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_fifo.v:12]
INFO: [Synth 8-4471] merging register 'rx_fifo_pop_reg' into 'transmit_reg' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_echo.v:104]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_pop_reg was removed.  [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_echo.v:104]
INFO: [Synth 8-6155] done synthesizing module 'uart_echo' (6#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/rtl/uart_echo.v:13]
INFO: [Synth 8-6157] synthesizing module 'system7seg' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/sys7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/clockDivider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (7#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/clockDivider.v:2]
INFO: [Synth 8-6157] synthesizing module 'quad2SevenSeg' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'segmentDec' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/segmentDec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segmentDec' (8#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/segmentDec.v:23]
WARNING: [Synth 8-567] referenced signal 'alwaysOn' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:51]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:62]
INFO: [Synth 8-6155] done synthesizing module 'quad2SevenSeg' (9#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/quad2SevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system7seg' (10#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/imports/new/sys7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (11#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 480.781 ; gain = 148.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 480.781 ; gain = 148.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 480.781 ; gain = 148.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/constrs_1/imports/HW_Lab/constraint.xdc]
Finished Parsing XDC File [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/constrs_1/imports/HW_Lab/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/constrs_1/imports/HW_Lab/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.707 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.707 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 823.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 823.707 ; gain = 491.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 823.707 ; gain = 491.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 823.707 ; gain = 491.078
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:56]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:59]
INFO: [Synth 8-5544] ROM "rx_countdown0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_color" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 823.707 ; gain = 491.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 37    
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_test 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
Module uart_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_echo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module quad2SevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module clockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/rx_fifo/memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/uart_fifo/tx_fifo/memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "uart/last_color" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uart/tx_byte" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:72]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.srcs/sources_1/new/vga_test.v:72]
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: Generating DSP vga/rgb_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
DSP Report: operator vga/rgb_reg3 is absorbed into DSP vga/rgb_reg3.
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_byte_reg[5] )
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[7][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[6][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[5][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[4][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[3][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[2][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[1][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'uart/uart_fifo/tx_fifo/memory_reg[0][5]' (FDRE) to 'uart/uart_fifo/tx_fifo/memory_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart/last_color_reg[2] )
INFO: [Synth 8-3886] merging instance 'vga/color_reg[4]' (FDE) to 'vga/color_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[5]' (FDE) to 'vga/color_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[6]' (FDE) to 'vga/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[0]' (FDE) to 'vga/color_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[1]' (FDE) to 'vga/color_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[2]' (FDE) to 'vga/color_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[8]' (FDE) to 'vga/color_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[9]' (FDE) to 'vga/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga/color_reg[10]' (FDE) to 'vga/color_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/uart_fifo/uart_inst/tx_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[4]' (FD) to 'vga/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[5]' (FD) to 'vga/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[6]' (FD) to 'vga/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[0]' (FD) to 'vga/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[1]' (FD) to 'vga/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[2]' (FD) to 'vga/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[8]' (FD) to 'vga/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[9]' (FD) to 'vga/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[10]' (FD) to 'vga/rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 823.707 ; gain = 491.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 861.988 ; gain = 529.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 910.949 ; gain = 578.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    28|
|3     |DSP48E1 |     6|
|4     |LUT1    |    29|
|5     |LUT2    |   136|
|6     |LUT3    |    27|
|7     |LUT4    |    38|
|8     |LUT5    |    63|
|9     |LUT6    |   107|
|10    |MUXF7   |     7|
|11    |FDCE    |    24|
|12    |FDRE    |   243|
|13    |FDSE    |    11|
|14    |IBUF    |     3|
|15    |OBUF    |    27|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   750|
|2     |  s7s                  |system7seg      |    50|
|3     |    \genblk1[0].fdiv   |clockDivider    |     2|
|4     |    \genblk1[10].fdiv  |clockDivider_1  |     2|
|5     |    \genblk1[11].fdiv  |clockDivider_2  |     2|
|6     |    \genblk1[12].fdiv  |clockDivider_3  |     2|
|7     |    \genblk1[13].fdiv  |clockDivider_4  |     2|
|8     |    \genblk1[14].fdiv  |clockDivider_5  |     2|
|9     |    \genblk1[15].fdiv  |clockDivider_6  |     2|
|10    |    \genblk1[16].fdiv  |clockDivider_7  |     2|
|11    |    \genblk1[17].fdiv  |clockDivider_8  |     2|
|12    |    \genblk1[1].fdiv   |clockDivider_9  |     2|
|13    |    \genblk1[2].fdiv   |clockDivider_10 |     2|
|14    |    \genblk1[3].fdiv   |clockDivider_11 |     2|
|15    |    \genblk1[4].fdiv   |clockDivider_12 |     2|
|16    |    \genblk1[5].fdiv   |clockDivider_13 |     2|
|17    |    \genblk1[6].fdiv   |clockDivider_14 |     2|
|18    |    \genblk1[7].fdiv   |clockDivider_15 |     2|
|19    |    \genblk1[8].fdiv   |clockDivider_16 |     2|
|20    |    \genblk1[9].fdiv   |clockDivider_17 |     2|
|21    |    q7seg              |quad2SevenSeg   |    14|
|22    |  uart                 |uart_echo       |   424|
|23    |    uart_fifo          |uart_fifo       |   405|
|24    |      rx_fifo          |fifo            |   149|
|25    |      tx_fifo          |fifo_0          |   101|
|26    |      uart_inst        |uart            |   154|
|27    |  vga                  |vga_test        |   245|
|28    |    vga_sync_unit      |vga_sync        |    85|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 911.961 ; gain = 236.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 911.961 ; gain = 579.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 911.961 ; gain = 592.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_6/Lab_6.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 12 21:41:41 2020...
