

================================================================
== Vitis HLS Report for 'mq_pointer_table_500_s'
================================================================
* Date:           Tue Aug 15 18:30:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.602 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %mq_pointerUpdFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 6 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mq_pointer_table<500>.exit"   --->   Operation 7 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.33ns)   --->   "%mq_pointerUpdFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 8 'read' 'mq_pointerUpdFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%udpate_key_V = trunc i64 %mq_pointerUpdFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 9 'trunc' 'udpate_key_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%udpate_entry_head_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 16, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 10 'partselect' 'udpate_entry_head_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%udpate_entry_tail_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 11 'partselect' 'udpate_entry_tail_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%udpate_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %mq_pointerUpdFifo_read, i64 48" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 12 'bitselect' 'udpate_entry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln145 = br void %mq_pointer_table<500>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:145]   --->   Operation 13 'br' 'br_ln145' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:119]   --->   Operation 26 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_head_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 27 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_tail_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 28 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i1 %ptr_table_valid, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 29 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mq_lockedKey_V_load = load i16 %mq_lockedKey_V"   --->   Operation 30 'load' 'mq_lockedKey_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mq_isLocked_load = load i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 31 'load' 'mq_isLocked_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_254 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %mq_pointerReqFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 32 'nbreadreq' 'tmp_i_254' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %tmp_i_254, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 33 'xor' 'xor_ln146' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mq_wait_load = load i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 34 'load' 'mq_wait_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %mq_wait_load, i1 %xor_ln146" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 35 'or' 'or_ln146' <Predicate = (!tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%mq_request_key_V_load = load i16 %mq_request_key_V"   --->   Operation 36 'load' 'mq_request_key_V_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_ln146, void %if.then15.i, void %if.else24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 37 'br' 'br_ln146' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.33ns)   --->   "%mq_pointerReqFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mq_pointerReqFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 38 'read' 'mq_pointerReqFifo_read' <Predicate = (!tmp_i & !or_ln146)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i32 %mq_pointerReqFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 39 'trunc' 'trunc_ln148' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln148 = store i16 %trunc_ln148, i16 %mq_request_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 40 'store' 'store_ln148' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mq_pointerReqFifo_read, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %tmp, void %if.else18.i, void %land.lhs.true16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 42 'br' 'br_ln149' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %mq_isLocked_load, void %if.then21.i, void %if.then17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 43 'br' 'br_ln149' <Predicate = (!tmp_i & !or_ln146 & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln158 = store i1 1, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:158]   --->   Operation 44 'store' 'store_ln158' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln159 = store i16 %trunc_ln148, i16 %mq_lockedKey_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:159]   --->   Operation 45 'store' 'store_ln159' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end23.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!tmp_i & !or_ln146 & !mq_isLocked_load) | (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%store_ln151 = store i1 1, i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:151]   --->   Operation 47 'store' 'store_ln151' <Predicate = (!tmp_i & !or_ln146 & tmp & mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end23.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:152]   --->   Operation 48 'br' 'br_ln152' <Predicate = (!tmp_i & !or_ln146 & tmp & mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:162]   --->   Operation 49 'br' 'br_ln162' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %mq_wait_load, void %if.end30.i, void %if.then25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:163]   --->   Operation 50 'br' 'br_ln163' <Predicate = (!tmp_i & or_ln146)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %mq_isLocked_load, void %if.then26.i, void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:165]   --->   Operation 51 'br' 'br_ln165' <Predicate = (!tmp_i & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%store_ln168 = store i1 1, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:168]   --->   Operation 52 'store' 'store_ln168' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln169 = store i16 %mq_request_key_V_load, i16 %mq_lockedKey_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:169]   --->   Operation 53 'store' 'store_ln169' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 54 [1/1] (0.84ns)   --->   "%store_ln170 = store i1 0, i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:170]   --->   Operation 54 'store' 'store_ln170' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:172]   --->   Operation 55 'br' 'br_ln172' <Predicate = (!tmp_i & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!tmp_i & or_ln146)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %udpate_key_V"   --->   Operation 57 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 58 'getelementptr' 'ptr_table_head_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 59 'getelementptr' 'ptr_table_tail_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 60 'getelementptr' 'ptr_table_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.26ns)   --->   "%store_ln140 = store i16 %udpate_entry_head_V, i9 %ptr_table_head_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 61 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_2 : Operation 62 [1/1] (2.26ns)   --->   "%store_ln140 = store i16 %udpate_entry_tail_V, i9 %ptr_table_tail_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 62 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_2 : Operation 63 [1/1] (2.26ns)   --->   "%store_ln140 = store i1 %udpate_entry_valid, i9 %ptr_table_valid_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 63 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 64 [1/1] (1.18ns)   --->   "%icmp_ln1019 = icmp_eq  i16 %mq_lockedKey_V_load, i16 %udpate_key_V"   --->   Operation 64 'icmp' 'icmp_ln1019' <Predicate = (tmp_i)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln1019, void %if.end.i, void %if.then13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 65 'br' 'br_ln141' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.84ns)   --->   "%store_ln143 = store i1 0, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:143]   --->   Operation 66 'store' 'store_ln143' <Predicate = (tmp_i & icmp_ln1019)> <Delay = 0.84>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:144]   --->   Operation 67 'br' 'br_ln144' <Predicate = (tmp_i & icmp_ln1019)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i16 %trunc_ln148"   --->   Operation 68 'zext' 'zext_ln541_4' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_1 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 69 'getelementptr' 'ptr_table_head_V_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_1 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 70 'getelementptr' 'ptr_table_tail_V_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_1 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 71 'getelementptr' 'ptr_table_valid_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 72 'load' 'ptr_table_head_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 73 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 73 'load' 'ptr_table_tail_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 74 [2/2] (2.26ns)   --->   "%ptr_table_valid_load = load i9 %ptr_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 74 'load' 'ptr_table_valid_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i16 %trunc_ln148"   --->   Operation 75 'zext' 'zext_ln541_6' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_3 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 76 'getelementptr' 'ptr_table_head_V_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_3 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 77 'getelementptr' 'ptr_table_tail_V_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_3 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 78 'getelementptr' 'ptr_table_valid_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 79 'load' 'ptr_table_head_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 80 'load' 'ptr_table_tail_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 81 [2/2] (2.26ns)   --->   "%ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 81 'load' 'ptr_table_valid_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i16 %mq_request_key_V_load"   --->   Operation 82 'zext' 'zext_ln541_5' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_2 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 83 'getelementptr' 'ptr_table_head_V_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_2 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 84 'getelementptr' 'ptr_table_tail_V_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_2 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 85 'getelementptr' 'ptr_table_valid_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 86 'load' 'ptr_table_head_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 87 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 87 'load' 'ptr_table_tail_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 88 [2/2] (2.26ns)   --->   "%ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 88 'load' 'ptr_table_valid_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 89 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 89 'load' 'ptr_table_head_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 90 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 90 'load' 'ptr_table_tail_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 91 [1/2] (2.26ns)   --->   "%ptr_table_valid_load = load i9 %ptr_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 91 'load' 'ptr_table_valid_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_131_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load, i16 %ptr_table_tail_V_load, i16 %ptr_table_head_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 92 'bitconcatenate' 'tmp_131_i' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i33 %tmp_131_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 93 'zext' 'zext_ln155' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.33ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 94 'write' 'write_ln155' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln156 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:156]   --->   Operation 95 'br' 'br_ln156' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 96 'load' 'ptr_table_head_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 97 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 97 'load' 'ptr_table_tail_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 98 [1/2] (2.26ns)   --->   "%ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 98 'load' 'ptr_table_valid_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_133_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_2, i16 %ptr_table_tail_V_load_2, i16 %ptr_table_head_V_load_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 99 'bitconcatenate' 'tmp_133_i' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i33 %tmp_133_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 100 'zext' 'zext_ln155_1' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.33ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 101 'write' 'write_ln155' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:160]   --->   Operation 102 'br' 'br_ln160' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 103 'load' 'ptr_table_head_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 104 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 104 'load' 'ptr_table_tail_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 105 [1/2] (2.26ns)   --->   "%ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 105 'load' 'ptr_table_valid_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_132_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_1, i16 %ptr_table_tail_V_load_1, i16 %ptr_table_head_V_load_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 106 'bitconcatenate' 'tmp_132_i' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i33 %tmp_132_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 107 'zext' 'zext_ln167' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.33ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln167" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 108 'write' 'write_ln167' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:171]   --->   Operation 109 'br' 'br_ln171' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	fifo read operation ('mq_pointerUpdFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139) on port 'mq_pointerUpdFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139) [105]  (2.34 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	fifo read operation ('mq_pointerReqFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148) on port 'mq_pointerReqFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148) [39]  (2.34 ns)
	'store' operation ('store_ln159', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:159) of variable 'trunc_ln148', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148 on static variable 'mq_lockedKey_V' [70]  (0.844 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('ptr_table_head_V_addr_3', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) [60]  (0 ns)
	'load' operation ('ptr_table_head_V_load_2', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) on array 'ptr_table_head_V' [63]  (2.27 ns)

 <State 4>: 4.6ns
The critical path consists of the following:
	'load' operation ('ptr_table_head_V_load_2', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) on array 'ptr_table_head_V' [63]  (2.27 ns)
	fifo write operation ('write_ln155', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) on port 'mq_pointerRspFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) [68]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
