
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115889                       # Number of seconds simulated
sim_ticks                                115888895059                       # Number of ticks simulated
final_tick                               1170719513138                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70378                       # Simulator instruction rate (inst/s)
host_op_rate                                    88882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3714003                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912484                       # Number of bytes of host memory used
host_seconds                                 31203.23                       # Real time elapsed on the host
sim_insts                                  2196012871                       # Number of instructions simulated
sim_ops                                    2773406473                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       184960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       263680                       # Number of bytes read from this memory
system.physmem.bytes_read::total               452096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       450432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            450432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2060                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3532                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3519                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3519                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      1596011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2275283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3901116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3886757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3886757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3886757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      1596011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2275283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7787873                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139122324                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23425651                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19005076                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001493                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9675637                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9021909                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2524037                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92306                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102402294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128066182                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23425651                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11545946                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28213091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6524155                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2522928                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11961170                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137635444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109422353     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1987274      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648502      2.65%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3296106      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101535      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714200      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          998500      0.73%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039170      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13427804      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137635444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168382                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.920529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101363954                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3878254                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27848965                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47354                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4496909                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049762                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155072939                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4496909                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102179738                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1045387                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1676975                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27061934                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153373093                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220609                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216912649                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714233508                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714233508                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45208080                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4228874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14586309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83272                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609488                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150497338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139803026                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156948                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26440865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58170447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137635444                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015749                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560855                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79082996     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24092187     17.50%     74.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12669672      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7328437      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8105615      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3013457      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667204      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       513793      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162083      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137635444                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559436     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118776     14.55%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137911     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117733008     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1977937      1.41%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12901777      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173398      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139803026                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.004893                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816123                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418214567                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176972220                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136736592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140619149                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270576                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3392874                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119608                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4496909                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         679781                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103537                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150531150                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14586309                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210650                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89500                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239388                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137496654                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12391522                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2306372                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19564589                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19568183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173067                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.988315                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136861864                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136736592                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79814584                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224178094                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.982852                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356032                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27402142                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026630                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133138535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694823                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82489394     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466945     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11657261      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3955339      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885352      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1705744      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1209465      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997266      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771769      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133138535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280898324                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305560203                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1486880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.391223                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.391223                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.718792                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.718792                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       619090864                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191404577                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144413690                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139122324                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21797211                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17967831                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1939555                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8861200                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8356344                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2284520                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85511                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106086015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119729051                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21797211                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10640864                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25015711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5747679                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2656990                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12304879                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1605401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137534400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112518689     81.81%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1295197      0.94%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1839482      1.34%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2413212      1.75%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2708297      1.97%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2020441      1.47%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1169052      0.85%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1707213      1.24%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11862817      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137534400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156677                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.860603                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104914889                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4219124                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24566825                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58111                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3775450                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3482381                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144471631                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3775450                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105638983                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1024110                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1888218                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23903547                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1304086                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143525617                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          359                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        262113                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       539779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          201                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200116772                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670512655                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670512655                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163501979                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36614660                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37955                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21994                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3918280                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13643872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7087983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117174                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1545255                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139547626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130547753                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25777                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20160546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47619323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5998                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137534400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.949201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507344                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82307441     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22231329     16.16%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12314288      8.95%     84.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7953461      5.78%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7304212      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2920801      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1755138      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       506056      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       241674      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137534400                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62799     22.60%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93847     33.78%     56.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121195     43.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109602650     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1993877      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15961      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11901094      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7034171      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130547753                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.938367                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             277841                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002128                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    398933524                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159746422                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128072749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130825594                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320231                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2854528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172378                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3775450                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         767414                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105537                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139585548                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1276933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13643872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7087983                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21960                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1136274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1100914                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237188                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128800247                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11739834                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1747506                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18772685                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18044791                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7032851                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.925806                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128073043                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128072749                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75024655                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203840603                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.920577                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95755098                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117686725                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21905697                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1971433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133758950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86057663     64.34%     64.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22936878     17.15%     81.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9003935      6.73%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4635483      3.47%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4046340      3.03%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1939715      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1683692      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792511      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2662733      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133758950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95755098                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117686725                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17704933                       # Number of memory references committed
system.switch_cpus1.commit.loads             10789336                       # Number of loads committed
system.switch_cpus1.commit.membars              15962                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16878790                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106078814                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2401280                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2662733                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270688639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          282960434                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1587924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95755098                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117686725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95755098                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.452897                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.452897                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.688280                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.688280                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       580358051                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177688330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135336614                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31924                       # number of misc regfile writes
system.l2.replacements                           3532                       # number of replacements
system.l2.tagsinuse                      131071.988586                       # Cycle average of tags in use
system.l2.total_refs                          1259773                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134604                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.359105                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85085.025563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    755.310168                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1068.698515                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19080.305278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            113.998283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          24747.657363                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.649147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188810                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37398                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        48060                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   85459                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39278                       # number of Writeback hits
system.l2.Writeback_hits::total                 39278                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        48060                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85459                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37398                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        48060                       # number of overall hits
system.l2.overall_hits::total                   85459                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2058                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3530                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2060                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3532                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1445                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2060                       # number of overall misses
system.l2.overall_misses::total                  3532                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2075550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    293285666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2214170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    409561648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       707137034                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       418924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        418924                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2075550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    293285666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2214170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    409980572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        707555958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2075550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    293285666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2214170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    409980572                       # number of overall miss cycles
system.l2.overall_miss_latency::total       707555958                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               88989                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39278                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39278                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88991                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88991                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.037201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.041063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039668                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.037201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.041101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039689                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.037201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.041101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039689                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148253.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 202965.858824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 170320.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199009.547133                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200322.105949                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       209462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       209462                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148253.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 202965.858824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 170320.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199019.695146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200327.281427                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148253.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 202965.858824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 170320.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199019.695146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200327.281427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3519                       # number of writebacks
system.l2.writebacks::total                      3519                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2058                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3530                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3532                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3532                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1259058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    209159123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1457635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    289620683                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    501496499                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       302441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       302441                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1259058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    209159123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1457635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    289923124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    501798940                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1259058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    209159123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1457635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    289923124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    501798940                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.041063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039668                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.037201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.041101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039689                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.037201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.041101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039689                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89932.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144746.797924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112125.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140729.194849                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142066.996884                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 151220.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 151220.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89932.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 144746.797924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 112125.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140739.380583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142072.180068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89932.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 144746.797924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 112125.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140739.380583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142072.180068                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996524                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968803                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185677.760259                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996524                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11961154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11961154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11961154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11961154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11961154                       # number of overall hits
system.cpu0.icache.overall_hits::total       11961154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2615090                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2615090                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2615090                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2615090                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2615090                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2615090                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11961170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11961170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11961170                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11961170                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11961170                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11961170                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163443.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163443.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163443.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163443.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163443.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163443.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2191950                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2191950                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2191950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2191950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2191950                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2191950                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156567.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156567.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156567.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156567.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156567.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156567.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38843                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168062065                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39099                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.372465                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.606292                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.393708                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904712                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095288                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9320189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9320189                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16377966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16377966                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16377966                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16377966                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117565                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117565                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117565                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117565                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10545832777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10545832777                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10545832777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10545832777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10545832777                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10545832777                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9437754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9437754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16495531                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16495531                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16495531                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16495531                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89702.145851                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89702.145851                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89702.145851                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89702.145851                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89702.145851                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89702.145851                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12052                       # number of writebacks
system.cpu0.dcache.writebacks::total            12052                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78722                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78722                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78722                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38843                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38843                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38843                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2747806916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2747806916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2747806916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2747806916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2747806916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2747806916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70741.366939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70741.366939                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 70741.366939                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70741.366939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 70741.366939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70741.366939                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996452                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012570249                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037364.686117                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996452                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12304862                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12304862                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12304862                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12304862                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12304862                       # number of overall hits
system.cpu1.icache.overall_hits::total       12304862                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2828926                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2828926                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2828926                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2828926                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2828926                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2828926                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12304879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12304879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12304879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12304879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12304879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12304879                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166407.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166407.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166407.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166407.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166407.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166407.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2386370                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2386370                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2386370                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2386370                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2386370                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2386370                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       170455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       170455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       170455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       170455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       170455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       170455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50120                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171665786                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50376                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3407.689892                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.280852                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.719148                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911253                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088747                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8740174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8740174                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6879906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6879906                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16855                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15620080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15620080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15620080                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15620080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145297                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2798                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148095                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148095                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12365293134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12365293134                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    452974478                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    452974478                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12818267612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12818267612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12818267612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12818267612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8885471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8885471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6882704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6882704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15768175                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15768175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15768175                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15768175                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016352                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016352                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009392                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009392                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009392                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009392                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85103.568098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85103.568098                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 161892.236598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161892.236598                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86554.357757                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86554.357757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86554.357757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86554.357757                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       960283                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 137183.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27226                       # number of writebacks
system.cpu1.dcache.writebacks::total            27226                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95179                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2796                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2796                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97975                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97975                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50118                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50118                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50120                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50120                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3573839252                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3573839252                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       447724                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       447724                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3574286976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3574286976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3574286976                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3574286976                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71308.496987                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71308.496987                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       223862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       223862                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71314.584517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71314.584517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71314.584517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71314.584517                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
