Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 21:29:00 2020
| Host         : DESKTOP-E6CPFKC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_attack_on_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/atk_FSM/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.815    -1102.364                    108                  655        0.209        0.000                      0                  655        4.500        0.000                       0                   372  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.815    -1102.364                    108                  655        0.209        0.000                      0                  655        4.500        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          108  Failing Endpoints,  Worst Slack      -10.815ns,  Total Violation    -1102.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.815ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.742ns  (logic 10.573ns (50.975%)  route 10.169ns (49.025%))
  Logic Levels:           34  (CARRY4=22 LUT1=2 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.557     5.078    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/Q
                         net (fo=2, routed)           0.429     5.963    display/attack_screen/dodge_screen/bullet_unit_1/move[1]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.619 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.619    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.953 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.480     7.433    attack_screen/dodge_screen/p_1_in[6]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.303     7.736 r  i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     7.736    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__0_i_7_0[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.269 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.269    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.386 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.386    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.709 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/O[1]
                         net (fo=7, routed)           0.803     9.512    display/attack_screen/dodge_screen/bullet_unit_1/move4[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.306     9.818 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_13/O
                         net (fo=13, routed)          0.712    10.530    display/attack_screen/dodge_screen/bullet_unit_1/move3[14]
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.654 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_3/O
                         net (fo=1, routed)           0.342    10.996    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_3_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.503 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.503    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.617    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.731 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.731    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.970 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.811    12.782    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_5
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.302    13.084 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_11/O
                         net (fo=2, routed)           0.452    13.536    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_11_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_3/O
                         net (fo=2, routed)           0.642    14.302    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_3_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.426 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_7/O
                         net (fo=1, routed)           0.000    14.426    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_7_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.976 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.976    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.289 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/O[3]
                         net (fo=17, routed)          0.696    15.985    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_4
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.291 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_1/O
                         net (fo=1, routed)           0.934    17.225    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.610 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.610    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.724 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.724    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.946 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__2/O[0]
                         net (fo=4, routed)           0.579    18.525    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__2_n_7
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.299    18.824 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_2/O
                         net (fo=1, routed)           0.809    19.633    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.031 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.031    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.253 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__2/O[0]
                         net (fo=1, routed)           0.589    20.842    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__2_n_7
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.299    21.141 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.141    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_4_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.389 f  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[3]
                         net (fo=1, routed)           0.571    21.960    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_4
    SLICE_X37Y23         LUT1 (Prop_lut1_I0_O)        0.306    22.266 r  display/attack_screen/dodge_screen/bullet_unit_1/i___358_carry__3_i_1/O
                         net (fo=1, routed)           0.000    22.266    display/attack_screen/dodge_screen/bullet_unit_1/i___358_carry__3_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.757 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.743    23.500    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.329    23.829 r  display/attack_screen/dodge_screen/bullet_unit_1/move[12]_i_5__0/O
                         net (fo=1, routed)           0.000    23.829    display/attack_screen/dodge_screen/bullet_unit_1/move[12]_i_5__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.379 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.379    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.493    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.607    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.941 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.576    25.517    display/attack_screen/dodge_screen/bullet_unit_1/move1_1[22]
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.303    25.820 r  display/attack_screen/dodge_screen/bullet_unit_1/move[22]_i_1/O
                         net (fo=1, routed)           0.000    25.820    display/attack_screen/dodge_screen/bullet_unit_1/move[22]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.430    14.771    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081    15.005    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -25.820    
  -------------------------------------------------------------------
                         slack                                -10.815    

Slack (VIOLATED) :        -10.680ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.625ns  (logic 10.772ns (52.227%)  route 9.853ns (47.773%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.632 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.749 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.749    display/attack_screen/atk_FSM/state_divider_reg[20]_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.968 r  display/attack_screen/atk_FSM/state_divider_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.520    25.488    display/attack_screen/atk_FSM/state_divider1[21]
    SLICE_X7Y18          LUT5 (Prop_lut5_I0_O)        0.295    25.783 r  display/attack_screen/atk_FSM/state_divider[21]_i_1/O
                         net (fo=1, routed)           0.000    25.783    display/attack_screen/atk_FSM/p_0_in[21]
    SLICE_X7Y18          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.507    14.848    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.031    15.104    display/attack_screen/atk_FSM/state_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -25.783    
  -------------------------------------------------------------------
                         slack                                -10.680    

Slack (VIOLATED) :        -10.662ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.544ns  (logic 10.770ns (52.424%)  route 9.774ns (47.576%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.632 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.955 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.441    25.396    display/attack_screen/atk_FSM/state_divider1[18]
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.306    25.702 r  display/attack_screen/atk_FSM/state_divider[18]_i_1/O
                         net (fo=1, routed)           0.000    25.702    display/attack_screen/atk_FSM/p_0_in[18]
    SLICE_X11Y17         FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.443    14.784    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.031    15.040    display/attack_screen/atk_FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -25.702    
  -------------------------------------------------------------------
                         slack                                -10.662    

Slack (VIOLATED) :        -10.632ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 10.763ns (52.173%)  route 9.866ns (47.827%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.632 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.947 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.533    25.481    display/attack_screen/atk_FSM/state_divider1[20]
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.307    25.788 r  display/attack_screen/atk_FSM/state_divider[20]_i_1/O
                         net (fo=1, routed)           0.000    25.788    display/attack_screen/atk_FSM/p_0_in[20]
    SLICE_X6Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.509    14.850    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[20]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081    15.156    display/attack_screen/atk_FSM/state_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -25.788    
  -------------------------------------------------------------------
                         slack                                -10.632    

Slack (VIOLATED) :        -10.592ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.539ns  (logic 10.536ns (51.297%)  route 10.003ns (48.703%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.721 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.670    25.392    display/attack_screen/atk_FSM/state_divider1[10]
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.306    25.698 r  display/attack_screen/atk_FSM/state_divider[10]_i_1/O
                         net (fo=1, routed)           0.000    25.698    display/attack_screen/atk_FSM/p_0_in[10]
    SLICE_X4Y15          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.511    14.852    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[10]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.029    15.106    display/attack_screen/atk_FSM/state_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -25.698    
  -------------------------------------------------------------------
                         slack                                -10.592    

Slack (VIOLATED) :        -10.588ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.551ns  (logic 10.655ns (51.846%)  route 9.896ns (48.154%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.632 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.851 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.563    25.414    display/attack_screen/atk_FSM/state_divider1[17]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.295    25.709 r  display/attack_screen/atk_FSM/state_divider[17]_i_1/O
                         net (fo=1, routed)           0.000    25.709    display/attack_screen/atk_FSM/p_0_in[17]
    SLICE_X0Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.511    14.852    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.031    15.122    display/attack_screen/atk_FSM/state_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -25.709    
  -------------------------------------------------------------------
                         slack                                -10.588    

Slack (VIOLATED) :        -10.578ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 10.457ns (51.009%)  route 10.043ns (48.991%))
  Logic Levels:           34  (CARRY4=22 LUT1=2 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.557     5.078    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/Q
                         net (fo=2, routed)           0.429     5.963    display/attack_screen/dodge_screen/bullet_unit_1/move[1]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.619 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.619    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.953 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.480     7.433    attack_screen/dodge_screen/p_1_in[6]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.303     7.736 r  i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     7.736    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__0_i_7_0[1]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.269 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.269    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.386 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.386    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.709 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/O[1]
                         net (fo=7, routed)           0.803     9.512    display/attack_screen/dodge_screen/bullet_unit_1/move4[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.306     9.818 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_13/O
                         net (fo=13, routed)          0.712    10.530    display/attack_screen/dodge_screen/bullet_unit_1/move3[14]
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.654 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_3/O
                         net (fo=1, routed)           0.342    10.996    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_3_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.503 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.503    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.617    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.731 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.731    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.970 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/O[2]
                         net (fo=3, routed)           0.811    12.782    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_5
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.302    13.084 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_11/O
                         net (fo=2, routed)           0.452    13.536    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_11_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_3/O
                         net (fo=2, routed)           0.642    14.302    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_3_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.426 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_7/O
                         net (fo=1, routed)           0.000    14.426    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__5_i_7_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.976 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.976    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.289 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/O[3]
                         net (fo=17, routed)          0.696    15.985    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_4
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.291 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_1/O
                         net (fo=1, routed)           0.934    17.225    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.610 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.610    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.724 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.724    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.946 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__2/O[0]
                         net (fo=4, routed)           0.579    18.525    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__2_n_7
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.299    18.824 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_2/O
                         net (fo=1, routed)           0.809    19.633    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_2_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.031 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.031    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.253 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__2/O[0]
                         net (fo=1, routed)           0.589    20.842    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__2_n_7
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.299    21.141 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.141    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_4_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.389 f  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[3]
                         net (fo=1, routed)           0.571    21.960    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_4
    SLICE_X37Y23         LUT1 (Prop_lut1_I0_O)        0.306    22.266 r  display/attack_screen/dodge_screen/bullet_unit_1/i___358_carry__3_i_1/O
                         net (fo=1, routed)           0.000    22.266    display/attack_screen/dodge_screen/bullet_unit_1/i___358_carry__3_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.757 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.743    23.500    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.329    23.829 r  display/attack_screen/dodge_screen/bullet_unit_1/move[12]_i_5__0/O
                         net (fo=1, routed)           0.000    23.829    display/attack_screen/dodge_screen/bullet_unit_1/move[12]_i_5__0_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.379 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.379    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.493    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.607    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.829 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0/O[0]
                         net (fo=1, routed)           0.451    25.280    display/attack_screen/dodge_screen/bullet_unit_1/move1_1[21]
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.299    25.579 r  display/attack_screen/dodge_screen/bullet_unit_1/move[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.579    display/attack_screen/dodge_screen/bullet_unit_1/move[21]_i_1__0_n_0
    SLICE_X34Y22         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.430    14.771    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[21]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077    15.001    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[21]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -25.579    
  -------------------------------------------------------------------
                         slack                                -10.578    

Slack (VIOLATED) :        -10.577ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.541ns  (logic 10.653ns (51.863%)  route 9.888ns (48.137%))
  Logic Levels:           30  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.838 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.555    25.393    display/attack_screen/atk_FSM/state_divider1[14]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.306    25.699 r  display/attack_screen/atk_FSM/state_divider[14]_i_1/O
                         net (fo=1, routed)           0.000    25.699    display/attack_screen/atk_FSM/p_0_in[14]
    SLICE_X0Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.511    14.852    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[14]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.031    15.122    display/attack_screen/atk_FSM/state_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -25.699    
  -------------------------------------------------------------------
                         slack                                -10.577    

Slack (VIOLATED) :        -10.552ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.522ns  (logic 10.421ns (50.780%)  route 10.101ns (49.220%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.617 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.768    25.385    display/attack_screen/atk_FSM/state_divider1[9]
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.295    25.680 r  display/attack_screen/atk_FSM/state_divider[9]_i_1/O
                         net (fo=1, routed)           0.000    25.680    display/attack_screen/atk_FSM/p_0_in[9]
    SLICE_X0Y9           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.517    14.858    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    15.128    display/attack_screen/atk_FSM/state_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -25.680    
  -------------------------------------------------------------------
                         slack                                -10.552    

Slack (VIOLATED) :        -10.546ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 10.747ns (52.620%)  route 9.677ns (47.380%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.637     5.158    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display/attack_screen/atk_FSM/state_divider_reg[5]/Q
                         net (fo=2, routed)           0.652     6.266    display/attack_screen/atk_FSM/state_divider[5]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.903 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  display/attack_screen/atk_FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    display/attack_screen/atk_FSM/state_divider3_carry__1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  display/attack_screen/atk_FSM/state_divider3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.137    display/attack_screen/atk_FSM/state_divider3_carry__2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.460 f  display/attack_screen/atk_FSM/state_divider3_carry__3/O[1]
                         net (fo=8, routed)           0.656     8.116    display/attack_screen/atk_FSM/p_1_in[18]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.306     8.422 r  display/attack_screen/atk_FSM/i__carry__3_i_16/O
                         net (fo=1, routed)           0.000     8.422    display/attack_screen/atk_FSM/i__carry__3_i_16_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  display/attack_screen/atk_FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.972    display/attack_screen/atk_FSM/i__carry__3_i_9_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  display/attack_screen/atk_FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.675     9.869    display/attack_screen/atk_FSM/state_divider4[21]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.299    10.168 r  display/attack_screen/atk_FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.355    10.524    display/attack_screen/atk_FSM/state_divider3[21]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  display/attack_screen/atk_FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.011    11.659    display/attack_screen/atk_FSM/i__carry__5_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.783 r  display/attack_screen/atk_FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    11.783    display/attack_screen/atk_FSM/i__carry__5_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.333    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.572 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           0.647    13.219    display/attack_screen/atk_FSM/state_divider2_inferred__0/i__carry__6_n_5
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.302    13.521 r  display/attack_screen/atk_FSM/i___171_carry__5_i_1/O
                         net (fo=1, routed)           0.834    14.355    display/attack_screen/atk_FSM/i___171_carry__5_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.751 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.074 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[1]
                         net (fo=16, routed)          0.828    15.902    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_6
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.306    16.208 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.676    16.884    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.391 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.391    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.725 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.723    18.448    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.303    18.751 r  display/attack_screen/atk_FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.751    display/attack_screen/atk_FSM/i___332_carry__0_i_2_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.149 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.149    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.483 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.696    20.179    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.303    20.482 r  display/attack_screen/atk_FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.482    display/attack_screen/atk_FSM/i___368_carry__3_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.883 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.883    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.217 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.607    21.824    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.584 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.972    23.556    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.329    23.885 r  display/attack_screen/atk_FSM/state_divider[8]_i_6/O
                         net (fo=1, routed)           0.000    23.885    display/attack_screen/atk_FSM/state_divider[8]_i_6_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.398 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.398    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.515 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.515    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.632 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.749 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.749    display/attack_screen/atk_FSM/state_divider_reg[20]_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.906 f  display/attack_screen/atk_FSM/state_divider_reg[31]_i_2/CO[1]
                         net (fo=1, routed)           0.344    25.250    display/attack_screen/atk_FSM/state_divider_reg[31]_i_2_n_2
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    25.582 r  display/attack_screen/atk_FSM/state_divider[31]_i_1/O
                         net (fo=1, routed)           0.000    25.582    display/attack_screen/atk_FSM/p_0_in[31]
    SLICE_X9Y19          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         1.439    14.780    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[31]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.031    15.036    display/attack_screen/atk_FSM/state_divider_reg[31]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -25.582    
  -------------------------------------------------------------------
                         slack                                -10.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.559     1.442    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q
                         net (fo=3, routed)           0.114     1.697    display/attack_screen/dodge_screen/bullet_unit_1/collision_reg_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.742 r  display/attack_screen/dodge_screen/bullet_unit_1/collision_i_1/O
                         net (fo=1, routed)           0.000     1.742    display/attack_screen/dodge_screen/bullet_unit_1/collision_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.826     1.953    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    display/attack_screen/dodge_screen/bullet_unit_1/collision_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.436%)  route 0.176ns (48.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.557     1.440    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/Q
                         net (fo=24, routed)          0.176     1.757    display/attack_screen/dodge_screen/bullet_unit_1/Q[5]
    SLICE_X34Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1/O
                         net (fo=1, routed)           0.000     1.802    display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.825     1.952    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121     1.576    display/attack_screen/dodge_screen/bullet_unit_1/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.745%)  route 0.196ns (51.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.555     1.438    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  display/vsync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  display/vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=31, routed)          0.196     1.775    display/vsync_unit/Q[7]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  display/vsync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.820    display/vsync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X30Y19         FDRE                                         r  display/vsync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.822     1.949    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  display/vsync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     1.592    display/vsync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.151     1.771    uart_transmitter/Q[1]
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  uart_transmitter/tx_i_2/O
                         net (fo=1, routed)           0.000     1.816    uart_transmitter/tx_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  uart_transmitter/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.867     1.994    uart_transmitter/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  uart_transmitter/tx_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091     1.586    uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tx_transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.227%)  route 0.184ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  tx_transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  tx_transmit_reg/Q
                         net (fo=4, routed)           0.184     1.802    uart_transmitter/tx_transmit
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.847 r  uart_transmitter/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    uart_transmitter/state[0]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  uart_transmitter/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.867     1.994    uart_transmitter/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  uart_transmitter/state_reg[0]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091     1.607    uart_transmitter/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.458%)  route 0.143ns (40.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.560     1.443    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  display/vsync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  display/vsync_unit/h_count_reg_reg[9]/Q
                         net (fo=30, routed)          0.143     1.750    display/vsync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  display/vsync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.795    display/vsync_unit/hsync_next
    SLICE_X13Y17         FDRE                                         r  display/vsync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.828     1.955    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  display/vsync_unit/hsync_reg_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.091     1.548    display/vsync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.656%)  route 0.181ns (46.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.562     1.445    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  display/vsync_unit/h_count_reg_reg[8]/Q
                         net (fo=31, routed)          0.181     1.790    display/vsync_unit/h_count_reg_reg[9]_0[8]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  display/vsync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    display/vsync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X14Y17         FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.828     1.955    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121     1.578    display/vsync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.275ns (69.748%)  route 0.119ns (30.252%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.596     1.479    uart_transmitter/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  uart_transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  uart_transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.119     1.762    uart_transmitter/count_reg[1]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.873 r  uart_transmitter/count_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.873    uart_transmitter/count_reg[0]_i_3_n_6
    SLICE_X2Y0           FDRE                                         r  uart_transmitter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.867     1.994    uart_transmitter/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  uart_transmitter/count_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.134     1.613    uart_transmitter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.559     1.442    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q
                         net (fo=3, routed)           0.168     1.751    display/attack_screen/dodge_screen/bullet_unit_3/collision_reg_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  display/attack_screen/dodge_screen/bullet_unit_3/collision_i_1__1/O
                         net (fo=1, routed)           0.000     1.796    display/attack_screen/dodge_screen/bullet_unit_3/collision_i_1__1_n_0
    SLICE_X43Y14         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.828     1.955    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.091     1.533    display/attack_screen/dodge_screen/bullet_unit_3/collision_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tx_transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  tx_transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  tx_transmit_reg/Q
                         net (fo=4, routed)           0.168     1.786    uart_receiver/tx_transmit
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  uart_receiver/tx_transmit_i_1/O
                         net (fo=1, routed)           0.000     1.831    uart_receiver_n_24
    SLICE_X5Y2           FDRE                                         r  tx_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=371, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  tx_transmit_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.091     1.568    tx_transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    display/attack_screen/dodge_screen/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    display/attack_screen/dodge_screen/sel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7    display/attack_screen/dodge_screen/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   display/attack_screen/flame_monster_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y4     display/attack_screen/atk_FSM/state_divider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y4     display/attack_screen/atk_FSM/state_divider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8     display/attack_screen/atk_FSM/state_divider_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8     display/attack_screen/atk_FSM/state_divider_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y1    display/attack_screen/dodge_screen/bullet_unit_2/move_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y0    display/attack_screen/dodge_screen/bullet_unit_2/move_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y4    display/attack_screen/dodge_screen/bullet_unit_2/move_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y4    display/attack_screen/dodge_screen/bullet_unit_2/move_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   display/attack_screen/dodge_screen/heart_unit/move_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   display/attack_screen/dodge_screen/heart_unit/move_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y10   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   display/attack_screen/dodge_screen/heart_unit/move_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   display/attack_screen/dodge_screen/heart_unit/move_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    display/attack_screen/dodge_screen/heart_unit/heart_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y9    display/attack_screen/dodge_screen/heart_unit/move_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y13   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y12   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y12   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y4    display/attack_screen/dodge_screen/heart_unit/move_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15   display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y11   display/attack_screen/dodge_screen/heart_unit/move_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15   display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y13   display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y13   display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/C



