
manager.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  0000321a  000032ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000321a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000221  0080019c  0080019c  0000334a  2**0
                  ALLOC
  3 .stab         0000b46c  00000000  00000000  0000334c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002e23  00000000  00000000  0000e7b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000115db  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000115ec  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 000000e0  00000000  00000000  00011630  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000d2a  00000000  00000000  00011710  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008fa  00000000  00000000  0001243a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000004fa  00000000  00000000  00012d34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000318  00000000  00000000  0001322e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      10:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      14:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      18:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      1c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      20:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      24:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      28:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      2c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      30:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      34:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      38:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      3c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      40:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__vector_16>
      44:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      48:	0c 94 e3 0f 	jmp	0x1fc6	; 0x1fc6 <__vector_18>
      4c:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__vector_19>
      50:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      54:	0c 94 d7 10 	jmp	0x21ae	; 0x21ae <__vector_21>
      58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      5c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      60:	0c 94 9a 12 	jmp	0x2534	; 0x2534 <__vector_24>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      68:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      6c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      70:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      74:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      78:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      7c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      80:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      84:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      88:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      8c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      90:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      94:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      98:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      9c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a0:	0c 94 24 14 	jmp	0x2848	; 0x2848 <__vector_40>
      a4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      ac:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      b0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>

000000b4 <EE_IdTable>:
      b4:	52 50 55 69 64 00                                   RPUid.

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d8 e0       	ldi	r29, 0x08	; 8
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	ea e1       	ldi	r30, 0x1A	; 26
      ce:	f2 e3       	ldi	r31, 0x32	; 50
      d0:	02 c0       	rjmp	.+4      	; 0xd6 <__do_copy_data+0x10>
      d2:	05 90       	lpm	r0, Z+
      d4:	0d 92       	st	X+, r0
      d6:	ac 39       	cpi	r26, 0x9C	; 156
      d8:	b1 07       	cpc	r27, r17
      da:	d9 f7       	brne	.-10     	; 0xd2 <__do_copy_data+0xc>

000000dc <__do_clear_bss>:
      dc:	23 e0       	ldi	r18, 0x03	; 3
      de:	ac e9       	ldi	r26, 0x9C	; 156
      e0:	b1 e0       	ldi	r27, 0x01	; 1
      e2:	01 c0       	rjmp	.+2      	; 0xe6 <.do_clear_bss_start>

000000e4 <.do_clear_bss_loop>:
      e4:	1d 92       	st	X+, r1

000000e6 <.do_clear_bss_start>:
      e6:	ad 3b       	cpi	r26, 0xBD	; 189
      e8:	b2 07       	cpc	r27, r18
      ea:	e1 f7       	brne	.-8      	; 0xe4 <.do_clear_bss_loop>
      ec:	0e 94 59 01 	call	0x2b2	; 0x2b2 <main>
      f0:	0c 94 0b 19 	jmp	0x3216	; 0x3216 <_exit>

000000f4 <__bad_interrupt>:
      f4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f8 <setup>:
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
      f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
      fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
      fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     100:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     102:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     104:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     106:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     108:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     10a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     10c:	53 98       	cbi	0x0a, 3	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     10e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     110:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     112:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     114:	5b 9a       	sbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     116:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     118:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     11a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     11c:	52 9a       	sbi	0x0a, 2	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     11e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     120:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     122:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     124:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     126:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     128:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     12a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     12c:	3b 9a       	sbi	0x07, 3	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     12e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     130:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     132:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     134:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     136:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     138:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     13a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     13c:	54 9a       	sbi	0x0a, 4	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     13e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     140:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     142:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     144:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     146:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     148:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     14a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     14c:	55 9a       	sbi	0x0a, 5	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     14e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     150:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     152:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     154:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     156:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     158:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     15a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     15c:	3a 9a       	sbi	0x07, 2	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     15e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     160:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     162:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     164:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     166:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     168:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     16a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     16c:	57 9a       	sbi	0x0a, 7	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     16e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     172:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     174:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     176:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     178:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     17a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     17c:	56 9a       	sbi	0x0a, 6	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     17e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     182:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     184:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     186:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     188:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     18a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     18c:	22 9a       	sbi	0x04, 2	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     18e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     194:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     19a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     19c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     19e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     1a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     1a4:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     1a6:	8f bf       	out	0x3f, r24	; 63
    digitalWrite(MGR_nSS, HIGH); 
    pinMode(SHUTDOWN, INPUT);
    digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 

    // from rpubus_manager_state.h
    bootloader_address = RPU_HOST_CONNECT; 
     1a8:	80 e3       	ldi	r24, 0x30	; 48
     1aa:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
    host_active = 0;
     1ae:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
    lockout_active = 0;
     1b2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    status_byt = 0;
     1b6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <status_byt>
    write_rpu_address_to_eeprom = 0;
     1ba:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
    shutdown_detected = 0;
     1be:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
    shutdown_started = 0;
     1c2:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
    arduino_mode_started =0;
     1c6:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
    arduino_mode = 0;
     1ca:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    test_mode_started = 0;
     1ce:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
    test_mode = 0;
     1d2:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
    transceiver_state = 0;
     1d6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <transceiver_state>
    
    // from smbus_cmds.h
    smbus_has_numBytes_to_handle = 0;
     1da:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
     1de:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    
    // from dtr_transmition.h
    uart_previous_byte = 0;
     1e2:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
    uart_output = 0;
     1e6:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>

    //Timer0 Fast PWM mode, Timer1 & Timer2 Phase Correct PWM mode.
    initTimers();
     1ea:	0e 94 ff 11 	call	0x23fe	; 0x23fe <initTimers>

    // Initialize ADC and put in Auto Trigger mode to fetch an array of channels
    init_ADC_single_conversion(EXTERNAL_AVCC); // warning AREF must not be connected to anything
     1ee:	80 e4       	ldi	r24, 0x40	; 64
     1f0:	0e 94 3c 11 	call	0x2278	; 0x2278 <init_ADC_single_conversion>
    enable_ADC_auto_conversion(BURST_MODE);
     1f4:	80 e0       	ldi	r24, 0x00	; 0
     1f6:	0e 94 57 11 	call	0x22ae	; 0x22ae <enable_ADC_auto_conversion>
    adc_started_at = millis();
     1fa:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     1fe:	60 93 79 03 	sts	0x0379, r22	; 0x800379 <adc_started_at>
     202:	70 93 7a 03 	sts	0x037A, r23	; 0x80037a <adc_started_at+0x1>
     206:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <adc_started_at+0x2>
     20a:	90 93 7c 03 	sts	0x037C, r25	; 0x80037c <adc_started_at+0x3>

    /* Initialize UART, it returns a pointer to FILE so redirect of stdin and stdout works*/
    stdout = stdin = uartstream0_init(BAUD);
     20e:	60 e9       	ldi	r22, 0x90	; 144
     210:	70 ed       	ldi	r23, 0xD0	; 208
     212:	83 e0       	ldi	r24, 0x03	; 3
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	0e 94 b0 10 	call	0x2160	; 0x2160 <uartstream0_init>
     21a:	90 93 b8 03 	sts	0x03B8, r25	; 0x8003b8 <__iob+0x1>
     21e:	80 93 b7 03 	sts	0x03B7, r24	; 0x8003b7 <__iob>
     222:	90 93 ba 03 	sts	0x03BA, r25	; 0x8003ba <__iob+0x3>
     226:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <__iob+0x2>

    // can use with a true I2C bus master that does clock stretching and repeated starts 
    twi0_setAddress(I2C0_ADDRESS);
     22a:	89 e2       	ldi	r24, 0x29	; 41
     22c:	0e 94 63 12 	call	0x24c6	; 0x24c6 <twi0_setAddress>
    twi0_attachSlaveTxEvent(transmit_i2c_event); // called when I2C slave has been requested to send data
     230:	8f e5       	ldi	r24, 0x5F	; 95
     232:	9a e0       	ldi	r25, 0x0A	; 10
     234:	0e 94 85 12 	call	0x250a	; 0x250a <twi0_attachSlaveTxEvent>
    twi0_attachSlaveRxEvent(receive_i2c_event); // called when I2C slave has received data
     238:	82 e2       	ldi	r24, 0x22	; 34
     23a:	9a e0       	ldi	r25, 0x0A	; 10
     23c:	0e 94 80 12 	call	0x2500	; 0x2500 <twi0_attachSlaveRxEvent>
    twi0_init(false); // do not use internal pull-up
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	0e 94 45 12 	call	0x248a	; 0x248a <twi0_init>

    // with interleaved buffer for use with SMbus bus master that does not like clock-stretching (e.g., R-Pi Zero) 
    twi1_setAddress(I2C1_ADDRESS);
     246:	8a e2       	ldi	r24, 0x2A	; 42
     248:	0e 94 ed 13 	call	0x27da	; 0x27da <twi1_setAddress>
    twi1_attachSlaveTxEvent(transmit_smbus_event); // called when SMBus slave has been requested to send data
     24c:	8b ee       	ldi	r24, 0xEB	; 235
     24e:	9a e0       	ldi	r25, 0x0A	; 10
     250:	0e 94 0f 14 	call	0x281e	; 0x281e <twi1_attachSlaveTxEvent>
    twi1_attachSlaveRxEvent(receive_smbus_event); // called when SMBus slave has received data
     254:	82 e7       	ldi	r24, 0x72	; 114
     256:	9a e0       	ldi	r25, 0x0A	; 10
     258:	0e 94 0a 14 	call	0x2814	; 0x2814 <twi1_attachSlaveRxEvent>
    twi1_init(false); // do not use internal pull-up a Raspberry Pi has them on board
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	0e 94 c9 13 	call	0x2792	; 0x2792 <twi1_init>

    sei(); // Enable global interrupts to start TIMER0 and UART
     262:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     264:	2f eb       	ldi	r18, 0xBF	; 191
     266:	84 ed       	ldi	r24, 0xD4	; 212
     268:	91 e0       	ldi	r25, 0x01	; 1
     26a:	21 50       	subi	r18, 0x01	; 1
     26c:	80 40       	sbci	r24, 0x00	; 0
     26e:	90 40       	sbci	r25, 0x00	; 0
     270:	e1 f7       	brne	.-8      	; 0x26a <setup+0x172>
     272:	00 c0       	rjmp	.+0      	; 0x274 <setup+0x17c>
     274:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     276:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     278:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     27a:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     27c:	8f bf       	out	0x3f, r24	; 63

    _delay_ms(50); // wait for UART glitch to clear
    digitalWrite(DTR_DE, HIGH);  // then allow DTR pair driver to enable

    // load reference calibration
    LoadAnalogRefFromEEPROM();
     27e:	0e 94 10 0c 	call	0x1820	; 0x1820 <LoadAnalogRefFromEEPROM>

    // Use eeprom value for rpu_address if ID was valid    
    if (check_for_eeprom_id())
     282:	0e 94 1d 0b 	call	0x163a	; 0x163a <check_for_eeprom_id>
     286:	88 23       	and	r24, r24
     288:	29 f0       	breq	.+10     	; 0x294 <setup+0x19c>
    {
        rpu_address = eeprom_read_byte((uint8_t*)(EE_RPU_ADDRESS));
     28a:	82 e3       	ldi	r24, 0x32	; 50
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	0e 94 95 18 	call	0x312a	; 0x312a <eeprom_read_byte>
     292:	01 c0       	rjmp	.+2      	; 0x296 <setup+0x19e>
    }
    else
    {
        rpu_address = RPU_ADDRESS;
     294:	81 e3       	ldi	r24, 0x31	; 49
     296:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    }

    // is foreign host in control? (ask over the DTR pair)
    uart_has_TTL = 0;
     29a:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>

    // load Battery Limits from EEPROM (or set defaults)
    LoadBatLimitsFromEEPROM();
     29e:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <LoadBatLimitsFromEEPROM>

    // load Day-Night state machien values from EEPROM (or set defaults)
    LoadDayNightValuesFromEEPROM();
     2a2:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <LoadDayNightValuesFromEEPROM>
    printf("%c", uart_output); 
#endif
#if defined(HOST_LOCKOUT)
// this will keep the host off the bus until the HOST_LOCKOUT_STATUS bit in status_byt is clear 
// status_byt is zero at this point, but this shows how to set the bit without changing other bits
    status_byt |= (1<<HOST_LOCKOUT_STATUS);
     2a6:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     2aa:	88 60       	ori	r24, 0x08	; 8
     2ac:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     2b0:	08 95       	ret

000002b2 <main>:
#endif
}

int main(void)
{
    setup();
     2b2:	0e 94 7c 00 	call	0xf8	; 0xf8 <setup>

    blink_started_at = millis();
     2b6:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     2ba:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     2be:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     2c2:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     2c6:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>

    while (1) 
    {
        if (!test_mode) 
     2ca:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     2ce:	81 11       	cpse	r24, r1
     2d0:	0c c0       	rjmp	.+24     	; 0x2ea <main+0x38>
        {
            blink_on_activate();
     2d2:	0e 94 18 02 	call	0x430	; 0x430 <blink_on_activate>
            check_Bootload_Time();
     2d6:	0e 94 c7 02 	call	0x58e	; 0x58e <check_Bootload_Time>
            check_DTR();
     2da:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <check_DTR>
            check_lockout();
     2de:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <check_lockout>
            check_shutdown();
     2e2:	0e 94 19 03 	call	0x632	; 0x632 <check_shutdown>
            check_if_alt_should_be_on();
     2e6:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <check_if_alt_should_be_on>
        }
        if(write_rpu_address_to_eeprom) save_rpu_addr_state();
     2ea:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
     2ee:	81 11       	cpse	r24, r1
     2f0:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <save_rpu_addr_state>
        check_uart();
     2f4:	0e 94 24 04 	call	0x848	; 0x848 <check_uart>
        adc_burst();
     2f8:	0e 94 38 0b 	call	0x1670	; 0x1670 <adc_burst>
        if (ref_loaded > REF_DEFAULT) CalReferancesFromI2CtoEE();
     2fc:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <ref_loaded>
     300:	82 30       	cpi	r24, 0x02	; 2
     302:	10 f0       	brcs	.+4      	; 0x308 <main+0x56>
     304:	0e 94 50 0c 	call	0x18a0	; 0x18a0 <CalReferancesFromI2CtoEE>
        if (bat_limit_loaded > BAT_LIM_DEFAULT) BatLimitsFromI2CtoEE(); 
     308:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <bat_limit_loaded>
     30c:	82 30       	cpi	r24, 0x02	; 2
     30e:	10 f0       	brcs	.+4      	; 0x314 <main+0x62>
     310:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <BatLimitsFromI2CtoEE>
        if (daynight_values_loaded > DAYNIGHT_VALUES_DEFAULT) DayNightValuesFromI2CtoEE(); 
     314:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
     318:	82 30       	cpi	r24, 0x02	; 2
     31a:	10 f0       	brcs	.+4      	; 0x320 <main+0x6e>
     31c:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <DayNightValuesFromI2CtoEE>
        if (smbus_has_numBytes_to_handle) handle_smbus_receive();
     320:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <smbus_has_numBytes_to_handle>
     324:	90 91 50 03 	lds	r25, 0x0350	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
     328:	89 2b       	or	r24, r25
     32a:	79 f2       	breq	.-98     	; 0x2ca <main+0x18>
     32c:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <handle_smbus_receive>
     330:	cc cf       	rjmp	.-104    	; 0x2ca <main+0x18>

00000332 <connect_normal_mode>:
volatile uint8_t status_byt;

void connect_normal_mode(void)
{
    // connect the local mcu if it has talked to the rpu manager (e.g. got an address)
    if(host_is_foreign)
     332:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     336:	88 23       	and	r24, r24
     338:	c1 f0       	breq	.+48     	; 0x36a <connect_normal_mode+0x38>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     33a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     33c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     33e:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     340:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     342:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     344:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     346:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     348:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(RX_DE, LOW); // disallow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     34a:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     34e:	88 23       	and	r24, r24
     350:	21 f0       	breq	.+8      	; 0x35a <connect_normal_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     352:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     354:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     356:	5d 9a       	sbi	0x0b, 5	; 11
     358:	03 c0       	rjmp	.+6      	; 0x360 <connect_normal_mode+0x2e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     35a:	8f b7       	in	r24, 0x3f	; 63
     35c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     35e:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     360:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     362:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     364:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     366:	42 9a       	sbi	0x08, 2	; 8
     368:	17 c0       	rjmp	.+46     	; 0x398 <connect_normal_mode+0x66>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     36a:	8f b7       	in	r24, 0x3f	; 63
     36c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     36e:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     370:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     372:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     374:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     376:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     378:	8f bf       	out	0x3f, r24	; 63
     // connect both the local mcu and host/ftdi uart if mcu is rpu aware, otherwise block MCU from using the TX pair
    else
    {
        digitalWrite(RX_DE, HIGH); // allow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     37a:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     37e:	88 23       	and	r24, r24
     380:	21 f0       	breq	.+8      	; 0x38a <connect_normal_mode+0x58>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     382:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     384:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     386:	5d 9a       	sbi	0x0b, 5	; 11
     388:	03 c0       	rjmp	.+6      	; 0x390 <connect_normal_mode+0x5e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     38a:	8f b7       	in	r24, 0x3f	; 63
     38c:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     38e:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     390:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     392:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     394:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     396:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     398:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     39a:	08 95       	ret

0000039c <connect_bootload_mode>:
}

void connect_bootload_mode(void)
{
    // connect the remote host and local mcu
    if (host_is_foreign)
     39c:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3a0:	88 23       	and	r24, r24
     3a2:	81 f0       	breq	.+32     	; 0x3c4 <connect_bootload_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3a6:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3a8:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3aa:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ac:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ae:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3b0:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b2:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3b4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3b6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3b8:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ba:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3bc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3be:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3c0:	42 9a       	sbi	0x08, 2	; 8
     3c2:	0f c0       	rjmp	.+30     	; 0x3e2 <connect_bootload_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3c4:	8f b7       	in	r24, 0x3f	; 63
     3c6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3c8:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ca:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3cc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ce:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3d0:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3d2:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3d8:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3da:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3dc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3de:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3e0:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3e2:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3e4:	08 95       	ret

000003e6 <connect_lockout_mode>:
}

void connect_lockout_mode(void)
{
    // lockout everything
    if (host_is_foreign)
     3e6:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3ea:	88 23       	and	r24, r24
     3ec:	81 f0       	breq	.+32     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ee:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3f0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3f2:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3f4:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3f8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3fa:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3fc:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3fe:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     400:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     402:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     404:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     406:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     408:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     40a:	42 9a       	sbi	0x08, 2	; 8
     40c:	0f c0       	rjmp	.+30     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     40e:	8f b7       	in	r24, 0x3f	; 63
     410:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     412:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     414:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     416:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     418:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     41a:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     41c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     41e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     420:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     422:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     424:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     426:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     428:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     42a:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     42c:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     42e:	08 95       	ret

00000430 <blink_on_activate>:
    }
}

// blink if the host is active, fast blink if status_byt, slow blink in lockout
void blink_on_activate(void)
{
     430:	0f 93       	push	r16
     432:	1f 93       	push	r17
    if (shutdown_detected) // do not blink,  power usage needs to be very stable to tell if the host has haulted. 
     434:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     438:	81 11       	cpse	r24, r1
     43a:	a6 c0       	rjmp	.+332    	; 0x588 <blink_on_activate+0x158>
    {
        return;
    }
    
    unsigned long kRuntime = millis() - blink_started_at;
     43c:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     440:	00 91 f8 02 	lds	r16, 0x02F8	; 0x8002f8 <blink_started_at>
     444:	10 91 f9 02 	lds	r17, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     448:	20 91 fa 02 	lds	r18, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     44c:	30 91 fb 02 	lds	r19, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     450:	dc 01       	movw	r26, r24
     452:	cb 01       	movw	r24, r22
     454:	80 1b       	sub	r24, r16
     456:	91 0b       	sbc	r25, r17
     458:	a2 0b       	sbc	r26, r18
     45a:	b3 0b       	sbc	r27, r19
    
    // Remote will start with the lockout bit set so don't blink for that
    if (!(status_byt & ~(1<<HOST_LOCKOUT_STATUS) )) 
     45c:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     460:	27 7f       	andi	r18, 0xF7	; 247
     462:	09 f0       	breq	.+2      	; 0x466 <blink_on_activate+0x36>
     464:	6d c0       	rjmp	.+218    	; 0x540 <blink_on_activate+0x110>
    {
        // blink half as fast when host is foreign
        if (host_is_foreign)
     466:	20 91 f7 02 	lds	r18, 0x02F7	; 0x8002f7 <host_is_foreign>
     46a:	22 23       	and	r18, r18
     46c:	21 f0       	breq	.+8      	; 0x476 <blink_on_activate+0x46>
        {
            kRuntime = kRuntime >> 1;
     46e:	b6 95       	lsr	r27
     470:	a7 95       	ror	r26
     472:	97 95       	ror	r25
     474:	87 95       	ror	r24
        }
        
        if ( bootloader_started  && (kRuntime > BLINK_BOOTLD_DELAY) )
     476:	20 91 ef 02 	lds	r18, 0x02EF	; 0x8002ef <bootloader_started>
     47a:	22 23       	and	r18, r18
     47c:	e9 f0       	breq	.+58     	; 0x4b8 <blink_on_activate+0x88>
     47e:	8c 34       	cpi	r24, 0x4C	; 76
     480:	91 05       	cpc	r25, r1
     482:	a1 05       	cpc	r26, r1
     484:	b1 05       	cpc	r27, r1
     486:	c0 f0       	brcs	.+48     	; 0x4b8 <blink_on_activate+0x88>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     488:	25 9b       	sbis	0x04, 5	; 4
     48a:	09 c0       	rjmp	.+18     	; 0x49e <blink_on_activate+0x6e>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     48c:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     48e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     490:	f8 94       	cli
    {
        if (value_for_bit) 
     492:	95 fd       	sbrc	r25, 5
     494:	02 c0       	rjmp	.+4      	; 0x49a <blink_on_activate+0x6a>
        {
            *register_addr |= 1 << bit_offset;
     496:	2d 9a       	sbi	0x05, 5	; 5
     498:	01 c0       	rjmp	.+2      	; 0x49c <blink_on_activate+0x6c>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     49a:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     49c:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_BOOTLD_DELAY; 
     49e:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4a2:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4a6:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4aa:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4ae:	85 5b       	subi	r24, 0xB5	; 181
     4b0:	9f 4f       	sbci	r25, 0xFF	; 255
     4b2:	af 4f       	sbci	r26, 0xFF	; 255
     4b4:	bf 4f       	sbci	r27, 0xFF	; 255
     4b6:	60 c0       	rjmp	.+192    	; 0x578 <blink_on_activate+0x148>
        }
        else if ( lockout_active  && (kRuntime > BLINK_LOCKOUT_DELAY) )
     4b8:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     4bc:	22 23       	and	r18, r18
     4be:	f1 f0       	breq	.+60     	; 0x4fc <blink_on_activate+0xcc>
     4c0:	81 3d       	cpi	r24, 0xD1	; 209
     4c2:	27 e0       	ldi	r18, 0x07	; 7
     4c4:	92 07       	cpc	r25, r18
     4c6:	a1 05       	cpc	r26, r1
     4c8:	b1 05       	cpc	r27, r1
     4ca:	c0 f0       	brcs	.+48     	; 0x4fc <blink_on_activate+0xcc>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4cc:	25 9b       	sbis	0x04, 5	; 4
     4ce:	09 c0       	rjmp	.+18     	; 0x4e2 <blink_on_activate+0xb2>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4d0:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4d2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4d4:	f8 94       	cli
    {
        if (value_for_bit) 
     4d6:	95 fd       	sbrc	r25, 5
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <blink_on_activate+0xae>
        {
            *register_addr |= 1 << bit_offset;
     4da:	2d 9a       	sbi	0x05, 5	; 5
     4dc:	01 c0       	rjmp	.+2      	; 0x4e0 <blink_on_activate+0xb0>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4de:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4e0:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_LOCKOUT_DELAY; 
     4e2:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4e6:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4ea:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4ee:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4f2:	80 53       	subi	r24, 0x30	; 48
     4f4:	98 4f       	sbci	r25, 0xF8	; 248
     4f6:	af 4f       	sbci	r26, 0xFF	; 255
     4f8:	bf 4f       	sbci	r27, 0xFF	; 255
     4fa:	3e c0       	rjmp	.+124    	; 0x578 <blink_on_activate+0x148>
        }
        else if ( host_active  && (kRuntime > BLINK_ACTIVE_DELAY) )
     4fc:	20 91 03 03 	lds	r18, 0x0303	; 0x800303 <host_active>
     500:	22 23       	and	r18, r18
     502:	09 f4       	brne	.+2      	; 0x506 <blink_on_activate+0xd6>
     504:	41 c0       	rjmp	.+130    	; 0x588 <blink_on_activate+0x158>
     506:	85 3f       	cpi	r24, 0xF5	; 245
     508:	91 40       	sbci	r25, 0x01	; 1
     50a:	a1 05       	cpc	r26, r1
     50c:	b1 05       	cpc	r27, r1
     50e:	e0 f1       	brcs	.+120    	; 0x588 <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     510:	25 9b       	sbis	0x04, 5	; 4
     512:	09 c0       	rjmp	.+18     	; 0x526 <blink_on_activate+0xf6>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     514:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     516:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     518:	f8 94       	cli
    {
        if (value_for_bit) 
     51a:	95 fd       	sbrc	r25, 5
     51c:	02 c0       	rjmp	.+4      	; 0x522 <blink_on_activate+0xf2>
        {
            *register_addr |= 1 << bit_offset;
     51e:	2d 9a       	sbi	0x05, 5	; 5
     520:	01 c0       	rjmp	.+2      	; 0x524 <blink_on_activate+0xf4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     522:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     524:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_ACTIVE_DELAY; 
     526:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     52a:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     52e:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     532:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     536:	8c 50       	subi	r24, 0x0C	; 12
     538:	9e 4f       	sbci	r25, 0xFE	; 254
     53a:	af 4f       	sbci	r26, 0xFF	; 255
     53c:	bf 4f       	sbci	r27, 0xFF	; 255
     53e:	1c c0       	rjmp	.+56     	; 0x578 <blink_on_activate+0x148>
        }
        // else spin the loop
    }
    else
    {
        if ( (kRuntime > BLINK_STATUS_DELAY))
     540:	89 3c       	cpi	r24, 0xC9	; 201
     542:	91 05       	cpc	r25, r1
     544:	a1 05       	cpc	r26, r1
     546:	b1 05       	cpc	r27, r1
     548:	f8 f0       	brcs	.+62     	; 0x588 <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     54a:	25 9b       	sbis	0x04, 5	; 4
     54c:	09 c0       	rjmp	.+18     	; 0x560 <blink_on_activate+0x130>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     54e:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     550:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     552:	f8 94       	cli
    {
        if (value_for_bit) 
     554:	95 fd       	sbrc	r25, 5
     556:	02 c0       	rjmp	.+4      	; 0x55c <blink_on_activate+0x12c>
        {
            *register_addr |= 1 << bit_offset;
     558:	2d 9a       	sbi	0x05, 5	; 5
     55a:	01 c0       	rjmp	.+2      	; 0x55e <blink_on_activate+0x12e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     55c:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     55e:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_STATUS_DELAY; 
     560:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     564:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     568:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     56c:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     570:	88 53       	subi	r24, 0x38	; 56
     572:	9f 4f       	sbci	r25, 0xFF	; 255
     574:	af 4f       	sbci	r26, 0xFF	; 255
     576:	bf 4f       	sbci	r27, 0xFF	; 255
     578:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <blink_started_at>
     57c:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <blink_started_at+0x1>
     580:	a0 93 fa 02 	sts	0x02FA, r26	; 0x8002fa <blink_started_at+0x2>
     584:	b0 93 fb 02 	sts	0x02FB, r27	; 0x8002fb <blink_started_at+0x3>
        }
    }
}
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	08 95       	ret

0000058e <check_Bootload_Time>:

void check_Bootload_Time(void)
{
     58e:	0f 93       	push	r16
     590:	1f 93       	push	r17
    if (bootloader_started)
     592:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     596:	88 23       	and	r24, r24
     598:	01 f1       	breq	.+64     	; 0x5da <check_Bootload_Time+0x4c>
    {
        unsigned long kRuntime = millis() - bootloader_started_at;
     59a:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
        
        if (!arduino_mode && (kRuntime > BOOTLOADER_ACTIVE))
     59e:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5a2:	21 11       	cpse	r18, r1
     5a4:	1a c0       	rjmp	.+52     	; 0x5da <check_Bootload_Time+0x4c>
     5a6:	00 91 e5 02 	lds	r16, 0x02E5	; 0x8002e5 <bootloader_started_at>
     5aa:	10 91 e6 02 	lds	r17, 0x02E6	; 0x8002e6 <bootloader_started_at+0x1>
     5ae:	20 91 e7 02 	lds	r18, 0x02E7	; 0x8002e7 <bootloader_started_at+0x2>
     5b2:	30 91 e8 02 	lds	r19, 0x02E8	; 0x8002e8 <bootloader_started_at+0x3>
     5b6:	dc 01       	movw	r26, r24
     5b8:	cb 01       	movw	r24, r22
     5ba:	80 1b       	sub	r24, r16
     5bc:	91 0b       	sbc	r25, r17
     5be:	a2 0b       	sbc	r26, r18
     5c0:	b3 0b       	sbc	r27, r19
     5c2:	89 33       	cpi	r24, 0x39	; 57
     5c4:	91 4c       	sbci	r25, 0xC1	; 193
     5c6:	a1 40       	sbci	r26, 0x01	; 1
     5c8:	b1 05       	cpc	r27, r1
     5ca:	38 f0       	brcs	.+14     	; 0x5da <check_Bootload_Time+0x4c>
        {
            connect_normal_mode();
     5cc:	0e 94 99 01 	call	0x332	; 0x332 <connect_normal_mode>
            host_active =1;
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
            bootloader_started = 0;
     5d6:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
        }
    }
}
     5da:	1f 91       	pop	r17
     5dc:	0f 91       	pop	r16
     5de:	08 95       	ret

000005e0 <check_lockout>:


// lockout needs to happoen for a long enough time to insure bootloading is finished,
void check_lockout(void)
{
     5e0:	0f 93       	push	r16
     5e2:	1f 93       	push	r17
    unsigned long kRuntime = millis() - lockout_started_at;
     5e4:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    
    if (!arduino_mode && ( lockout_active && (kRuntime > LOCKOUT_DELAY) ))
     5e8:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5ec:	21 11       	cpse	r18, r1
     5ee:	1e c0       	rjmp	.+60     	; 0x62c <check_lockout+0x4c>
     5f0:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     5f4:	22 23       	and	r18, r18
     5f6:	d1 f0       	breq	.+52     	; 0x62c <check_lockout+0x4c>
     5f8:	00 91 e9 02 	lds	r16, 0x02E9	; 0x8002e9 <lockout_started_at>
     5fc:	10 91 ea 02 	lds	r17, 0x02EA	; 0x8002ea <lockout_started_at+0x1>
     600:	20 91 eb 02 	lds	r18, 0x02EB	; 0x8002eb <lockout_started_at+0x2>
     604:	30 91 ec 02 	lds	r19, 0x02EC	; 0x8002ec <lockout_started_at+0x3>
     608:	dc 01       	movw	r26, r24
     60a:	cb 01       	movw	r24, r22
     60c:	80 1b       	sub	r24, r16
     60e:	91 0b       	sbc	r25, r17
     610:	a2 0b       	sbc	r26, r18
     612:	b3 0b       	sbc	r27, r19
     614:	81 3c       	cpi	r24, 0xC1	; 193
     616:	94 4d       	sbci	r25, 0xD4	; 212
     618:	a1 40       	sbci	r26, 0x01	; 1
     61a:	b1 05       	cpc	r27, r1
     61c:	38 f0       	brcs	.+14     	; 0x62c <check_lockout+0x4c>
    {
        connect_normal_mode();
     61e:	0e 94 99 01 	call	0x332	; 0x332 <connect_normal_mode>

        host_active = 1;
     622:	81 e0       	ldi	r24, 0x01	; 1
     624:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
        lockout_active =0;
     628:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    }
}
     62c:	1f 91       	pop	r17
     62e:	0f 91       	pop	r16
     630:	08 95       	ret

00000632 <check_shutdown>:


void check_shutdown(void)
{
     632:	0f 93       	push	r16
     634:	1f 93       	push	r17
    if (shutdown_started)
     636:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     63a:	88 23       	and	r24, r24
     63c:	19 f1       	breq	.+70     	; 0x684 <check_shutdown+0x52>
    {
        unsigned long kRuntime = millis() - shutdown_started_at;
     63e:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
        
        if ( kRuntime > SHUTDOWN_TIME)
     642:	00 91 fd 02 	lds	r16, 0x02FD	; 0x8002fd <shutdown_started_at>
     646:	10 91 fe 02 	lds	r17, 0x02FE	; 0x8002fe <shutdown_started_at+0x1>
     64a:	20 91 ff 02 	lds	r18, 0x02FF	; 0x8002ff <shutdown_started_at+0x2>
     64e:	30 91 00 03 	lds	r19, 0x0300	; 0x800300 <shutdown_started_at+0x3>
     652:	dc 01       	movw	r26, r24
     654:	cb 01       	movw	r24, r22
     656:	80 1b       	sub	r24, r16
     658:	91 0b       	sbc	r25, r17
     65a:	a2 0b       	sbc	r26, r18
     65c:	b3 0b       	sbc	r27, r19
     65e:	89 3e       	cpi	r24, 0xE9	; 233
     660:	93 40       	sbci	r25, 0x03	; 3
     662:	a1 05       	cpc	r26, r1
     664:	b1 05       	cpc	r27, r1
     666:	98 f1       	brcs	.+102    	; 0x6ce <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     668:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     66a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     66c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     66e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     670:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     672:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     674:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     676:	8f bf       	out	0x3f, r24	; 63
        {
            pinMode(SHUTDOWN, INPUT);
            digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 
            shutdown_started = 0; // set with I2C command 5
     678:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
            shutdown_detected = 1; // clear when reading with I2C command 4
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <shutdown_detected>
     682:	25 c0       	rjmp	.+74     	; 0x6ce <check_shutdown+0x9c>
        }
    }
    else
        if (!shutdown_detected) 
     684:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     688:	81 11       	cpse	r24, r1
     68a:	21 c0       	rjmp	.+66     	; 0x6ce <check_shutdown+0x9c>
        { 
            // I2C cmd set shutdown_started =1 and set shutdown_detected = 0
            // but if it is a manual event it can have a debounce time
            if( !digitalRead(SHUTDOWN) ) 
     68c:	18 99       	sbic	0x03, 0	; 3
     68e:	1f c0       	rjmp	.+62     	; 0x6ce <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     690:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     692:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     694:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     696:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     698:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     69a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     69c:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     69e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     6a4:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6a6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6a8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6aa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     6ac:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6ae:	8f bf       	out	0x3f, r24	; 63
            {
                pinMode(SHUTDOWN, OUTPUT);
                digitalWrite(SHUTDOWN, LOW);
                pinMode(LED_BUILTIN, OUTPUT);
                digitalWrite(LED_BUILTIN, HIGH);
                shutdown_detected = 0; // set after SHUTDOWN_TIME timer runs
     6b0:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
                shutdown_started = 1; // it is cleared after SHUTDOWN_TIME timer runs
     6b4:	81 e0       	ldi	r24, 0x01	; 1
     6b6:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
                shutdown_started_at = millis();
     6ba:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     6be:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
     6c2:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
     6c6:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
     6ca:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
            }
        }
}
     6ce:	1f 91       	pop	r17
     6d0:	0f 91       	pop	r16
     6d2:	08 95       	ret

000006d4 <check_DTR>:

uint8_t uart_previous_byte;

void check_DTR(void)
{
    if (!host_is_foreign) 
     6d4:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     6d8:	81 11       	cpse	r24, r1
     6da:	b5 c0       	rjmp	.+362    	; 0x846 <check_DTR+0x172>
    {
        if ( !digitalRead(HOST_nRTS) )  // if HOST_nRTS is set (active low) then assume avrdude wants to use the bootloader
     6dc:	4b 99       	sbic	0x09, 3	; 9
     6de:	56 c0       	rjmp	.+172    	; 0x78c <check_DTR+0xb8>
        {
            if ( !(status_byt & (1<<HOST_LOCKOUT_STATUS)) )
     6e0:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     6e4:	83 fd       	sbrc	r24, 3
     6e6:	af c0       	rjmp	.+350    	; 0x846 <check_DTR+0x172>
            {
                if (digitalRead(HOST_nCTS))
     6e8:	4a 9b       	sbis	0x09, 2	; 9
     6ea:	05 c0       	rjmp	.+10     	; 0x6f6 <check_DTR+0x22>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6ec:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6ee:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     6f0:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6f2:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     6f4:	08 95       	ret
                { // tell the host that it is OK to use serial
                    digitalWrite(HOST_nCTS, LOW);
                }
                else
                {
                    if ( !(bootloader_started  || lockout_active || host_active || uart_has_TTL) )
     6f6:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     6fa:	81 11       	cpse	r24, r1
     6fc:	a4 c0       	rjmp	.+328    	; 0x846 <check_DTR+0x172>
     6fe:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     702:	81 11       	cpse	r24, r1
     704:	a0 c0       	rjmp	.+320    	; 0x846 <check_DTR+0x172>
     706:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     70a:	81 11       	cpse	r24, r1
     70c:	9c c0       	rjmp	.+312    	; 0x846 <check_DTR+0x172>
     70e:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     712:	81 11       	cpse	r24, r1
     714:	98 c0       	rjmp	.+304    	; 0x846 <check_DTR+0x172>
                    {
                        // send the bootload_addres on the DTR pair when nDTR/nRTS becomes active
                        uart_started_at = millis();
     716:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     71a:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     71e:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     722:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     726:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                        uart_output= bootloader_address; // set by I2C, default is RPU_HOST_CONNECT
     72a:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <bootloader_address>
     72e:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 )  ); 
     732:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     736:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     73a:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     73e:	30 e0       	ldi	r19, 0x00	; 0
     740:	20 95       	com	r18
     742:	30 95       	com	r19
     744:	2a 70       	andi	r18, 0x0A	; 10
     746:	33 27       	eor	r19, r19
     748:	64 e0       	ldi	r22, 0x04	; 4
     74a:	22 0f       	add	r18, r18
     74c:	33 1f       	adc	r19, r19
     74e:	6a 95       	dec	r22
     750:	e1 f7       	brne	.-8      	; 0x74a <check_DTR+0x76>
     752:	89 2f       	mov	r24, r25
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	80 95       	com	r24
     758:	90 95       	com	r25
     75a:	80 75       	andi	r24, 0x50	; 80
     75c:	99 27       	eor	r25, r25
     75e:	74 e0       	ldi	r23, 0x04	; 4
     760:	95 95       	asr	r25
     762:	87 95       	ror	r24
     764:	7a 95       	dec	r23
     766:	e1 f7       	brne	.-8      	; 0x760 <check_DTR+0x8c>
     768:	82 2b       	or	r24, r18
     76a:	93 2b       	or	r25, r19
     76c:	9f 93       	push	r25
     76e:	8f 93       	push	r24
     770:	1f 92       	push	r1
     772:	4f 93       	push	r20
     774:	86 e1       	ldi	r24, 0x16	; 22
     776:	91 e0       	ldi	r25, 0x01	; 1
     778:	9f 93       	push	r25
     77a:	8f 93       	push	r24
     77c:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
                        uart_has_TTL = 1;
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
                        localhost_active = 1;
     786:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <localhost_active>
     78a:	57 c0       	rjmp	.+174    	; 0x83a <check_DTR+0x166>
                }
            }
        }
        else
        {
            if ( host_active && localhost_active && (!uart_has_TTL) && (!bootloader_started) && (!lockout_active) )
     78c:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     790:	88 23       	and	r24, r24
     792:	09 f4       	brne	.+2      	; 0x796 <check_DTR+0xc2>
     794:	58 c0       	rjmp	.+176    	; 0x846 <check_DTR+0x172>
     796:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     79a:	88 23       	and	r24, r24
     79c:	09 f4       	brne	.+2      	; 0x7a0 <check_DTR+0xcc>
     79e:	53 c0       	rjmp	.+166    	; 0x846 <check_DTR+0x172>
     7a0:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     7a4:	81 11       	cpse	r24, r1
     7a6:	4f c0       	rjmp	.+158    	; 0x846 <check_DTR+0x172>
     7a8:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     7ac:	81 11       	cpse	r24, r1
     7ae:	4b c0       	rjmp	.+150    	; 0x846 <check_DTR+0x172>
     7b0:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     7b4:	81 11       	cpse	r24, r1
     7b6:	47 c0       	rjmp	.+142    	; 0x846 <check_DTR+0x172>
            {
                // send a byte on the DTR pair when FTDI_nDTR is first non-active
                uart_started_at = millis();
     7b8:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     7bc:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     7c0:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     7c4:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     7c8:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                uart_output= RPU_HOST_DISCONNECT;
     7cc:	8f ec       	ldi	r24, 0xCF	; 207
     7ce:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     7d2:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     7d6:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     7da:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	20 95       	com	r18
     7e2:	30 95       	com	r19
     7e4:	2a 70       	andi	r18, 0x0A	; 10
     7e6:	33 27       	eor	r19, r19
     7e8:	84 e0       	ldi	r24, 0x04	; 4
     7ea:	22 0f       	add	r18, r18
     7ec:	33 1f       	adc	r19, r19
     7ee:	8a 95       	dec	r24
     7f0:	e1 f7       	brne	.-8      	; 0x7ea <check_DTR+0x116>
     7f2:	89 2f       	mov	r24, r25
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	80 95       	com	r24
     7f8:	90 95       	com	r25
     7fa:	80 75       	andi	r24, 0x50	; 80
     7fc:	99 27       	eor	r25, r25
     7fe:	54 e0       	ldi	r21, 0x04	; 4
     800:	95 95       	asr	r25
     802:	87 95       	ror	r24
     804:	5a 95       	dec	r21
     806:	e1 f7       	brne	.-8      	; 0x800 <check_DTR+0x12c>
     808:	82 2b       	or	r24, r18
     80a:	93 2b       	or	r25, r19
     80c:	9f 93       	push	r25
     80e:	8f 93       	push	r24
     810:	1f 92       	push	r1
     812:	4f 93       	push	r20
     814:	86 e1       	ldi	r24, 0x16	; 22
     816:	91 e0       	ldi	r25, 0x01	; 1
     818:	9f 93       	push	r25
     81a:	8f 93       	push	r24
     81c:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
                uart_has_TTL = 1;
     820:	81 e0       	ldi	r24, 0x01	; 1
     822:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     826:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     828:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     82a:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     82c:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, HIGH);
                localhost_active = 0;
     82e:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <localhost_active>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     832:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     834:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     836:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     838:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     83a:	0f 90       	pop	r0
     83c:	0f 90       	pop	r0
     83e:	0f 90       	pop	r0
     840:	0f 90       	pop	r0
     842:	0f 90       	pop	r0
     844:	0f 90       	pop	r0
     846:	08 95       	ret

00000848 <check_uart>:

     Both I2C events and nRTS events (e.g., check_DTR) place state changes on 
     the DTR pair. This function drives those state changes.
*/
void check_uart(void)
{
     848:	4f 92       	push	r4
     84a:	5f 92       	push	r5
     84c:	6f 92       	push	r6
     84e:	7f 92       	push	r7
     850:	8f 92       	push	r8
     852:	9f 92       	push	r9
     854:	af 92       	push	r10
     856:	bf 92       	push	r11
     858:	cf 92       	push	r12
     85a:	df 92       	push	r13
     85c:	ef 92       	push	r14
     85e:	ff 92       	push	r15
     860:	0f 93       	push	r16
     862:	1f 93       	push	r17
     864:	cf 93       	push	r28
     866:	df 93       	push	r29
    unsigned long kRuntime = millis() - uart_started_at;
     868:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
 
    if ( uart_has_TTL && (kRuntime > UART_TTL) )
     86c:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <uart_has_TTL>
     870:	22 23       	and	r18, r18
     872:	d9 f0       	breq	.+54     	; 0x8aa <check_uart+0x62>
     874:	40 90 09 03 	lds	r4, 0x0309	; 0x800309 <uart_started_at>
     878:	50 90 0a 03 	lds	r5, 0x030A	; 0x80030a <uart_started_at+0x1>
     87c:	60 90 0b 03 	lds	r6, 0x030B	; 0x80030b <uart_started_at+0x2>
     880:	70 90 0c 03 	lds	r7, 0x030C	; 0x80030c <uart_started_at+0x3>
     884:	dc 01       	movw	r26, r24
     886:	cb 01       	movw	r24, r22
     888:	84 19       	sub	r24, r4
     88a:	95 09       	sbc	r25, r5
     88c:	a6 09       	sbc	r26, r6
     88e:	b7 09       	sbc	r27, r7
     890:	85 3f       	cpi	r24, 0xF5	; 245
     892:	91 40       	sbci	r25, 0x01	; 1
     894:	a1 05       	cpc	r26, r1
     896:	b1 05       	cpc	r27, r1
     898:	40 f0       	brcs	.+16     	; 0x8aa <check_uart+0x62>
    { // perhaps the DTR line is stuck (e.g. pulled low) so may need to time out
        status_byt &= (1<<DTR_READBACK_TIMEOUT);
     89a:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     89e:	81 70       	andi	r24, 0x01	; 1
     8a0:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
        uart_has_TTL = 0;
     8a4:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     8a8:	cd c1       	rjmp	.+922    	; 0xc44 <__stack+0x345>
    }
    else
    {
        if ( uart0_available() )
     8aa:	0e 94 98 10 	call	0x2130	; 0x2130 <uart0_available>
     8ae:	89 2b       	or	r24, r25
     8b0:	09 f4       	brne	.+2      	; 0x8b4 <check_uart+0x6c>
     8b2:	c8 c1       	rjmp	.+912    	; 0xc44 <__stack+0x345>
        {
            uint8_t input;
            input = (uint8_t)(getchar());
     8b4:	80 91 b7 03 	lds	r24, 0x03B7	; 0x8003b7 <__iob>
     8b8:	90 91 b8 03 	lds	r25, 0x03B8	; 0x8003b8 <__iob+0x1>
     8bc:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <fgetc>
            
            // The test interface can glitch the DTR pair, so a check byte is used to make 
            // sure the data is real and not caused by testing.
            // how the check byte was made:   ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) 
            // do that to the previous input to see if this input is a valid check.
            if (  (input ==  ( (~uart_previous_byte & 0x0A) << 4 | (~uart_previous_byte & 0x50) >> 4 ) )  )
     8c0:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <uart_previous_byte>
     8c4:	26 2f       	mov	r18, r22
     8c6:	30 e0       	ldi	r19, 0x00	; 0
     8c8:	20 95       	com	r18
     8ca:	30 95       	com	r19
     8cc:	a9 01       	movw	r20, r18
     8ce:	4a 70       	andi	r20, 0x0A	; 10
     8d0:	55 27       	eor	r21, r21
     8d2:	74 e0       	ldi	r23, 0x04	; 4
     8d4:	44 0f       	add	r20, r20
     8d6:	55 1f       	adc	r21, r21
     8d8:	7a 95       	dec	r23
     8da:	e1 f7       	brne	.-8      	; 0x8d4 <check_uart+0x8c>
     8dc:	20 75       	andi	r18, 0x50	; 80
     8de:	33 27       	eor	r19, r19
     8e0:	e4 e0       	ldi	r30, 0x04	; 4
     8e2:	35 95       	asr	r19
     8e4:	27 95       	ror	r18
     8e6:	ea 95       	dec	r30
     8e8:	e1 f7       	brne	.-8      	; 0x8e2 <check_uart+0x9a>
     8ea:	24 2b       	or	r18, r20
     8ec:	35 2b       	or	r19, r21
     8ee:	ac 01       	movw	r20, r24
     8f0:	55 27       	eor	r21, r21
     8f2:	24 17       	cp	r18, r20
     8f4:	35 07       	cpc	r19, r21
     8f6:	39 f4       	brne	.+14     	; 0x906 <__stack+0x7>
            {
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
     8f8:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
            

            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
     8fc:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     900:	81 11       	cpse	r24, r1
     902:	04 c0       	rjmp	.+8      	; 0x90c <__stack+0xd>
     904:	0f c0       	rjmp	.+30     	; 0x924 <__stack+0x25>
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
            }
            else
            {
                uart_previous_byte = input; // this byte may be a state change or a glitch
     906:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <uart_previous_byte>
                return;
     90a:	9c c1       	rjmp	.+824    	; 0xc44 <__stack+0x345>
            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
            {
                if(input != uart_output) 
     90c:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
     910:	68 17       	cp	r22, r24
     912:	29 f0       	breq	.+10     	; 0x91e <__stack+0x1f>
                { // sent byte did not match.
                    status_byt &= (1<<DTR_READBACK_NOT_MATCH);
     914:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     918:	84 70       	andi	r24, 0x04	; 4
     91a:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
                }
                uart_has_TTL = 0;
     91e:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     922:	04 c0       	rjmp	.+8      	; 0x92c <__stack+0x2d>
                host_is_foreign = 0;
            }
            else
            {
                if (localhost_active)
     924:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     928:	88 23       	and	r24, r24
     92a:	19 f0       	breq	.+6      	; 0x932 <__stack+0x33>
                {
                    host_is_foreign = 0; // used to connect the host
     92c:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
     930:	03 c0       	rjmp	.+6      	; 0x938 <__stack+0x39>
                }
                else
                {
                    host_is_foreign = 1; // used to lockout the host
     932:	81 e0       	ldi	r24, 0x01	; 1
     934:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <host_is_foreign>
                }
            }

            if (input == RPU_NORMAL_MODE) // end the lockout or bootloader if it was set.
     938:	61 11       	cpse	r22, r1
     93a:	27 c0       	rjmp	.+78     	; 0x98a <__stack+0x8b>
            { 
                lockout_started_at = millis() - LOCKOUT_DELAY;
     93c:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     940:	dc 01       	movw	r26, r24
     942:	cb 01       	movw	r24, r22
     944:	80 5c       	subi	r24, 0xC0	; 192
     946:	94 4d       	sbci	r25, 0xD4	; 212
     948:	a1 40       	sbci	r26, 0x01	; 1
     94a:	b1 09       	sbc	r27, r1
     94c:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     950:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     954:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     958:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
                bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     95c:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     960:	dc 01       	movw	r26, r24
     962:	cb 01       	movw	r24, r22
     964:	88 53       	subi	r24, 0x38	; 56
     966:	91 4c       	sbci	r25, 0xC1	; 193
     968:	a1 40       	sbci	r26, 0x01	; 1
     96a:	b1 09       	sbc	r27, r1
     96c:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     970:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     974:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     978:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     97c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     97e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     980:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     982:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, LOW);
                arduino_mode = 0;
     984:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
     988:	36 c1       	rjmp	.+620    	; 0xbf6 <__stack+0x2f7>
                blink_started_at = millis();
                return;
            }
            if (input == RPU_ARDUINO_MODE) 
     98a:	6f 3f       	cpi	r22, 0xFF	; 255
     98c:	31 f4       	brne	.+12     	; 0x99a <__stack+0x9b>
            {
                arduino_mode_started = 0;
     98e:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
                arduino_mode = 1;
     992:	81 e0       	ldi	r24, 0x01	; 1
     994:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <arduino_mode>
                return;
     998:	55 c1       	rjmp	.+682    	; 0xc44 <__stack+0x345>
            }
            if (input == RPU_START_TEST_MODE) 
     99a:	61 30       	cpi	r22, 0x01	; 1
     99c:	09 f0       	breq	.+2      	; 0x9a0 <__stack+0xa1>
     99e:	6f c0       	rjmp	.+222    	; 0xa7e <__stack+0x17f>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     9a0:	f9 b1       	in	r31, 0x09	; 9
     9a2:	e9 b1       	in	r30, 0x09	; 9
     9a4:	56 b1       	in	r21, 0x06	; 6
     9a6:	49 b1       	in	r20, 0x09	; 9
     9a8:	39 b1       	in	r19, 0x09	; 9
     9aa:	89 b1       	in	r24, 0x09	; 9
     9ac:	29 b1       	in	r18, 0x09	; 9
     9ae:	76 b1       	in	r23, 0x06	; 6
            {
                // fill transceiver_state with HOST_nRTS:HOST_nCTS:TX_nRE:TX_DE:DTR_nRE:DTR_DE:RX_nRE:RX_DE
                transceiver_state = (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) |  (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE));
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	88 0f       	add	r24, r24
     9b4:	89 2f       	mov	r24, r25
     9b6:	88 1f       	adc	r24, r24
     9b8:	99 0b       	sbc	r25, r25
     9ba:	88 0f       	add	r24, r24
     9bc:	99 1f       	adc	r25, r25
     9be:	88 0f       	add	r24, r24
     9c0:	99 1f       	adc	r25, r25
     9c2:	73 fb       	bst	r23, 3
     9c4:	99 27       	eor	r25, r25
     9c6:	90 f9       	bld	r25, 0
     9c8:	89 2b       	or	r24, r25
     9ca:	f3 fb       	bst	r31, 3
     9cc:	aa 24       	eor	r10, r10
     9ce:	a0 f8       	bld	r10, 0
     9d0:	b1 2c       	mov	r11, r1
     9d2:	b6 94       	lsr	r11
     9d4:	ba 2c       	mov	r11, r10
     9d6:	aa 24       	eor	r10, r10
     9d8:	b7 94       	ror	r11
     9da:	a7 94       	ror	r10
     9dc:	a8 2a       	or	r10, r24
     9de:	e2 fb       	bst	r30, 2
     9e0:	cc 24       	eor	r12, r12
     9e2:	c0 f8       	bld	r12, 0
     9e4:	d1 2c       	mov	r13, r1
     9e6:	d6 e0       	ldi	r29, 0x06	; 6
     9e8:	cc 0c       	add	r12, r12
     9ea:	dd 1c       	adc	r13, r13
     9ec:	da 95       	dec	r29
     9ee:	e1 f7       	brne	.-8      	; 0x9e8 <__stack+0xe9>
     9f0:	ca 28       	or	r12, r10
     9f2:	52 fb       	bst	r21, 2
     9f4:	ee 24       	eor	r14, r14
     9f6:	e0 f8       	bld	r14, 0
     9f8:	f1 2c       	mov	r15, r1
     9fa:	15 e0       	ldi	r17, 0x05	; 5
     9fc:	ee 0c       	add	r14, r14
     9fe:	ff 1c       	adc	r15, r15
     a00:	1a 95       	dec	r17
     a02:	e1 f7       	brne	.-8      	; 0x9fc <__stack+0xfd>
     a04:	ec 28       	or	r14, r12
     a06:	45 fb       	bst	r20, 5
     a08:	00 27       	eor	r16, r16
     a0a:	00 f9       	bld	r16, 0
     a0c:	10 e0       	ldi	r17, 0x00	; 0
     a0e:	84 e0       	ldi	r24, 0x04	; 4
     a10:	00 0f       	add	r16, r16
     a12:	11 1f       	adc	r17, r17
     a14:	8a 95       	dec	r24
     a16:	e1 f7       	brne	.-8      	; 0xa10 <__stack+0x111>
     a18:	0e 29       	or	r16, r14
     a1a:	36 fb       	bst	r19, 6
     a1c:	33 27       	eor	r19, r19
     a1e:	30 f9       	bld	r19, 0
     a20:	c3 2f       	mov	r28, r19
     a22:	80 e0       	ldi	r24, 0x00	; 0
     a24:	d8 2f       	mov	r29, r24
     a26:	93 e0       	ldi	r25, 0x03	; 3
     a28:	cc 0f       	add	r28, r28
     a2a:	dd 1f       	adc	r29, r29
     a2c:	9a 95       	dec	r25
     a2e:	e1 f7       	brne	.-8      	; 0xa28 <__stack+0x129>
     a30:	c0 2b       	or	r28, r16
     a32:	24 fb       	bst	r18, 4
     a34:	88 24       	eor	r8, r8
     a36:	80 f8       	bld	r8, 0
     a38:	91 2c       	mov	r9, r1
     a3a:	88 0c       	add	r8, r8
     a3c:	99 1c       	adc	r9, r9
     a3e:	8c 2a       	or	r8, r28
     a40:	80 92 f4 02 	sts	0x02F4, r8	; 0x8002f4 <transceiver_state>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a44:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a46:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a48:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a4a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a4c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a4e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a50:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a52:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a54:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a56:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a58:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a5a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a5c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a5e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a60:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a62:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a64:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a66:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a68:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a6a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a6c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a6e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a70:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a72:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE active would block uart from seeing RPU_END_TEST_MODE
                digitalWrite(DTR_DE, LOW); 
                digitalWrite(RX_nRE, HIGH);
                digitalWrite(RX_DE, LOW);

                test_mode_started = 0;
     a74:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 1;
     a78:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <test_mode>
                return;
     a7c:	e3 c0       	rjmp	.+454    	; 0xc44 <__stack+0x345>
            }
            if (input == RPU_END_TEST_MODE) 
     a7e:	6e 3f       	cpi	r22, 0xFE	; 254
     a80:	09 f0       	breq	.+2      	; 0xa84 <__stack+0x185>
     a82:	76 c0       	rjmp	.+236    	; 0xb70 <__stack+0x271>
            {
                // recover transceiver controls
                digitalWrite(HOST_nRTS, ( (transceiver_state>>7) & 0x01) );
     a84:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a88:	88 1f       	adc	r24, r24
     a8a:	88 27       	eor	r24, r24
     a8c:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a8e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a90:	f8 94       	cli
    {
        if (value_for_bit) 
     a92:	88 23       	and	r24, r24
     a94:	11 f0       	breq	.+4      	; 0xa9a <__stack+0x19b>
        {
            *register_addr |= 1 << bit_offset;
     a96:	5b 9a       	sbi	0x0b, 3	; 11
     a98:	01 c0       	rjmp	.+2      	; 0xa9c <__stack+0x19d>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a9a:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a9c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a9e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     aa2:	86 fb       	bst	r24, 6
     aa4:	88 27       	eor	r24, r24
     aa6:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     aa8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aaa:	f8 94       	cli
    {
        if (value_for_bit) 
     aac:	88 23       	and	r24, r24
     aae:	11 f0       	breq	.+4      	; 0xab4 <__stack+0x1b5>
        {
            *register_addr |= 1 << bit_offset;
     ab0:	5a 9a       	sbi	0x0b, 2	; 11
     ab2:	01 c0       	rjmp	.+2      	; 0xab6 <__stack+0x1b7>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ab4:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ab6:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ab8:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     abc:	85 fb       	bst	r24, 5
     abe:	88 27       	eor	r24, r24
     ac0:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ac2:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ac4:	f8 94       	cli
    {
        if (value_for_bit) 
     ac6:	88 23       	and	r24, r24
     ac8:	11 f0       	breq	.+4      	; 0xace <__stack+0x1cf>
        {
            *register_addr |= 1 << bit_offset;
     aca:	42 9a       	sbi	0x08, 2	; 8
     acc:	01 c0       	rjmp	.+2      	; 0xad0 <__stack+0x1d1>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ace:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ad0:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ad2:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ad6:	82 95       	swap	r24
     ad8:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ada:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     adc:	f8 94       	cli
    {
        if (value_for_bit) 
     ade:	88 23       	and	r24, r24
     ae0:	11 f0       	breq	.+4      	; 0xae6 <__stack+0x1e7>
        {
            *register_addr |= 1 << bit_offset;
     ae2:	5d 9a       	sbi	0x0b, 5	; 11
     ae4:	01 c0       	rjmp	.+2      	; 0xae8 <__stack+0x1e9>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ae6:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ae8:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     aea:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     aee:	83 fb       	bst	r24, 3
     af0:	88 27       	eor	r24, r24
     af2:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     af4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     af6:	f8 94       	cli
    {
        if (value_for_bit) 
     af8:	88 23       	and	r24, r24
     afa:	11 f0       	breq	.+4      	; 0xb00 <__stack+0x201>
        {
            *register_addr |= 1 << bit_offset;
     afc:	5e 9a       	sbi	0x0b, 6	; 11
     afe:	01 c0       	rjmp	.+2      	; 0xb02 <__stack+0x203>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b00:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b02:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b04:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b06:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     b08:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b0a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b0c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b0e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b10:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b12:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE is always active... but
                digitalWrite(DTR_nRE, ( (transceiver_state>>3) & 0x01) );
                // the I2C command fnEndTestMode() sets the DTR_TXD pin and turns on the UART... but
                digitalWrite(DTR_TXD,HIGH); // strong pullup
                pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
                UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
     b14:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     b18:	88 61       	ori	r24, 0x18	; 24
     b1a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     b1e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b22:	82 fb       	bst	r24, 2
     b24:	88 27       	eor	r24, r24
     b26:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b28:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b2a:	f8 94       	cli
    {
        if (value_for_bit) 
     b2c:	88 23       	and	r24, r24
     b2e:	11 f0       	breq	.+4      	; 0xb34 <__stack+0x235>
        {
            *register_addr |= 1 << bit_offset;
     b30:	5f 9a       	sbi	0x0b, 7	; 11
     b32:	01 c0       	rjmp	.+2      	; 0xb36 <__stack+0x237>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b34:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b36:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b38:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b3c:	86 95       	lsr	r24
     b3e:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b40:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b42:	f8 94       	cli
    {
        if (value_for_bit) 
     b44:	88 23       	and	r24, r24
     b46:	11 f0       	breq	.+4      	; 0xb4c <__stack+0x24d>
        {
            *register_addr |= 1 << bit_offset;
     b48:	5c 9a       	sbi	0x0b, 4	; 11
     b4a:	01 c0       	rjmp	.+2      	; 0xb4e <__stack+0x24f>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b4c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b4e:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b50:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b54:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b56:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b58:	f8 94       	cli
    {
        if (value_for_bit) 
     b5a:	88 23       	and	r24, r24
     b5c:	11 f0       	breq	.+4      	; 0xb62 <__stack+0x263>
        {
            *register_addr |= 1 << bit_offset;
     b5e:	43 9a       	sbi	0x08, 3	; 8
     b60:	01 c0       	rjmp	.+2      	; 0xb64 <__stack+0x265>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b62:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b64:	9f bf       	out	0x3f, r25	; 63
                digitalWrite(DTR_DE, ( (transceiver_state>>2) & 0x01) );
                digitalWrite(RX_nRE, ( (transceiver_state>>1) & 0x01) );
                digitalWrite(RX_DE, ( (transceiver_state) & 0x01) );

                test_mode_started = 0;
     b66:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 0;
     b6a:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
                return;
     b6e:	6a c0       	rjmp	.+212    	; 0xc44 <__stack+0x345>
            }
            if (input == rpu_address) // that is my local address
     b70:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     b74:	68 13       	cpse	r22, r24
     b76:	2a c0       	rjmp	.+84     	; 0xbcc <__stack+0x2cd>
            {
                connect_bootload_mode();
     b78:	0e 94 ce 01 	call	0x39c	; 0x39c <connect_bootload_mode>

                // start the bootloader
                bootloader_started = 1;
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b82:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b84:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b86:	2a 98       	cbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b88:	8f bf       	out	0x3f, r24	; 63
     b8a:	8f e5       	ldi	r24, 0x5F	; 95
     b8c:	9a ee       	ldi	r25, 0xEA	; 234
     b8e:	01 97       	sbiw	r24, 0x01	; 1
     b90:	f1 f7       	brne	.-4      	; 0xb8e <__stack+0x28f>
     b92:	00 c0       	rjmp	.+0      	; 0xb94 <__stack+0x295>
     b94:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b96:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b98:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     b9a:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b9c:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(MGR_nSS, LOW);   // nSS goes through a open collector buffer to nRESET
                _delay_ms(20);  // hold reset low for a short time 
                digitalWrite(MGR_nSS, HIGH); // this will release the buffer with open colllector on MCU nRESET.
                local_mcu_is_rpu_aware = 0; // after a reset it may be loaded with new software
     b9e:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <local_mcu_is_rpu_aware>
                blink_started_at = millis();
     ba2:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     ba6:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     baa:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     bae:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     bb2:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                bootloader_started_at = millis();
     bb6:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     bba:	60 93 e5 02 	sts	0x02E5, r22	; 0x8002e5 <bootloader_started_at>
     bbe:	70 93 e6 02 	sts	0x02E6, r23	; 0x8002e6 <bootloader_started_at+0x1>
     bc2:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <bootloader_started_at+0x2>
     bc6:	90 93 e8 02 	sts	0x02E8, r25	; 0x8002e8 <bootloader_started_at+0x3>
                return;
     bca:	3c c0       	rjmp	.+120    	; 0xc44 <__stack+0x345>
            }
            if (input <= 0x7F) // values > 0x80 are for a host disconnect e.g. the bitwise negation of an RPU_ADDRESS
     bcc:	67 fd       	sbrc	r22, 7
     bce:	1e c0       	rjmp	.+60     	; 0xc0c <__stack+0x30d>
            {  
                lockout_active =1;
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <lockout_active>
                bootloader_started = 0;
     bd6:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
                host_active =0;
     bda:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>

                connect_lockout_mode();
     bde:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <connect_lockout_mode>

                lockout_started_at = millis();
     be2:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     be6:	60 93 e9 02 	sts	0x02E9, r22	; 0x8002e9 <lockout_started_at>
     bea:	70 93 ea 02 	sts	0x02EA, r23	; 0x8002ea <lockout_started_at+0x1>
     bee:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <lockout_started_at+0x2>
     bf2:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <lockout_started_at+0x3>
                blink_started_at = millis();
     bf6:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     bfa:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     bfe:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     c02:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     c06:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                return;
     c0a:	1c c0       	rjmp	.+56     	; 0xc44 <__stack+0x345>
            }
            if (input > 0x7F) // RPU_HOST_DISCONNECT is the bitwise negation of an RPU_ADDRESS it will be > 0x80 (seen as a uint8_t)
            { 
                host_is_foreign = 0;
     c0c:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
                lockout_active =0;
     c10:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
                host_active =0;
     c14:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
                bootloader_started = 0;
     c18:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c1c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c1e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c20:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c22:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c24:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c26:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c28:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c2a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c2c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c2e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c30:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c32:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c34:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c36:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c38:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c3a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c3c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c3e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c40:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c42:	8f bf       	out	0x3f, r24	; 63
            }
            // nothing can get past this point.
            return;
        }
    }
     c44:	df 91       	pop	r29
     c46:	cf 91       	pop	r28
     c48:	1f 91       	pop	r17
     c4a:	0f 91       	pop	r16
     c4c:	ff 90       	pop	r15
     c4e:	ef 90       	pop	r14
     c50:	df 90       	pop	r13
     c52:	cf 90       	pop	r12
     c54:	bf 90       	pop	r11
     c56:	af 90       	pop	r10
     c58:	9f 90       	pop	r9
     c5a:	8f 90       	pop	r8
     c5c:	7f 90       	pop	r7
     c5e:	6f 90       	pop	r6
     c60:	5f 90       	pop	r5
     c62:	4f 90       	pop	r4
     c64:	08 95       	ret

00000c66 <fnWtMgrAddr>:
}

// I2C_COMMAND_TO_SET_RPU_ADDRESS
void fnWtMgrAddr(uint8_t* i2cBuffer)
{
    rpu_address = i2cBuffer[1];
     c66:	fc 01       	movw	r30, r24
     c68:	81 81       	ldd	r24, Z+1	; 0x01
     c6a:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    write_rpu_address_to_eeprom = 1;
     c6e:	81 e0       	ldi	r24, 0x01	; 1
     c70:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
     c74:	08 95       	ret

00000c76 <fnRdBootldAddr>:

// I2C_COMMAND_TO_READ_ADDRESS_SENT_ON_ACTIVE_DTR
void fnRdBootldAddr(uint8_t* i2cBuffer)
{
    // replace data[1] with address sent when HOST_nRTS toggles
    i2cBuffer[1] = bootloader_address;
     c76:	20 91 01 03 	lds	r18, 0x0301	; 0x800301 <bootloader_address>
     c7a:	fc 01       	movw	r30, r24
     c7c:	21 83       	std	Z+1, r18	; 0x01
     c7e:	08 95       	ret

00000c80 <fnWtBootldAddr>:

// I2C_COMMAND_TO_SET_ADDRESS_SENT_ON_ACTIVE_DTR
void fnWtBootldAddr(uint8_t* i2cBuffer)
{
    // set the byte that is sent when HOST_nRTS toggles
    bootloader_address = i2cBuffer[1];
     c80:	fc 01       	movw	r30, r24
     c82:	81 81       	ldd	r24, Z+1	; 0x01
     c84:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
     c88:	08 95       	ret

00000c8a <fnRdShtdnDtct>:

// I2C_COMMAND_TO_READ_SW_SHUTDOWN_DETECTED
void fnRdShtdnDtct(uint8_t* i2cBuffer)
{
    // when ICP1 pin is pulled  down the host (e.g. R-Pi Zero) should be set up to hault
    i2cBuffer[1] = shutdown_detected;
     c8a:	20 91 f3 02 	lds	r18, 0x02F3	; 0x8002f3 <shutdown_detected>
     c8e:	fc 01       	movw	r30, r24
     c90:	21 83       	std	Z+1, r18	; 0x01
    // reading clears this flag that was set in check_shutdown() but it is up to the I2C master to do somthing about it.
    shutdown_detected = 0;
     c92:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
     c96:	08 95       	ret

00000c98 <fnRdStatus>:
    // else ignore
}

// I2C_COMMAND_TO_READ_STATUS
void fnRdStatus(uint8_t* i2cBuffer)
{
     c98:	fc 01       	movw	r30, r24
    i2cBuffer[1] = status_byt & 0x0F; // bits 0..3
     c9a:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <status_byt>
     c9e:	9f 70       	andi	r25, 0x0F	; 15
     ca0:	91 83       	std	Z+1, r25	; 0x01
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     ca2:	83 b1       	in	r24, 0x03	; 3
    i2cBuffer[1] &= digitalRead(ALT_EN)<<4; // report if alternat power is enabled
     ca4:	11 82       	std	Z+1, r1	; 0x01
     ca6:	83 b1       	in	r24, 0x03	; 3
     ca8:	08 95       	ret

00000caa <fnWtStatus>:
}

// I2C_COMMAND_TO_SET_STATUS
void fnWtStatus(uint8_t* i2cBuffer)
{
    if ( (i2cBuffer[1] & 0x10) ) 
     caa:	fc 01       	movw	r30, r24
     cac:	21 81       	ldd	r18, Z+1	; 0x01
     cae:	24 ff       	sbrs	r18, 4
     cb0:	0b c0       	rjmp	.+22     	; 0xcc8 <fnWtStatus+0x1e>
    {
        enable_alternate_power = 1;
     cb2:	21 e0       	ldi	r18, 0x01	; 1
     cb4:	20 93 86 03 	sts	0x0386, r18	; 0x800386 <enable_alternate_power>
        alt_pwm_accum_charge_time = 0; // clear charge time
     cb8:	10 92 8c 03 	sts	0x038C, r1	; 0x80038c <alt_pwm_accum_charge_time>
     cbc:	10 92 8d 03 	sts	0x038D, r1	; 0x80038d <alt_pwm_accum_charge_time+0x1>
     cc0:	10 92 8e 03 	sts	0x038E, r1	; 0x80038e <alt_pwm_accum_charge_time+0x2>
     cc4:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    }
    if ( (i2cBuffer[1] & 0x20) && !shutdown_started && !shutdown_detected ) enable_sbc_power = 1;
     cc8:	fc 01       	movw	r30, r24
     cca:	81 81       	ldd	r24, Z+1	; 0x01
     ccc:	85 ff       	sbrs	r24, 5
     cce:	0b c0       	rjmp	.+22     	; 0xce6 <fnWtStatus+0x3c>
     cd0:	90 91 f2 02 	lds	r25, 0x02F2	; 0x8002f2 <shutdown_started>
     cd4:	91 11       	cpse	r25, r1
     cd6:	07 c0       	rjmp	.+14     	; 0xce6 <fnWtStatus+0x3c>
     cd8:	90 91 f3 02 	lds	r25, 0x02F3	; 0x8002f3 <shutdown_detected>
     cdc:	91 11       	cpse	r25, r1
     cde:	03 c0       	rjmp	.+6      	; 0xce6 <fnWtStatus+0x3c>
     ce0:	91 e0       	ldi	r25, 0x01	; 1
     ce2:	90 93 87 03 	sts	0x0387, r25	; 0x800387 <enable_sbc_power>
    status_byt = i2cBuffer[1] & 0x0F; // set bits 0..3
     ce6:	8f 70       	andi	r24, 0x0F	; 15
     ce8:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     cec:	08 95       	ret

00000cee <fnRdArduinMode>:
}

// I2C command to read arduino_mode
void fnRdArduinMode(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = arduino_mode;
     cee:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     cf2:	fc 01       	movw	r30, r24
     cf4:	21 83       	std	Z+1, r18	; 0x01
     cf6:	08 95       	ret

00000cf8 <fnBatStartChrg>:

// I2C command for Battery charge start limit (uint16_t)
void fnBatStartChrg(uint8_t* i2cBuffer)
{
    // battery_low_limit is a uint16_t e.g., two bytes
    uint8_t temp = (battery_low_limit>>8) & 0xFF;
     cf8:	20 91 94 03 	lds	r18, 0x0394	; 0x800394 <battery_low_limit+0x1>
    battery_low_limit = 0x00FF & battery_low_limit; // mask out the old value
    battery_low_limit = ((uint32_t) (i2cBuffer[1])<<8) & battery_low_limit; // place new value in high byte
     cfc:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <battery_low_limit+0x1>
     d00:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <battery_low_limit>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     d04:	fc 01       	movw	r30, r24
     d06:	21 83       	std	Z+1, r18	; 0x01

    temp = battery_low_limit & 0xFF;
     d08:	20 91 93 03 	lds	r18, 0x0393	; 0x800393 <battery_low_limit>
    battery_low_limit = 0xFFFFFF00 & battery_low_limit;
    battery_low_limit = ((uint32_t) (i2cBuffer[2])) & battery_low_limit;  
     d0c:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <battery_low_limit+0x1>
     d10:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <battery_low_limit>
    i2cBuffer[2] = temp;
     d14:	22 83       	std	Z+2, r18	; 0x02
    
    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d16:	83 e0       	ldi	r24, 0x03	; 3
     d18:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
     d1c:	08 95       	ret

00000d1e <fnBatDoneChrg>:

// I2C command for Battery charge done limit (uint16_t)
void fnBatDoneChrg(uint8_t* i2cBuffer)
{
    // battery_high_limit is a uint16_t e.g., two bytes
    uint8_t temp = (battery_high_limit>>8) & 0xFF;
     d1e:	20 91 91 03 	lds	r18, 0x0391	; 0x800391 <battery_high_limit+0x1>
    battery_high_limit = 0x00FF & battery_high_limit; // mask out the old value
    battery_high_limit = ((uint32_t) (i2cBuffer[1])<<8) & battery_high_limit; // place new value in high byte
     d22:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <battery_high_limit+0x1>
     d26:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <battery_high_limit>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     d2a:	fc 01       	movw	r30, r24
     d2c:	21 83       	std	Z+1, r18	; 0x01

    temp = battery_high_limit & 0xFF;
     d2e:	20 91 90 03 	lds	r18, 0x0390	; 0x800390 <battery_high_limit>
    battery_high_limit = 0xFFFFFF00 & battery_high_limit;
    battery_high_limit = ((uint32_t) (i2cBuffer[2])) & battery_high_limit;  
     d32:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <battery_high_limit+0x1>
     d36:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <battery_high_limit>
    i2cBuffer[2] = temp;
     d3a:	22 83       	std	Z+2, r18	; 0x02
    
    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d3c:	83 e0       	ldi	r24, 0x03	; 3
     d3e:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
     d42:	08 95       	ret

00000d44 <fnRdBatChrgTime>:
}

// I2C command to read battery charging time while doing pwm e.g., absorption time
void fnRdBatChrgTime(uint8_t* i2cBuffer)
{
     d44:	fc 01       	movw	r30, r24
    // there are four bytes in an unsigned long
    i2cBuffer[1] =  (alt_pwm_accum_charge_time>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     d46:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <alt_pwm_accum_charge_time+0x3>
     d4a:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (alt_pwm_accum_charge_time>>16) & 0xFF;
     d4c:	80 91 8e 03 	lds	r24, 0x038E	; 0x80038e <alt_pwm_accum_charge_time+0x2>
     d50:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (alt_pwm_accum_charge_time>>8) & 0xFF;
     d52:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <alt_pwm_accum_charge_time+0x1>
     d56:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  alt_pwm_accum_charge_time & 0xFF; // low byte. Again Mask should optimize out
     d58:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_accum_charge_time>
     d5c:	84 83       	std	Z+4, r24	; 0x04
     d5e:	08 95       	ret

00000d60 <fnRdTimedAccumAltI>:
    i2cBuffer[2] =  adc_buffer & 0xFF; 
}

// I2C command to read timed accumulation of analog channel ALT_I
void fnRdTimedAccumAltI(uint8_t* i2cBuffer)
{
     d60:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_alt_ti>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     d62:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
     d66:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_alt_ti>>16) & 0xFF;
     d68:	80 91 73 03 	lds	r24, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
     d6c:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_alt_ti>>8) & 0xFF;
     d6e:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
     d72:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_alt_ti & 0xFF; // low byte. Again Mask should optimize out
     d74:	80 91 71 03 	lds	r24, 0x0371	; 0x800371 <accumulate_alt_ti>
     d78:	84 83       	std	Z+4, r24	; 0x04
     d7a:	08 95       	ret

00000d7c <fnRdTimedAccumPwrI>:
}

// I2C command to read timed accumulation of analog channel PWR_I
void fnRdTimedAccumPwrI(uint8_t* i2cBuffer)
{
     d7c:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_pwr_ti>>24) & 0xFF;
     d7e:	80 91 78 03 	lds	r24, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
     d82:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_pwr_ti>>16) & 0xFF;
     d84:	80 91 77 03 	lds	r24, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
     d88:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_pwr_ti>>8) & 0xFF;
     d8a:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
     d8e:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_pwr_ti & 0xFF;
     d90:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <accumulate_pwr_ti>
     d94:	84 83       	std	Z+4, r24	; 0x04
     d96:	08 95       	ret

00000d98 <fnAnalogRefExternAVCC>:
/* swap the I2C buffer with the ref_extern_avcc_uV in use
    set ref_loaded so main loop will try to save it to eeprom
    the main loop will reload eeprom or default value if new is out of range
*/ 
void fnAnalogRefExternAVCC(uint8_t* i2cBuffer)
{
     d98:	fc 01       	movw	r30, r24
    // ref_extern_avcc_uV is a uint32_t and has four bytes
    uint8_t temp = (ref_extern_avcc_uV>>24) & 0xFF;
     d9a:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <ref_extern_avcc_uV+0x3>
    ref_extern_avcc_uV = 0x00FFFFFF & ref_extern_avcc_uV; // mask out the old high byte
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[1])<<24) & ref_extern_avcc_uV; // place new value in high byte
     d9e:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     da2:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     da6:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     daa:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     dae:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (ref_extern_avcc_uV>>16) & 0xFF;
     db0:	80 91 80 03 	lds	r24, 0x0380	; 0x800380 <ref_extern_avcc_uV+0x2>
    ref_extern_avcc_uV = 0xFF00FFFF & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[2])<<16) & ref_extern_avcc_uV; 
     db4:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     db8:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     dbc:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     dc0:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[2] =  temp;
     dc4:	82 83       	std	Z+2, r24	; 0x02

    temp = (ref_extern_avcc_uV>>8) & 0xFF;
     dc6:	80 91 7f 03 	lds	r24, 0x037F	; 0x80037f <ref_extern_avcc_uV+0x1>
    ref_extern_avcc_uV = 0xFFFF00FF & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[3])<<8) & ref_extern_avcc_uV; 
     dca:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     dce:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     dd2:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     dd6:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[3] =  temp;
     dda:	83 83       	std	Z+3, r24	; 0x03

    temp = ref_extern_avcc_uV & 0xFF;
     ddc:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <ref_extern_avcc_uV>
    ref_extern_avcc_uV = 0xFFFFFF00 & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[4])) & ref_extern_avcc_uV;  
     de0:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     de4:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     de8:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     dec:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[4] =  temp;
     df0:	84 83       	std	Z+4, r24	; 0x04
    
    ref_loaded = REF_AVCC_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     df2:	82 e0       	ldi	r24, 0x02	; 2
     df4:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
     df8:	08 95       	ret

00000dfa <fnAnalogRefIntern1V1>:
}

// I2C command for Analog referance INTERNAL_1V1
void fnAnalogRefIntern1V1(uint8_t* i2cBuffer)
{
     dfa:	fc 01       	movw	r30, r24
    // ref_intern_1v1_uV is a uint32_t and has four bytes
    uint8_t temp = (ref_intern_1v1_uV>>24) & 0xFF;
     dfc:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <ref_intern_1v1_uV+0x3>
    ref_intern_1v1_uV = 0x00FFFFFF & ref_intern_1v1_uV; // mask out the old high value
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[1])<<24) & ref_intern_1v1_uV; // place new value in high byte
     e00:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e04:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e08:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e0c:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     e10:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (ref_intern_1v1_uV>>16) & 0xFF;
     e12:	80 91 84 03 	lds	r24, 0x0384	; 0x800384 <ref_intern_1v1_uV+0x2>
    ref_intern_1v1_uV = 0xFF00FFFF & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[2])<<16) & ref_intern_1v1_uV; 
     e16:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e1a:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e1e:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e22:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[2] =  temp;
     e26:	82 83       	std	Z+2, r24	; 0x02

    temp = (ref_intern_1v1_uV>>8) & 0xFF;
     e28:	80 91 83 03 	lds	r24, 0x0383	; 0x800383 <ref_intern_1v1_uV+0x1>
    ref_intern_1v1_uV = 0xFFFF00FF & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[3])<<8) & ref_intern_1v1_uV; 
     e2c:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e30:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e34:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e38:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[3] =  temp;
     e3c:	83 83       	std	Z+3, r24	; 0x03

    temp = ref_intern_1v1_uV & 0xFF;
     e3e:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <ref_intern_1v1_uV>
    ref_intern_1v1_uV = 0xFFFFFF00 & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[4])) & ref_intern_1v1_uV;  
     e42:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e46:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e4a:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e4e:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[4] =  temp;
     e52:	84 83       	std	Z+4, r24	; 0x04
    
    ref_loaded = REF_1V1_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     e54:	83 e0       	ldi	r24, 0x03	; 3
     e56:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
     e5a:	08 95       	ret

00000e5c <fnNull>:
    }
}

/* Dummy function */
void fnNull(uint8_t* i2cBuffer)
{
     e5c:	08 95       	ret

00000e5e <fnRdMgrAddr>:
  *    the manager broadcast the bootload address when the host serial is active (e.g., nRTS) 
  *    all managers lockout serial except the address to bootload and the host */

// I2C_COMMAND_TO_READ_RPU_ADDRESS and set RPU_NORMAL_MODE
void fnRdMgrAddr(uint8_t* i2cBuffer)
{
     e5e:	cf 93       	push	r28
    i2cBuffer[1] = rpu_address; // '1' is 0x31
     e60:	20 91 02 03 	lds	r18, 0x0302	; 0x800302 <rpu_address>
     e64:	fc 01       	movw	r30, r24
     e66:	21 83       	std	Z+1, r18	; 0x01
    local_mcu_is_rpu_aware =1; 
     e68:	c1 e0       	ldi	r28, 0x01	; 1
     e6a:	c0 93 f6 02 	sts	0x02F6, r28	; 0x8002f6 <local_mcu_is_rpu_aware>
    
    // end the local mcu lockout. 
    if (localhost_active) 
     e6e:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     e72:	88 23       	and	r24, r24
     e74:	b1 f1       	breq	.+108    	; 0xee2 <fnRdMgrAddr+0x84>
    {
        // If the local host is active then broadcast on DTR pair
        uart_started_at = millis();
     e76:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     e7a:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     e7e:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     e82:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     e86:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
        uart_output = RPU_NORMAL_MODE;
     e8a:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     e8e:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     e92:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     e96:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     e9a:	30 e0       	ldi	r19, 0x00	; 0
     e9c:	20 95       	com	r18
     e9e:	30 95       	com	r19
     ea0:	2a 70       	andi	r18, 0x0A	; 10
     ea2:	33 27       	eor	r19, r19
     ea4:	64 e0       	ldi	r22, 0x04	; 4
     ea6:	22 0f       	add	r18, r18
     ea8:	33 1f       	adc	r19, r19
     eaa:	6a 95       	dec	r22
     eac:	e1 f7       	brne	.-8      	; 0xea6 <fnRdMgrAddr+0x48>
     eae:	89 2f       	mov	r24, r25
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	80 95       	com	r24
     eb4:	90 95       	com	r25
     eb6:	80 75       	andi	r24, 0x50	; 80
     eb8:	99 27       	eor	r25, r25
     eba:	74 e0       	ldi	r23, 0x04	; 4
     ebc:	95 95       	asr	r25
     ebe:	87 95       	ror	r24
     ec0:	7a 95       	dec	r23
     ec2:	e1 f7       	brne	.-8      	; 0xebc <fnRdMgrAddr+0x5e>
     ec4:	82 2b       	or	r24, r18
     ec6:	93 2b       	or	r25, r19
     ec8:	9f 93       	push	r25
     eca:	8f 93       	push	r24
     ecc:	1f 92       	push	r1
     ece:	4f 93       	push	r20
     ed0:	86 e1       	ldi	r24, 0x16	; 22
     ed2:	91 e0       	ldi	r25, 0x01	; 1
     ed4:	9f 93       	push	r25
     ed6:	8f 93       	push	r24
     ed8:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
        uart_has_TTL = 1; // causes host_is_foreign to be false
     edc:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
     ee0:	39 c0       	rjmp	.+114    	; 0xf54 <fnRdMgrAddr+0xf6>
    }
    else 
        if (bootloader_started)
     ee2:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     ee6:	88 23       	and	r24, r24
     ee8:	e1 f1       	breq	.+120    	; 0xf62 <fnRdMgrAddr+0x104>
        {
            // If the bootloader_started has not timed out yet broadcast on DTR pair
            uart_started_at = millis();
     eea:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     eee:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     ef2:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     ef6:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     efa:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_NORMAL_MODE;
     efe:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     f02:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     f06:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     f0a:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	20 95       	com	r18
     f12:	30 95       	com	r19
     f14:	2a 70       	andi	r18, 0x0A	; 10
     f16:	33 27       	eor	r19, r19
     f18:	84 e0       	ldi	r24, 0x04	; 4
     f1a:	22 0f       	add	r18, r18
     f1c:	33 1f       	adc	r19, r19
     f1e:	8a 95       	dec	r24
     f20:	e1 f7       	brne	.-8      	; 0xf1a <fnRdMgrAddr+0xbc>
     f22:	89 2f       	mov	r24, r25
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	80 95       	com	r24
     f28:	90 95       	com	r25
     f2a:	80 75       	andi	r24, 0x50	; 80
     f2c:	99 27       	eor	r25, r25
     f2e:	54 e0       	ldi	r21, 0x04	; 4
     f30:	95 95       	asr	r25
     f32:	87 95       	ror	r24
     f34:	5a 95       	dec	r21
     f36:	e1 f7       	brne	.-8      	; 0xf30 <fnRdMgrAddr+0xd2>
     f38:	82 2b       	or	r24, r18
     f3a:	93 2b       	or	r25, r19
     f3c:	9f 93       	push	r25
     f3e:	8f 93       	push	r24
     f40:	1f 92       	push	r1
     f42:	4f 93       	push	r20
     f44:	86 e1       	ldi	r24, 0x16	; 22
     f46:	91 e0       	ldi	r25, 0x01	; 1
     f48:	9f 93       	push	r25
     f4a:	8f 93       	push	r24
     f4c:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
            uart_has_TTL = 0; // causes host_is_foreign to be true, so local DTR/RTS is not accepted
     f50:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     f54:	0f 90       	pop	r0
     f56:	0f 90       	pop	r0
     f58:	0f 90       	pop	r0
     f5a:	0f 90       	pop	r0
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
     f60:	20 c0       	rjmp	.+64     	; 0xfa2 <fnRdMgrAddr+0x144>
        } 
        else
        {
            lockout_started_at = millis() - LOCKOUT_DELAY;
     f62:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     f66:	dc 01       	movw	r26, r24
     f68:	cb 01       	movw	r24, r22
     f6a:	80 5c       	subi	r24, 0xC0	; 192
     f6c:	94 4d       	sbci	r25, 0xD4	; 212
     f6e:	a1 40       	sbci	r26, 0x01	; 1
     f70:	b1 09       	sbc	r27, r1
     f72:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     f76:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     f7a:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     f7e:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
            bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     f82:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
     f86:	dc 01       	movw	r26, r24
     f88:	cb 01       	movw	r24, r22
     f8a:	88 53       	subi	r24, 0x38	; 56
     f8c:	91 4c       	sbci	r25, 0xC1	; 193
     f8e:	a1 40       	sbci	r26, 0x01	; 1
     f90:	b1 09       	sbc	r27, r1
     f92:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     f96:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     f9a:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     f9e:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
        }
}
     fa2:	cf 91       	pop	r28
     fa4:	08 95       	ret

00000fa6 <fnRdAdcAltI>:
/********* POWER MANAGER ***********
  *  for ALT_I, ALT_V, PWR_I, PWR_V reading     */

// I2C command to read analog channel 0
void fnRdAdcAltI(uint8_t* i2cBuffer)
{
     fa6:	cf 93       	push	r28
     fa8:	df 93       	push	r29
     faa:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_I);
     fac:	80 e0       	ldi	r24, 0x00	; 0
     fae:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     fb2:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; // low byte. Again Mask should optimize out
     fb4:	8a 83       	std	Y+2, r24	; 0x02
}
     fb6:	df 91       	pop	r29
     fb8:	cf 91       	pop	r28
     fba:	08 95       	ret

00000fbc <fnRdAdcAltV>:

// I2C command to read analog channel 1
void fnRdAdcAltV(uint8_t* i2cBuffer)
{
     fbc:	cf 93       	push	r28
     fbe:	df 93       	push	r29
     fc0:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_V);
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     fc8:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     fca:	8a 83       	std	Y+2, r24	; 0x02
}
     fcc:	df 91       	pop	r29
     fce:	cf 91       	pop	r28
     fd0:	08 95       	ret

00000fd2 <fnRdAdcPwrI>:

// I2C command to read analog channel 6
void fnRdAdcPwrI(uint8_t* i2cBuffer)
{
     fd2:	cf 93       	push	r28
     fd4:	df 93       	push	r29
     fd6:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_I);
     fd8:	86 e0       	ldi	r24, 0x06	; 6
     fda:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     fde:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     fe0:	8a 83       	std	Y+2, r24	; 0x02
}
     fe2:	df 91       	pop	r29
     fe4:	cf 91       	pop	r28
     fe6:	08 95       	ret

00000fe8 <fnRdAdcPwrV>:

// I2C command to read analog channel 7
void fnRdAdcPwrV(uint8_t* i2cBuffer)
{
     fe8:	cf 93       	push	r28
     fea:	df 93       	push	r29
     fec:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_V);
     fee:	87 e0       	ldi	r24, 0x07	; 7
     ff0:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     ff4:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; 
     ff6:	8a 83       	std	Y+2, r24	; 0x02
}
     ff8:	df 91       	pop	r29
     ffa:	cf 91       	pop	r28
     ffc:	08 95       	ret

00000ffe <fnRdXcvrCntlInTestMode>:
    }
}

// I2C command to read transceiver control bits
void fnRdXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
     ffe:	7f 92       	push	r7
    1000:	8f 92       	push	r8
    1002:	9f 92       	push	r9
    1004:	af 92       	push	r10
    1006:	bf 92       	push	r11
    1008:	cf 92       	push	r12
    100a:	df 92       	push	r13
    100c:	ef 92       	push	r14
    100e:	ff 92       	push	r15
    1010:	0f 93       	push	r16
    1012:	1f 93       	push	r17
    1014:	cf 93       	push	r28
    1016:	df 93       	push	r29
    if (test_mode)
    1018:	e0 91 06 03 	lds	r30, 0x0306	; 0x800306 <test_mode>
    101c:	ee 23       	and	r30, r30
    101e:	09 f4       	brne	.+2      	; 0x1022 <fnRdXcvrCntlInTestMode+0x24>
    1020:	55 c0       	rjmp	.+170    	; 0x10cc <fnRdXcvrCntlInTestMode+0xce>
    1022:	e9 b1       	in	r30, 0x09	; 9
    1024:	b9 b1       	in	r27, 0x09	; 9
    1026:	f6 b1       	in	r31, 0x06	; 6
    1028:	79 b0       	in	r7, 0x09	; 9
    102a:	a9 b0       	in	r10, 0x09	; 9
    102c:	09 b1       	in	r16, 0x09	; 9
    102e:	b9 b0       	in	r11, 0x09	; 9
    1030:	c6 b1       	in	r28, 0x06	; 6
    {
        i2cBuffer[1] = ( (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) | (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE)) ); 
    1032:	10 e0       	ldi	r17, 0x00	; 0
    1034:	00 0f       	add	r16, r16
    1036:	01 2f       	mov	r16, r17
    1038:	00 1f       	adc	r16, r16
    103a:	11 0b       	sbc	r17, r17
    103c:	00 0f       	add	r16, r16
    103e:	11 1f       	adc	r17, r17
    1040:	00 0f       	add	r16, r16
    1042:	11 1f       	adc	r17, r17
    1044:	c3 fb       	bst	r28, 3
    1046:	cc 27       	eor	r28, r28
    1048:	c0 f9       	bld	r28, 0
    104a:	ac 2f       	mov	r26, r28
    104c:	a0 2b       	or	r26, r16
    104e:	e3 fb       	bst	r30, 3
    1050:	88 24       	eor	r8, r8
    1052:	80 f8       	bld	r8, 0
    1054:	91 2c       	mov	r9, r1
    1056:	e4 01       	movw	r28, r8
    1058:	d6 95       	lsr	r29
    105a:	dc 2f       	mov	r29, r28
    105c:	cc 27       	eor	r28, r28
    105e:	d7 95       	ror	r29
    1060:	c7 95       	ror	r28
    1062:	ca 2b       	or	r28, r26
    1064:	b2 fb       	bst	r27, 2
    1066:	cc 24       	eor	r12, r12
    1068:	c0 f8       	bld	r12, 0
    106a:	d1 2c       	mov	r13, r1
    106c:	d6 01       	movw	r26, r12
    106e:	56 e0       	ldi	r21, 0x06	; 6
    1070:	aa 0f       	add	r26, r26
    1072:	bb 1f       	adc	r27, r27
    1074:	5a 95       	dec	r21
    1076:	e1 f7       	brne	.-8      	; 0x1070 <fnRdXcvrCntlInTestMode+0x72>
    1078:	ac 2b       	or	r26, r28
    107a:	f2 fb       	bst	r31, 2
    107c:	ee 24       	eor	r14, r14
    107e:	e0 f8       	bld	r14, 0
    1080:	f1 2c       	mov	r15, r1
    1082:	f7 01       	movw	r30, r14
    1084:	65 e0       	ldi	r22, 0x05	; 5
    1086:	ee 0f       	add	r30, r30
    1088:	ff 1f       	adc	r31, r31
    108a:	6a 95       	dec	r22
    108c:	e1 f7       	brne	.-8      	; 0x1086 <fnRdXcvrCntlInTestMode+0x88>
    108e:	ea 2b       	or	r30, r26
    1090:	75 fa       	bst	r7, 5
    1092:	66 27       	eor	r22, r22
    1094:	60 f9       	bld	r22, 0
    1096:	70 e0       	ldi	r23, 0x00	; 0
    1098:	f4 e0       	ldi	r31, 0x04	; 4
    109a:	66 0f       	add	r22, r22
    109c:	77 1f       	adc	r23, r23
    109e:	fa 95       	dec	r31
    10a0:	e1 f7       	brne	.-8      	; 0x109a <fnRdXcvrCntlInTestMode+0x9c>
    10a2:	6e 2b       	or	r22, r30
    10a4:	a6 fa       	bst	r10, 6
    10a6:	44 27       	eor	r20, r20
    10a8:	40 f9       	bld	r20, 0
    10aa:	50 e0       	ldi	r21, 0x00	; 0
    10ac:	a3 e0       	ldi	r26, 0x03	; 3
    10ae:	44 0f       	add	r20, r20
    10b0:	55 1f       	adc	r21, r21
    10b2:	aa 95       	dec	r26
    10b4:	e1 f7       	brne	.-8      	; 0x10ae <fnRdXcvrCntlInTestMode+0xb0>
    10b6:	46 2b       	or	r20, r22
    10b8:	b4 fa       	bst	r11, 4
    10ba:	22 27       	eor	r18, r18
    10bc:	20 f9       	bld	r18, 0
    10be:	30 e0       	ldi	r19, 0x00	; 0
    10c0:	22 0f       	add	r18, r18
    10c2:	33 1f       	adc	r19, r19
    10c4:	24 2b       	or	r18, r20
    10c6:	fc 01       	movw	r30, r24
    10c8:	21 83       	std	Z+1, r18	; 0x01
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <fnRdXcvrCntlInTestMode+0xd2>
    }
    else 
    {
        i2cBuffer[1] = 0; 
    10cc:	fc 01       	movw	r30, r24
    10ce:	11 82       	std	Z+1, r1	; 0x01
    }
}
    10d0:	df 91       	pop	r29
    10d2:	cf 91       	pop	r28
    10d4:	1f 91       	pop	r17
    10d6:	0f 91       	pop	r16
    10d8:	ff 90       	pop	r15
    10da:	ef 90       	pop	r14
    10dc:	df 90       	pop	r13
    10de:	cf 90       	pop	r12
    10e0:	bf 90       	pop	r11
    10e2:	af 90       	pop	r10
    10e4:	9f 90       	pop	r9
    10e6:	8f 90       	pop	r8
    10e8:	7f 90       	pop	r7
    10ea:	08 95       	ret

000010ec <fnWtXcvrCntlInTestMode>:

// I2C command to write transceiver control bits
void fnWtXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    10ec:	cf 93       	push	r28
    10ee:	df 93       	push	r29
    10f0:	fc 01       	movw	r30, r24
    if (test_mode)
    10f2:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    10f6:	88 23       	and	r24, r24
    10f8:	09 f4       	brne	.+2      	; 0x10fc <fnWtXcvrCntlInTestMode+0x10>
    10fa:	6e c0       	rjmp	.+220    	; 0x11d8 <fnWtXcvrCntlInTestMode+0xec>
    {
        // mask the needed bit and shift it to position zero so digitalWrite can move it to where it needs to go.
        digitalWrite(HOST_nRTS, ( (i2cBuffer[1] & (1<<7))>>7 ) );
    10fc:	81 81       	ldd	r24, Z+1	; 0x01
    10fe:	88 1f       	adc	r24, r24
    1100:	88 27       	eor	r24, r24
    1102:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1104:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1106:	f8 94       	cli
    {
        if (value_for_bit) 
    1108:	88 23       	and	r24, r24
    110a:	11 f0       	breq	.+4      	; 0x1110 <fnWtXcvrCntlInTestMode+0x24>
        {
            *register_addr |= 1 << bit_offset;
    110c:	5b 9a       	sbi	0x0b, 3	; 11
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <fnWtXcvrCntlInTestMode+0x26>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1110:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1112:	9f bf       	out	0x3f, r25	; 63
        digitalWrite(HOST_nCTS, ( (i2cBuffer[1] & (1<<6))>>6 ) );
    1114:	81 81       	ldd	r24, Z+1	; 0x01
    1116:	86 fb       	bst	r24, 6
    1118:	88 27       	eor	r24, r24
    111a:	80 f9       	bld	r24, 0
    111c:	c8 2f       	mov	r28, r24
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	d8 2f       	mov	r29, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1122:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1124:	f8 94       	cli
    {
        if (value_for_bit) 
    1126:	cd 2b       	or	r28, r29
    1128:	11 f0       	breq	.+4      	; 0x112e <fnWtXcvrCntlInTestMode+0x42>
        {
            *register_addr |= 1 << bit_offset;
    112a:	5a 9a       	sbi	0x0b, 2	; 11
    112c:	01 c0       	rjmp	.+2      	; 0x1130 <fnWtXcvrCntlInTestMode+0x44>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    112e:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1130:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_nRE, ( (i2cBuffer[1] & (1<<5))>>5 ) );
    1132:	81 81       	ldd	r24, Z+1	; 0x01
    1134:	85 fb       	bst	r24, 5
    1136:	aa 27       	eor	r26, r26
    1138:	a0 f9       	bld	r26, 0
    113a:	b0 e0       	ldi	r27, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    113c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    113e:	f8 94       	cli
    {
        if (value_for_bit) 
    1140:	ab 2b       	or	r26, r27
    1142:	11 f0       	breq	.+4      	; 0x1148 <fnWtXcvrCntlInTestMode+0x5c>
        {
            *register_addr |= 1 << bit_offset;
    1144:	42 9a       	sbi	0x08, 2	; 8
    1146:	01 c0       	rjmp	.+2      	; 0x114a <fnWtXcvrCntlInTestMode+0x5e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1148:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    114a:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_DE, ( (i2cBuffer[1] & (1<<4))>>4 ) );
    114c:	81 81       	ldd	r24, Z+1	; 0x01
    114e:	84 fb       	bst	r24, 4
    1150:	66 27       	eor	r22, r22
    1152:	60 f9       	bld	r22, 0
    1154:	70 e0       	ldi	r23, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1156:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1158:	f8 94       	cli
    {
        if (value_for_bit) 
    115a:	67 2b       	or	r22, r23
    115c:	11 f0       	breq	.+4      	; 0x1162 <fnWtXcvrCntlInTestMode+0x76>
        {
            *register_addr |= 1 << bit_offset;
    115e:	5d 9a       	sbi	0x0b, 5	; 11
    1160:	01 c0       	rjmp	.+2      	; 0x1164 <fnWtXcvrCntlInTestMode+0x78>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1162:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1164:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(DTR_nRE, ( (i2cBuffer[1] & (1<<3))>>3 ) ); // setting this will blind others state change but I need it for testing
    1166:	81 81       	ldd	r24, Z+1	; 0x01
    1168:	83 fb       	bst	r24, 3
    116a:	44 27       	eor	r20, r20
    116c:	40 f9       	bld	r20, 0
    116e:	50 e0       	ldi	r21, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1172:	f8 94       	cli
    {
        if (value_for_bit) 
    1174:	45 2b       	or	r20, r21
    1176:	11 f0       	breq	.+4      	; 0x117c <fnWtXcvrCntlInTestMode+0x90>
        {
            *register_addr |= 1 << bit_offset;
    1178:	5e 9a       	sbi	0x0b, 6	; 11
    117a:	01 c0       	rjmp	.+2      	; 0x117e <fnWtXcvrCntlInTestMode+0x92>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    117c:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    117e:	8f bf       	out	0x3f, r24	; 63
        if ( (i2cBuffer[1] & (1<<2))>>2 ) // enabling the dtr driver in testmode needs to cause a transcever load on the dtr pair
    1180:	81 81       	ldd	r24, Z+1	; 0x01
    1182:	82 ff       	sbrs	r24, 2
    1184:	11 c0       	rjmp	.+34     	; 0x11a8 <fnWtXcvrCntlInTestMode+0xbc>
        {
            UCSR0B &= ~( (1<<RXEN0)|(1<<TXEN0) ); // turn off UART 
    1186:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    118a:	87 7e       	andi	r24, 0xE7	; 231
    118c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1194:	51 9a       	sbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    119a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    119c:	59 98       	cbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    119e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11a4:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11a6:	8f bf       	out	0x3f, r24	; 63
            pinMode(DTR_TXD,OUTPUT);
            digitalWrite(DTR_TXD,LOW); // the DTR pair will be driven and load the transceiver 
            digitalWrite(DTR_DE,  1); 
        }
        digitalWrite(RX_nRE, ( (i2cBuffer[1] & (1<<1))>>1 ) );
    11a8:	81 81       	ldd	r24, Z+1	; 0x01
    11aa:	81 fb       	bst	r24, 1
    11ac:	22 27       	eor	r18, r18
    11ae:	20 f9       	bld	r18, 0
    11b0:	30 e0       	ldi	r19, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11b2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11b4:	f8 94       	cli
    {
        if (value_for_bit) 
    11b6:	23 2b       	or	r18, r19
    11b8:	11 f0       	breq	.+4      	; 0x11be <fnWtXcvrCntlInTestMode+0xd2>
        {
            *register_addr |= 1 << bit_offset;
    11ba:	5c 9a       	sbi	0x0b, 4	; 11
    11bc:	01 c0       	rjmp	.+2      	; 0x11c0 <fnWtXcvrCntlInTestMode+0xd4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11be:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11c0:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    11c2:	81 81       	ldd	r24, Z+1	; 0x01
    11c4:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11c6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11c8:	f8 94       	cli
    {
        if (value_for_bit) 
    11ca:	88 23       	and	r24, r24
    11cc:	11 f0       	breq	.+4      	; 0x11d2 <fnWtXcvrCntlInTestMode+0xe6>
        {
            *register_addr |= 1 << bit_offset;
    11ce:	43 9a       	sbi	0x08, 3	; 8
    11d0:	01 c0       	rjmp	.+2      	; 0x11d4 <fnWtXcvrCntlInTestMode+0xe8>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11d2:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11d4:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    11d6:	01 c0       	rjmp	.+2      	; 0x11da <fnWtXcvrCntlInTestMode+0xee>
        digitalWrite(RX_DE,  (i2cBuffer[1] & 1) );
    }
    else 
    {
        i2cBuffer[1] = 0; 
    11d8:	11 82       	std	Z+1, r1	; 0x01
    }
}
    11da:	df 91       	pop	r29
    11dc:	cf 91       	pop	r28
    11de:	08 95       	ret

000011e0 <fnWtShtdnDtct>:

// I2C_COMMAND_TO_SET_SW_FOR_SHUTDOWN
void fnWtShtdnDtct(uint8_t* i2cBuffer)
{
    // pull ICP1 pin low to hault the host (e.g. Pi Zero on RPUpi)
    if (i2cBuffer[1] == 1)
    11e0:	fc 01       	movw	r30, r24
    11e2:	81 81       	ldd	r24, Z+1	; 0x01
    11e4:	81 30       	cpi	r24, 0x01	; 1
    11e6:	f1 f4       	brne	.+60     	; 0x1224 <fnWtShtdnDtct+0x44>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11e8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11ea:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11ec:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11ee:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11f0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11f2:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11f4:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11f6:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11f8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11fe:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1200:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1202:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1204:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1206:	9f bf       	out	0x3f, r25	; 63
    {
        pinMode(SHUTDOWN, OUTPUT);
        digitalWrite(SHUTDOWN, LOW);
        pinMode(LED_BUILTIN, OUTPUT);
        digitalWrite(LED_BUILTIN, HIGH);
        shutdown_started = 1; // it is cleared in check_shutdown()
    1208:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
        shutdown_detected = 0; // it is set in check_shutdown()
    120c:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
        shutdown_started_at = millis();
    1210:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    1214:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
    1218:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
    121c:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
    1220:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
    1224:	08 95       	ret

00001226 <fnWtArduinMode>:
/********* PIONT TO POINT MODE ***********
  *    arduino_mode LOCKOUT_DELAY and BOOTLOADER_ACTIVE last forever when the host RTS toggles   */

// I2C command to set arduino_mode
void fnWtArduinMode(uint8_t* i2cBuffer)
{
    1226:	cf 93       	push	r28
    if (i2cBuffer[1] == 1)
    1228:	fc 01       	movw	r30, r24
    122a:	c1 81       	ldd	r28, Z+1	; 0x01
    122c:	c1 30       	cpi	r28, 0x01	; 1
    122e:	09 f0       	breq	.+2      	; 0x1232 <fnWtArduinMode+0xc>
    1230:	45 c0       	rjmp	.+138    	; 0x12bc <fnWtArduinMode+0x96>
    {
        if (!arduino_mode_started)
    1232:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <arduino_mode_started>
    1236:	21 11       	cpse	r18, r1
    1238:	41 c0       	rjmp	.+130    	; 0x12bc <fnWtArduinMode+0x96>
        {
            uart_started_at = millis();
    123a:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    123e:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    1242:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    1246:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    124a:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_ARDUINO_MODE;
    124e:	8f ef       	ldi	r24, 0xFF	; 255
    1250:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1254:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1258:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    125c:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	20 95       	com	r18
    1264:	30 95       	com	r19
    1266:	2a 70       	andi	r18, 0x0A	; 10
    1268:	33 27       	eor	r19, r19
    126a:	84 e0       	ldi	r24, 0x04	; 4
    126c:	22 0f       	add	r18, r18
    126e:	33 1f       	adc	r19, r19
    1270:	8a 95       	dec	r24
    1272:	e1 f7       	brne	.-8      	; 0x126c <fnWtArduinMode+0x46>
    1274:	89 2f       	mov	r24, r25
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	80 95       	com	r24
    127a:	90 95       	com	r25
    127c:	80 75       	andi	r24, 0x50	; 80
    127e:	99 27       	eor	r25, r25
    1280:	54 e0       	ldi	r21, 0x04	; 4
    1282:	95 95       	asr	r25
    1284:	87 95       	ror	r24
    1286:	5a 95       	dec	r21
    1288:	e1 f7       	brne	.-8      	; 0x1282 <fnWtArduinMode+0x5c>
    128a:	82 2b       	or	r24, r18
    128c:	93 2b       	or	r25, r19
    128e:	9f 93       	push	r25
    1290:	8f 93       	push	r24
    1292:	1f 92       	push	r1
    1294:	4f 93       	push	r20
    1296:	86 e1       	ldi	r24, 0x16	; 22
    1298:	91 e0       	ldi	r25, 0x01	; 1
    129a:	9f 93       	push	r25
    129c:	8f 93       	push	r24
    129e:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    12a2:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            arduino_mode_started = 1; // it is cleared by check_uart where arduino_mode is set
    12a6:	c0 93 04 03 	sts	0x0304, r28	; 0x800304 <arduino_mode_started>
            arduino_mode = 0; // system wide state is set by check_uart when RPU_ARDUINO_MODE seen
    12aa:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    12ae:	0f 90       	pop	r0
    12b0:	0f 90       	pop	r0
    12b2:	0f 90       	pop	r0
    12b4:	0f 90       	pop	r0
    12b6:	0f 90       	pop	r0
    12b8:	0f 90       	pop	r0
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <fnWtArduinMode+0x9a>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    12bc:	fc 01       	movw	r30, r24
    12be:	11 82       	std	Z+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    12c0:	cf 91       	pop	r28
    12c2:	08 95       	ret

000012c4 <fnStartTestMode>:
/********* TEST MODE ***********
  *    trancever control for testing      */

// I2C command to start test_mode
void fnStartTestMode(uint8_t* i2cBuffer)
{
    12c4:	cf 93       	push	r28
    12c6:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] == 1)
    12c8:	c1 81       	ldd	r28, Z+1	; 0x01
    12ca:	c1 30       	cpi	r28, 0x01	; 1
    12cc:	09 f0       	breq	.+2      	; 0x12d0 <fnStartTestMode+0xc>
    12ce:	48 c0       	rjmp	.+144    	; 0x1360 <fnStartTestMode+0x9c>
    {
        if (!test_mode_started && !test_mode)
    12d0:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    12d4:	81 11       	cpse	r24, r1
    12d6:	42 c0       	rjmp	.+132    	; 0x135c <fnStartTestMode+0x98>
    12d8:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    12dc:	81 11       	cpse	r24, r1
    12de:	3e c0       	rjmp	.+124    	; 0x135c <fnStartTestMode+0x98>
        {
            uart_started_at = millis();
    12e0:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    12e4:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    12e8:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    12ec:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    12f0:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_START_TEST_MODE;
    12f4:	c0 93 07 03 	sts	0x0307, r28	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    12f8:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    12fc:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1300:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	20 95       	com	r18
    1308:	30 95       	com	r19
    130a:	2a 70       	andi	r18, 0x0A	; 10
    130c:	33 27       	eor	r19, r19
    130e:	84 e0       	ldi	r24, 0x04	; 4
    1310:	22 0f       	add	r18, r18
    1312:	33 1f       	adc	r19, r19
    1314:	8a 95       	dec	r24
    1316:	e1 f7       	brne	.-8      	; 0x1310 <fnStartTestMode+0x4c>
    1318:	89 2f       	mov	r24, r25
    131a:	90 e0       	ldi	r25, 0x00	; 0
    131c:	80 95       	com	r24
    131e:	90 95       	com	r25
    1320:	80 75       	andi	r24, 0x50	; 80
    1322:	99 27       	eor	r25, r25
    1324:	54 e0       	ldi	r21, 0x04	; 4
    1326:	95 95       	asr	r25
    1328:	87 95       	ror	r24
    132a:	5a 95       	dec	r21
    132c:	e1 f7       	brne	.-8      	; 0x1326 <fnStartTestMode+0x62>
    132e:	82 2b       	or	r24, r18
    1330:	93 2b       	or	r25, r19
    1332:	9f 93       	push	r25
    1334:	8f 93       	push	r24
    1336:	1f 92       	push	r1
    1338:	4f 93       	push	r20
    133a:	86 e1       	ldi	r24, 0x16	; 22
    133c:	91 e0       	ldi	r25, 0x01	; 1
    133e:	9f 93       	push	r25
    1340:	8f 93       	push	r24
    1342:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    1346:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is set
    134a:	c0 93 ed 02 	sts	0x02ED, r28	; 0x8002ed <test_mode_started>
    134e:	0f 90       	pop	r0
    1350:	0f 90       	pop	r0
    1352:	0f 90       	pop	r0
    1354:	0f 90       	pop	r0
    1356:	0f 90       	pop	r0
    1358:	0f 90       	pop	r0
    135a:	04 c0       	rjmp	.+8      	; 0x1364 <fnStartTestMode+0xa0>
        } 
        else
        {
            i2cBuffer[1] = 2; // repeated commands are ignored until check_uart is done
    135c:	82 e0       	ldi	r24, 0x02	; 2
    135e:	01 c0       	rjmp	.+2      	; 0x1362 <fnStartTestMode+0x9e>
        }
    }
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 3; // ignore everything but the command
    1360:	83 e0       	ldi	r24, 0x03	; 3
    1362:	81 83       	std	Z+1, r24	; 0x01
    }
}
    1364:	cf 91       	pop	r28
    1366:	08 95       	ret

00001368 <fnEndTestMode>:

// I2C command to end test_mode
void fnEndTestMode(uint8_t* i2cBuffer)
{
    1368:	1f 93       	push	r17
    136a:	cf 93       	push	r28
    136c:	df 93       	push	r29
    136e:	ec 01       	movw	r28, r24
    if (i2cBuffer[1] == 1)
    1370:	19 81       	ldd	r17, Y+1	; 0x01
    1372:	11 30       	cpi	r17, 0x01	; 1
    1374:	09 f0       	breq	.+2      	; 0x1378 <fnEndTestMode+0x10>
    1376:	61 c0       	rjmp	.+194    	; 0x143a <fnEndTestMode+0xd2>
    {
        if (!test_mode_started && test_mode)
    1378:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    137c:	81 11       	cpse	r24, r1
    137e:	5d c0       	rjmp	.+186    	; 0x143a <fnEndTestMode+0xd2>
    1380:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    1384:	88 23       	and	r24, r24
    1386:	09 f4       	brne	.+2      	; 0x138a <fnEndTestMode+0x22>
    1388:	58 c0       	rjmp	.+176    	; 0x143a <fnEndTestMode+0xd2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    138a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    138c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    138e:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1390:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1392:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1394:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1396:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1398:	8f bf       	out	0x3f, r24	; 63
        {
            digitalWrite(DTR_TXD,HIGH); // strong pullup
            pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
            UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
    139a:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    139e:	88 61       	ori	r24, 0x18	; 24
    13a0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    13a4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    13a6:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    13a8:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    13aa:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    13ac:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    13ae:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    13b0:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    13b2:	8f bf       	out	0x3f, r24	; 63
            digitalWrite(DTR_DE, HIGH); //DTR transceiver may have been turned off during the test
            digitalWrite(DTR_nRE, LOW); 
            uart_started_at = millis();
    13b4:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    13b8:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    13bc:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    13c0:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    13c4:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_END_TEST_MODE;
    13c8:	8e ef       	ldi	r24, 0xFE	; 254
    13ca:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    13ce:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    13d2:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
    13d6:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	20 95       	com	r18
    13de:	30 95       	com	r19
    13e0:	2a 70       	andi	r18, 0x0A	; 10
    13e2:	33 27       	eor	r19, r19
    13e4:	a9 01       	movw	r20, r18
    13e6:	24 e0       	ldi	r18, 0x04	; 4
    13e8:	44 0f       	add	r20, r20
    13ea:	55 1f       	adc	r21, r21
    13ec:	2a 95       	dec	r18
    13ee:	e1 f7       	brne	.-8      	; 0x13e8 <fnEndTestMode+0x80>
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	20 95       	com	r18
    13f6:	30 95       	com	r19
    13f8:	20 75       	andi	r18, 0x50	; 80
    13fa:	33 27       	eor	r19, r19
    13fc:	64 e0       	ldi	r22, 0x04	; 4
    13fe:	35 95       	asr	r19
    1400:	27 95       	ror	r18
    1402:	6a 95       	dec	r22
    1404:	e1 f7       	brne	.-8      	; 0x13fe <fnEndTestMode+0x96>
    1406:	24 2b       	or	r18, r20
    1408:	35 2b       	or	r19, r21
    140a:	3f 93       	push	r19
    140c:	2f 93       	push	r18
    140e:	1f 92       	push	r1
    1410:	9f 93       	push	r25
    1412:	86 e1       	ldi	r24, 0x16	; 22
    1414:	91 e0       	ldi	r25, 0x01	; 1
    1416:	9f 93       	push	r25
    1418:	8f 93       	push	r24
    141a:	0e 94 ee 15 	call	0x2bdc	; 0x2bdc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    141e:	10 93 05 03 	sts	0x0305, r17	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is also cleared
    1422:	10 93 ed 02 	sts	0x02ED, r17	; 0x8002ed <test_mode_started>
            i2cBuffer[1] = transceiver_state; // replace the data byte with the transceiver_state.
    1426:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
    142a:	89 83       	std	Y+1, r24	; 0x01
    142c:	0f 90       	pop	r0
    142e:	0f 90       	pop	r0
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	0f 90       	pop	r0
    1436:	0f 90       	pop	r0
    1438:	01 c0       	rjmp	.+2      	; 0x143c <fnEndTestMode+0xd4>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    143a:	19 82       	std	Y+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	08 95       	ret

00001444 <receive_i2c_event>:
uint8_t i2c0Buffer[I2C_BUFFER_LENGTH];
uint8_t i2c0BufferLength = 0;

// called when I2C data is received. 
void receive_i2c_event(uint8_t* inBytes, int numBytes) 
{
    1444:	ac 01       	movw	r20, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	29 2f       	mov	r18, r25
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	26 17       	cp	r18, r22
    144e:	37 07       	cpc	r19, r23
    1450:	54 f4       	brge	.+20     	; 0x1466 <receive_i2c_event+0x22>
    {
        i2c0Buffer[i] = inBytes[i];    
    1452:	fa 01       	movw	r30, r20
    1454:	e2 0f       	add	r30, r18
    1456:	f3 1f       	adc	r31, r19
    1458:	80 81       	ld	r24, Z
    145a:	f9 01       	movw	r30, r18
    145c:	e3 5f       	subi	r30, 0xF3	; 243
    145e:	fc 4f       	sbci	r31, 0xFC	; 252
    1460:	80 83       	st	Z, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    1462:	9f 5f       	subi	r25, 0xFF	; 255
    1464:	f1 cf       	rjmp	.-30     	; 0x1448 <receive_i2c_event+0x4>
    {
        i2c0Buffer[i] = inBytes[i];    
    }
    if(i < I2C_BUFFER_LENGTH) i2c0Buffer[i+1] = 0; // room for null
    1466:	90 32       	cpi	r25, 0x20	; 32
    1468:	20 f4       	brcc	.+8      	; 0x1472 <receive_i2c_event+0x2e>
    146a:	f9 01       	movw	r30, r18
    146c:	e3 5f       	subi	r30, 0xF3	; 243
    146e:	fc 4f       	sbci	r31, 0xFC	; 252
    1470:	11 82       	std	Z+1, r1	; 0x01
    i2c0BufferLength = numBytes;
    1472:	60 93 9c 01 	sts	0x019C, r22	; 0x80019c <__data_end>

    // my i2c commands size themselfs with data, so at least two bytes (e.g., cmd + one_data_byte)
    if(i2c0BufferLength <= 1) 
    1476:	62 30       	cpi	r22, 0x02	; 2
    1478:	10 f4       	brcc	.+4      	; 0x147e <receive_i2c_event+0x3a>
    {
        i2c0Buffer[0] = 0xFF; // error code for small size.
    147a:	8f ef       	ldi	r24, 0xFF	; 255
    147c:	0d c0       	rjmp	.+26     	; 0x1498 <receive_i2c_event+0x54>
        return; // not valid, do nothing just echo.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (i2c0Buffer[0] & 0xF0) >> 4;
    147e:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <i2c0Buffer>
    1482:	e8 2f       	mov	r30, r24
    1484:	e2 95       	swap	r30
    1486:	ef 70       	andi	r30, 0x0F	; 15
     if(group >= GROUP) 
    1488:	e4 30       	cpi	r30, 0x04	; 4
    148a:	10 f0       	brcs	.+4      	; 0x1490 <receive_i2c_event+0x4c>
     {
         i2c0Buffer[0] = 0xFE; // error code for bad group.
    148c:	8e ef       	ldi	r24, 0xFE	; 254
    148e:	04 c0       	rjmp	.+8      	; 0x1498 <receive_i2c_event+0x54>
        return; 
     }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = i2c0Buffer[0] & 0x0F;
    1490:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    1492:	88 30       	cpi	r24, 0x08	; 8
    1494:	20 f0       	brcs	.+8      	; 0x149e <receive_i2c_event+0x5a>
    {
        i2c0Buffer[0] = 0xFD; // error code for bad command.
    1496:	8d ef       	ldi	r24, 0xFD	; 253
    1498:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <i2c0Buffer>
        return; // not valid, do nothing but echo error code.
    149c:	08 95       	ret
    }

    /* Call the command function and return */
    (* pf[group][command])(i2c0Buffer);
    149e:	98 e0       	ldi	r25, 0x08	; 8
    14a0:	e9 9f       	mul	r30, r25
    14a2:	f0 01       	movw	r30, r0
    14a4:	11 24       	eor	r1, r1
    14a6:	e8 0f       	add	r30, r24
    14a8:	f1 1d       	adc	r31, r1
    14aa:	ee 0f       	add	r30, r30
    14ac:	ff 1f       	adc	r31, r31
    14ae:	e5 5e       	subi	r30, 0xE5	; 229
    14b0:	fe 4f       	sbci	r31, 0xFE	; 254
    14b2:	01 90       	ld	r0, Z+
    14b4:	f0 81       	ld	r31, Z
    14b6:	e0 2d       	mov	r30, r0
    14b8:	8d e0       	ldi	r24, 0x0D	; 13
    14ba:	93 e0       	ldi	r25, 0x03	; 3
    14bc:	09 94       	ijmp

000014be <transmit_i2c_event>:
}

void transmit_i2c_event(void) 
{
    // respond with an echo of the last message sent
    uint8_t return_code = twi0_transmit(i2c0Buffer, i2c0BufferLength);
    14be:	60 91 9c 01 	lds	r22, 0x019C	; 0x80019c <__data_end>
    14c2:	8d e0       	ldi	r24, 0x0D	; 13
    14c4:	93 e0       	ldi	r25, 0x03	; 3
    14c6:	0e 94 67 12 	call	0x24ce	; 0x24ce <twi0_transmit>
    if (return_code != 0)
    14ca:	88 23       	and	r24, r24
    14cc:	29 f0       	breq	.+10     	; 0x14d8 <transmit_i2c_event+0x1a>
        status_byt &= (1<<DTR_I2C_TRANSMIT_FAIL);
    14ce:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
    14d2:	82 70       	andi	r24, 0x02	; 2
    14d4:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
    14d8:	08 95       	ret

000014da <fnRdMgrAddrQuietly>:
}

// I2C_COMMAND_TO_READ_RPU_ADDRESS
void fnRdMgrAddrQuietly(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = rpu_address; // '1' is 0x31
    14da:	20 91 02 03 	lds	r18, 0x0302	; 0x800302 <rpu_address>
    14de:	fc 01       	movw	r30, r24
    14e0:	21 83       	std	Z+1, r18	; 0x01
    14e2:	08 95       	ret

000014e4 <receive_smbus_event>:
// called when SMBus slave has received data
// minimize clock streatching for R-Pi. 
// use smbus_has_numBytes_to_handle as smbus flag to run handle routine outside ISR
void receive_smbus_event(uint8_t* inBytes, int numBytes)
{
    inBytes_to_handle = inBytes;
    14e4:	90 93 4e 03 	sts	0x034E, r25	; 0x80034e <inBytes_to_handle+0x1>
    14e8:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <inBytes_to_handle>
    smbus_has_numBytes_to_handle = numBytes;
    14ec:	70 93 50 03 	sts	0x0350, r23	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    14f0:	60 93 4f 03 	sts	0x034F, r22	; 0x80034f <smbus_has_numBytes_to_handle>
    14f4:	08 95       	ret

000014f6 <handle_smbus_receive>:
        {fnWtArduinMode, fnRdArduinMode, fnBatStartChrg, fnBatDoneChrg, fnRdBatChrgTime, fnNull, fnNull, fnNull},
        {fnRdAdcAltI, fnRdAdcAltV, fnRdAdcPwrI, fnRdAdcPwrV, fnRdTimedAccumAltI, fnRdTimedAccumPwrI, fnAnalogRefExternAVCC, fnAnalogRefIntern1V1},
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    int numBytes = smbus_has_numBytes_to_handle; // place value on stack so it will go away when done.
    14f6:	20 91 4f 03 	lds	r18, 0x034F	; 0x80034f <smbus_has_numBytes_to_handle>
    14fa:	30 91 50 03 	lds	r19, 0x0350	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    smbus_has_numBytes_to_handle = 0; 
    14fe:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1502:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    1506:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <inBytes_to_handle>
    150a:	f0 91 4e 03 	lds	r31, 0x034E	; 0x80034e <inBytes_to_handle+0x1>
    // read_i2c_block_data has a single command byte in its data set
    // it will write i2c address, the command* byte, and then cause a repeated start
    // followed by the i2c address (again) and then reading** the data
    // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
    // ** and the transmit events
    if( (numBytes == 1)  )
    150e:	21 30       	cpi	r18, 0x01	; 1
    1510:	31 05       	cpc	r19, r1
    1512:	11 f0       	breq	.+4      	; 0x1518 <handle_smbus_receive+0x22>
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    1514:	40 e0       	ldi	r20, 0x00	; 0
    1516:	23 c0       	rjmp	.+70     	; 0x155e <handle_smbus_receive+0x68>
    // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
    // ** and the transmit events
    if( (numBytes == 1)  )
    {
        // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
        if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
    1518:	90 81       	ld	r25, Z
    151a:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    151e:	98 13       	cpse	r25, r24
    1520:	59 c0       	rjmp	.+178    	; 0x15d4 <handle_smbus_receive+0xde>
    1522:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <transmit_data_ready>
    1526:	81 11       	cpse	r24, r1
    1528:	55 c0       	rjmp	.+170    	; 0x15d4 <handle_smbus_receive+0xde>
        {
            for(i = 0; i < smbusBufferLength; ++i)
    152a:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <smbusBufferLength>
    152e:	ad e2       	ldi	r26, 0x2D	; 45
    1530:	b3 e0       	ldi	r27, 0x03	; 3
    1532:	e1 e5       	ldi	r30, 0x51	; 81
    1534:	f3 e0       	ldi	r31, 0x03	; 3
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	98 17       	cp	r25, r24
    153a:	21 f0       	breq	.+8      	; 0x1544 <handle_smbus_receive+0x4e>
            {
                smbus_oldBuffer[i] = smbusBuffer[i];
    153c:	2d 91       	ld	r18, X+
    153e:	21 93       	st	Z+, r18
    if( (numBytes == 1)  )
    {
        // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
        if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
        {
            for(i = 0; i < smbusBufferLength; ++i)
    1540:	9f 5f       	subi	r25, 0xFF	; 255
    1542:	fa cf       	rjmp	.-12     	; 0x1538 <handle_smbus_receive+0x42>
            {
                smbus_oldBuffer[i] = smbusBuffer[i];
            }
            if(i < SMBUS_BUFFER_LENGTH) smbus_oldBuffer[i+1] = 0; // room for null
    1544:	80 32       	cpi	r24, 0x20	; 32
    1546:	28 f4       	brcc	.+10     	; 0x1552 <handle_smbus_receive+0x5c>
    1548:	e8 2f       	mov	r30, r24
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	ef 5a       	subi	r30, 0xAF	; 175
    154e:	fc 4f       	sbci	r31, 0xFC	; 252
    1550:	11 82       	std	Z+1, r1	; 0x01
            smbus_oldBufferLength = smbusBufferLength;
    1552:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <smbus_oldBufferLength>
            transmit_data_ready = 1;
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <transmit_data_ready>
    155c:	08 95       	ret
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    155e:	84 2f       	mov	r24, r20
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	82 17       	cp	r24, r18
    1564:	93 07       	cpc	r25, r19
    1566:	54 f4       	brge	.+20     	; 0x157c <handle_smbus_receive+0x86>
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    1568:	df 01       	movw	r26, r30
    156a:	a8 0f       	add	r26, r24
    156c:	b9 1f       	adc	r27, r25
    156e:	5c 91       	ld	r21, X
    1570:	dc 01       	movw	r26, r24
    1572:	a3 5d       	subi	r26, 0xD3	; 211
    1574:	bc 4f       	sbci	r27, 0xFC	; 252
    1576:	5c 93       	st	X, r21
            smbus_oldBufferLength = smbusBufferLength;
            transmit_data_ready = 1;
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    1578:	4f 5f       	subi	r20, 0xFF	; 255
    157a:	f1 cf       	rjmp	.-30     	; 0x155e <handle_smbus_receive+0x68>
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    }
    if(i < SMBUS_BUFFER_LENGTH) smbusBuffer[i+1] = 0; // room for null
    157c:	40 32       	cpi	r20, 0x20	; 32
    157e:	20 f4       	brcc	.+8      	; 0x1588 <handle_smbus_receive+0x92>
    1580:	fc 01       	movw	r30, r24
    1582:	e3 5d       	subi	r30, 0xD3	; 211
    1584:	fc 4f       	sbci	r31, 0xFC	; 252
    1586:	11 82       	std	Z+1, r1	; 0x01
    smbusBufferLength = numBytes;
    1588:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <smbusBufferLength>

    // an read_i2c_block_data has a command byte 
    if( !(smbusBufferLength > 0) ) 
    158c:	21 11       	cpse	r18, r1
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <handle_smbus_receive+0x9e>
    {
        smbusBuffer[0] = 0xFF; // error code for small size.
    1590:	8f ef       	ldi	r24, 0xFF	; 255
    1592:	0d c0       	rjmp	.+26     	; 0x15ae <handle_smbus_receive+0xb8>
        return; // not valid, do nothing just echo an error code.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (smbusBuffer[0] & 0xF0) >> 4;
    1594:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    1598:	e8 2f       	mov	r30, r24
    159a:	e2 95       	swap	r30
    159c:	ef 70       	andi	r30, 0x0F	; 15
    if(group >= GROUP) 
    159e:	e4 30       	cpi	r30, 0x04	; 4
    15a0:	10 f0       	brcs	.+4      	; 0x15a6 <handle_smbus_receive+0xb0>
    {
        smbusBuffer[0] = 0xFE; // error code for bad group.
    15a2:	8e ef       	ldi	r24, 0xFE	; 254
    15a4:	04 c0       	rjmp	.+8      	; 0x15ae <handle_smbus_receive+0xb8>
        return; 
    }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = smbusBuffer[0] & 0x0F;
    15a6:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    15a8:	88 30       	cpi	r24, 0x08	; 8
    15aa:	20 f0       	brcs	.+8      	; 0x15b4 <handle_smbus_receive+0xbe>
    {
        smbusBuffer[0] = 0xFD; // error code for bad command.
    15ac:	8d ef       	ldi	r24, 0xFD	; 253
    15ae:	80 93 2d 03 	sts	0x032D, r24	; 0x80032d <smbusBuffer>
        return; // not valid, do nothing but echo error code.
    15b2:	08 95       	ret
    }

    // Call the i2c command function and return
    (* pf[group][command])(smbusBuffer);
    15b4:	98 e0       	ldi	r25, 0x08	; 8
    15b6:	e9 9f       	mul	r30, r25
    15b8:	f0 01       	movw	r30, r0
    15ba:	11 24       	eor	r1, r1
    15bc:	e8 0f       	add	r30, r24
    15be:	f1 1d       	adc	r31, r1
    15c0:	ee 0f       	add	r30, r30
    15c2:	ff 1f       	adc	r31, r31
    15c4:	e5 5a       	subi	r30, 0xA5	; 165
    15c6:	fe 4f       	sbci	r31, 0xFE	; 254
    15c8:	01 90       	ld	r0, Z+
    15ca:	f0 81       	ld	r31, Z
    15cc:	e0 2d       	mov	r30, r0
    15ce:	8d e2       	ldi	r24, 0x2D	; 45
    15d0:	93 e0       	ldi	r25, 0x03	; 3
    15d2:	09 94       	ijmp
    15d4:	08 95       	ret

000015d6 <transmit_smbus_event>:

// called when SMBus slave has been requested to send data
void transmit_smbus_event(void) 
{
    // For SMBus echo the old data from the previous I2C receive event
    twi1_transmit(smbus_oldBuffer, smbus_oldBufferLength);
    15d6:	60 91 9e 01 	lds	r22, 0x019E	; 0x80019e <smbus_oldBufferLength>
    15da:	81 e5       	ldi	r24, 0x51	; 81
    15dc:	93 e0       	ldi	r25, 0x03	; 3
    15de:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <twi1_transmit>
    transmit_data_ready = 0;
    15e2:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <transmit_data_ready>
    15e6:	08 95       	ret

000015e8 <save_rpu_addr_state>:
    'd',
    '\0' // null term
};

void save_rpu_addr_state(void)
{
    15e8:	cf 93       	push	r28
    if (eeprom_is_ready())
    15ea:	f9 99       	sbic	0x1f, 1	; 31
    15ec:	24 c0       	rjmp	.+72     	; 0x1636 <save_rpu_addr_state+0x4e>
    {
        // up to first EE_RPU_IDMAX states may be used for writing an ID to the EEPROM
        if ( (write_rpu_address_to_eeprom >= 1) && (write_rpu_address_to_eeprom <= EE_RPU_IDMAX) )
    15ee:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    15f2:	9f ef       	ldi	r25, 0xFF	; 255
    15f4:	98 0f       	add	r25, r24
    15f6:	9a 30       	cpi	r25, 0x0A	; 10
    15f8:	90 f4       	brcc	.+36     	; 0x161e <save_rpu_addr_state+0x36>
        { // write "RPUid\0" at address EE_RPU_ID
            uint8_t value = pgm_read_byte(&EE_IdTable[write_rpu_address_to_eeprom-1]);
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	fc 01       	movw	r30, r24
    15fe:	ed 54       	subi	r30, 0x4D	; 77
    1600:	ff 4f       	sbci	r31, 0xFF	; 255
    1602:	c4 91       	lpm	r28, Z
            eeprom_write_byte( (uint8_t *)((write_rpu_address_to_eeprom-1)+EE_RPU_ID), value);
    1604:	6c 2f       	mov	r22, r28
    1606:	87 96       	adiw	r24, 0x27	; 39
    1608:	0e 94 a9 18 	call	0x3152	; 0x3152 <eeprom_write_byte>
            
            if (value == '\0') 
    160c:	c1 11       	cpse	r28, r1
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <save_rpu_addr_state+0x2c>
            {
                write_rpu_address_to_eeprom = 11;
    1610:	8b e0       	ldi	r24, 0x0B	; 11
    1612:	03 c0       	rjmp	.+6      	; 0x161a <save_rpu_addr_state+0x32>
            }
            else
            {
                write_rpu_address_to_eeprom += 1;
    1614:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1618:	8f 5f       	subi	r24, 0xFF	; 255
    161a:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
            }
        }
        
        if ( (write_rpu_address_to_eeprom == 11) )
    161e:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1622:	8b 30       	cpi	r24, 0x0B	; 11
    1624:	41 f4       	brne	.+16     	; 0x1636 <save_rpu_addr_state+0x4e>
        { // write the rpu address to eeprom address EE_RPU_ADDRESS 
            uint8_t value = rpu_address;
            eeprom_write_byte( (uint8_t *)(EE_RPU_ADDRESS), value);
    1626:	60 91 02 03 	lds	r22, 0x0302	; 0x800302 <rpu_address>
    162a:	82 e3       	ldi	r24, 0x32	; 50
    162c:	90 e0       	ldi	r25, 0x00	; 0
    162e:	0e 94 a9 18 	call	0x3152	; 0x3152 <eeprom_write_byte>
            write_rpu_address_to_eeprom = 0;
    1632:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
        }
    }
}
    1636:	cf 91       	pop	r28
    1638:	08 95       	ret

0000163a <check_for_eeprom_id>:

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    163a:	1f 93       	push	r17
    163c:	cf 93       	push	r28
    163e:	df 93       	push	r29
    1640:	c8 e2       	ldi	r28, 0x28	; 40
    1642:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
    1644:	fe 01       	movw	r30, r28
    1646:	e4 57       	subi	r30, 0x74	; 116
    1648:	ff 4f       	sbci	r31, 0xFF	; 255
    164a:	14 91       	lpm	r17, Z
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
    164c:	ce 01       	movw	r24, r28
    164e:	0e 94 95 18 	call	0x312a	; 0x312a <eeprom_read_byte>
        if (id != ee_id) 
    1652:	18 13       	cpse	r17, r24
    1654:	06 c0       	rjmp	.+12     	; 0x1662 <check_for_eeprom_id+0x28>
        {
            EE_id_valid = 0;
            break;
        }
        
        if (id == '\0') 
    1656:	11 23       	and	r17, r17
    1658:	31 f0       	breq	.+12     	; 0x1666 <check_for_eeprom_id+0x2c>
    165a:	21 96       	adiw	r28, 0x01	; 1

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    165c:	c2 33       	cpi	r28, 0x32	; 50
    165e:	d1 05       	cpc	r29, r1
    1660:	89 f7       	brne	.-30     	; 0x1644 <check_for_eeprom_id+0xa>
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
        if (id != ee_id) 
        {
            EE_id_valid = 0;
    1662:	80 e0       	ldi	r24, 0x00	; 0
    1664:	01 c0       	rjmp	.+2      	; 0x1668 <check_for_eeprom_id+0x2e>
            break;
        }
        
        if (id == '\0') 
        {
            EE_id_valid = 1;
    1666:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return EE_id_valid;
}
    1668:	df 91       	pop	r29
    166a:	cf 91       	pop	r28
    166c:	1f 91       	pop	r17
    166e:	08 95       	ret

00001670 <adc_burst>:
// high side curr sense for pwr_i is from 0.068 ohm, the adc reads 512 with 0.735 Amp
// sampling data for an hour should give 735mAHr
// ref_extern_avcc = 5.0; accumulate_pwr_ti = 512*(100 smp per Sec) * 3600 ( Sec per Hr)
// accumulate_pwr_ti*((ref_extern_avcc)/1024.0)/(0.068*50.0)/360 is in mAHr 
void adc_burst(void)
{
    1670:	0f 93       	push	r16
    1672:	1f 93       	push	r17
    unsigned long kRuntime= millis() - adc_started_at;
    1674:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    if ((kRuntime) > ((unsigned long)ADC_DELAY_MILSEC))
    1678:	00 91 79 03 	lds	r16, 0x0379	; 0x800379 <adc_started_at>
    167c:	10 91 7a 03 	lds	r17, 0x037A	; 0x80037a <adc_started_at+0x1>
    1680:	20 91 7b 03 	lds	r18, 0x037B	; 0x80037b <adc_started_at+0x2>
    1684:	30 91 7c 03 	lds	r19, 0x037C	; 0x80037c <adc_started_at+0x3>
    1688:	dc 01       	movw	r26, r24
    168a:	cb 01       	movw	r24, r22
    168c:	80 1b       	sub	r24, r16
    168e:	91 0b       	sbc	r25, r17
    1690:	a2 0b       	sbc	r26, r18
    1692:	b3 0b       	sbc	r27, r19
    1694:	0b 97       	sbiw	r24, 0x0b	; 11
    1696:	a1 05       	cpc	r26, r1
    1698:	b1 05       	cpc	r27, r1
    169a:	08 f4       	brcc	.+2      	; 0x169e <adc_burst+0x2e>
    169c:	4c c0       	rjmp	.+152    	; 0x1736 <adc_burst+0xc6>
    {
        accumulate_alt_ti += analogRead(ALT_I);
    169e:	80 e0       	ldi	r24, 0x00	; 0
    16a0:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    16a4:	09 2e       	mov	r0, r25
    16a6:	00 0c       	add	r0, r0
    16a8:	aa 0b       	sbc	r26, r26
    16aa:	bb 0b       	sbc	r27, r27
    16ac:	40 91 71 03 	lds	r20, 0x0371	; 0x800371 <accumulate_alt_ti>
    16b0:	50 91 72 03 	lds	r21, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
    16b4:	60 91 73 03 	lds	r22, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
    16b8:	70 91 74 03 	lds	r23, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
    16bc:	84 0f       	add	r24, r20
    16be:	95 1f       	adc	r25, r21
    16c0:	a6 1f       	adc	r26, r22
    16c2:	b7 1f       	adc	r27, r23
    16c4:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <accumulate_alt_ti>
    16c8:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <accumulate_alt_ti+0x1>
    16cc:	a0 93 73 03 	sts	0x0373, r26	; 0x800373 <accumulate_alt_ti+0x2>
    16d0:	b0 93 74 03 	sts	0x0374, r27	; 0x800374 <accumulate_alt_ti+0x3>
        accumulate_pwr_ti += analogRead(PWR_I);
    16d4:	86 e0       	ldi	r24, 0x06	; 6
    16d6:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    16da:	09 2e       	mov	r0, r25
    16dc:	00 0c       	add	r0, r0
    16de:	aa 0b       	sbc	r26, r26
    16e0:	bb 0b       	sbc	r27, r27
    16e2:	40 91 75 03 	lds	r20, 0x0375	; 0x800375 <accumulate_pwr_ti>
    16e6:	50 91 76 03 	lds	r21, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
    16ea:	60 91 77 03 	lds	r22, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
    16ee:	70 91 78 03 	lds	r23, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
    16f2:	84 0f       	add	r24, r20
    16f4:	95 1f       	adc	r25, r21
    16f6:	a6 1f       	adc	r26, r22
    16f8:	b7 1f       	adc	r27, r23
    16fa:	80 93 75 03 	sts	0x0375, r24	; 0x800375 <accumulate_pwr_ti>
    16fe:	90 93 76 03 	sts	0x0376, r25	; 0x800376 <accumulate_pwr_ti+0x1>
    1702:	a0 93 77 03 	sts	0x0377, r26	; 0x800377 <accumulate_pwr_ti+0x2>
    1706:	b0 93 78 03 	sts	0x0378, r27	; 0x800378 <accumulate_pwr_ti+0x3>
        enable_ADC_auto_conversion(BURST_MODE);
    170a:	80 e0       	ldi	r24, 0x00	; 0
    170c:	0e 94 57 11 	call	0x22ae	; 0x22ae <enable_ADC_auto_conversion>
        adc_started_at += ADC_DELAY_MILSEC; 
    1710:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <adc_started_at>
    1714:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <adc_started_at+0x1>
    1718:	a0 91 7b 03 	lds	r26, 0x037B	; 0x80037b <adc_started_at+0x2>
    171c:	b0 91 7c 03 	lds	r27, 0x037C	; 0x80037c <adc_started_at+0x3>
    1720:	0a 96       	adiw	r24, 0x0a	; 10
    1722:	a1 1d       	adc	r26, r1
    1724:	b1 1d       	adc	r27, r1
    1726:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <adc_started_at>
    172a:	90 93 7a 03 	sts	0x037A, r25	; 0x80037a <adc_started_at+0x1>
    172e:	a0 93 7b 03 	sts	0x037B, r26	; 0x80037b <adc_started_at+0x2>
    1732:	b0 93 7c 03 	sts	0x037C, r27	; 0x80037c <adc_started_at+0x3>
    } 
}
    1736:	1f 91       	pop	r17
    1738:	0f 91       	pop	r16
    173a:	08 95       	ret

0000173c <IsValidValForAvccRef>:
uint8_t ref_loaded;
uint32_t ref_extern_avcc_uV;
uint32_t ref_intern_1v1_uV;

uint8_t IsValidValForAvccRef(uint32_t *value) 
{
    173c:	fc 01       	movw	r30, r24
    173e:	40 81       	ld	r20, Z
    1740:	51 81       	ldd	r21, Z+1	; 0x01
    1742:	62 81       	ldd	r22, Z+2	; 0x02
    1744:	73 81       	ldd	r23, Z+3	; 0x03
    1746:	41 52       	subi	r20, 0x21	; 33
    1748:	5a 4a       	sbci	r21, 0xAA	; 170
    174a:	64 44       	sbci	r22, 0x44	; 68
    174c:	71 09       	sbc	r23, r1
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	4f 33       	cpi	r20, 0x3F	; 63
    1752:	52 44       	sbci	r21, 0x42	; 66
    1754:	6f 40       	sbci	r22, 0x0F	; 15
    1756:	71 05       	cpc	r23, r1
    1758:	08 f0       	brcs	.+2      	; 0x175c <IsValidValForAvccRef+0x20>
    175a:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    175c:	08 95       	ret

0000175e <IsValidValFor1V1Ref>:

uint8_t IsValidValFor1V1Ref(uint32_t *value) 
{
    175e:	fc 01       	movw	r30, r24
    1760:	40 81       	ld	r20, Z
    1762:	51 81       	ldd	r21, Z+1	; 0x01
    1764:	62 81       	ldd	r22, Z+2	; 0x02
    1766:	73 81       	ldd	r23, Z+3	; 0x03
    1768:	41 5a       	subi	r20, 0xA1	; 161
    176a:	5b 4b       	sbci	r21, 0xBB	; 187
    176c:	6d 40       	sbci	r22, 0x0D	; 13
    176e:	71 09       	sbc	r23, r1
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	4f 37       	cpi	r20, 0x7F	; 127
    1774:	5a 41       	sbci	r21, 0x1A	; 26
    1776:	66 40       	sbci	r22, 0x06	; 6
    1778:	71 05       	cpc	r23, r1
    177a:	08 f0       	brcs	.+2      	; 0x177e <IsValidValFor1V1Ref+0x20>
    177c:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    177e:	08 95       	ret

00001780 <WriteEeReferenceId>:

uint8_t WriteEeReferenceId() 
{
    uint16_t ee_id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1780:	8e e1       	ldi	r24, 0x1E	; 30
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1788:	f9 99       	sbic	0x1f, 1	; 31
    178a:	0a c0       	rjmp	.+20     	; 0x17a0 <WriteEeReferenceId+0x20>
    {
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
    178c:	84 34       	cpi	r24, 0x44	; 68
    178e:	91 44       	sbci	r25, 0x41	; 65
    1790:	49 f0       	breq	.+18     	; 0x17a4 <WriteEeReferenceId+0x24>
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
    1792:	64 e4       	ldi	r22, 0x44	; 68
    1794:	71 e4       	ldi	r23, 0x41	; 65
    1796:	8e e1       	ldi	r24, 0x1E	; 30
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	0e 94 bf 18 	call	0x317e	; 0x317e <eeprom_write_word>
    179e:	02 c0       	rjmp	.+4      	; 0x17a4 <WriteEeReferenceId+0x24>
        }
        return 1;
    }
    else
    {
        return 0;
    17a0:	80 e0       	ldi	r24, 0x00	; 0
    17a2:	08 95       	ret
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
        }
        return 1;
    17a4:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    17a6:	08 95       	ret

000017a8 <WriteEeReferenceAvcc>:

uint8_t WriteEeReferenceAvcc() 
{
    uint32_t ee_ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    17a8:	80 e2       	ldi	r24, 0x20	; 32
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    17b0:	dc 01       	movw	r26, r24
    17b2:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    17b4:	f9 99       	sbic	0x1f, 1	; 31
    17b6:	12 c0       	rjmp	.+36     	; 0x17dc <WriteEeReferenceAvcc+0x34>
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
    17b8:	40 91 7e 03 	lds	r20, 0x037E	; 0x80037e <ref_extern_avcc_uV>
    17bc:	50 91 7f 03 	lds	r21, 0x037F	; 0x80037f <ref_extern_avcc_uV+0x1>
    17c0:	60 91 80 03 	lds	r22, 0x0380	; 0x800380 <ref_extern_avcc_uV+0x2>
    17c4:	70 91 81 03 	lds	r23, 0x0381	; 0x800381 <ref_extern_avcc_uV+0x3>
    17c8:	84 17       	cp	r24, r20
    17ca:	95 07       	cpc	r25, r21
    17cc:	a6 07       	cpc	r26, r22
    17ce:	b7 07       	cpc	r27, r23
    17d0:	39 f0       	breq	.+14     	; 0x17e0 <WriteEeReferenceAvcc+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
    17d2:	80 e2       	ldi	r24, 0x20	; 32
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	0e 94 b7 18 	call	0x316e	; 0x316e <eeprom_write_dword>
    17da:	02 c0       	rjmp	.+4      	; 0x17e0 <WriteEeReferenceAvcc+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    17dc:	80 e0       	ldi	r24, 0x00	; 0
    17de:	08 95       	ret
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
        }
        return 1;
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    17e2:	08 95       	ret

000017e4 <WriteEeReference1V1>:

uint8_t WriteEeReference1V1() 
{
    uint32_t ee_ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1)); 
    17e4:	84 e2       	ldi	r24, 0x24	; 36
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    17ec:	dc 01       	movw	r26, r24
    17ee:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    17f0:	f9 99       	sbic	0x1f, 1	; 31
    17f2:	12 c0       	rjmp	.+36     	; 0x1818 <WriteEeReference1V1+0x34>
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
    17f4:	40 91 82 03 	lds	r20, 0x0382	; 0x800382 <ref_intern_1v1_uV>
    17f8:	50 91 83 03 	lds	r21, 0x0383	; 0x800383 <ref_intern_1v1_uV+0x1>
    17fc:	60 91 84 03 	lds	r22, 0x0384	; 0x800384 <ref_intern_1v1_uV+0x2>
    1800:	70 91 85 03 	lds	r23, 0x0385	; 0x800385 <ref_intern_1v1_uV+0x3>
    1804:	84 17       	cp	r24, r20
    1806:	95 07       	cpc	r25, r21
    1808:	a6 07       	cpc	r26, r22
    180a:	b7 07       	cpc	r27, r23
    180c:	39 f0       	breq	.+14     	; 0x181c <WriteEeReference1V1+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
    180e:	84 e2       	ldi	r24, 0x24	; 36
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	0e 94 b7 18 	call	0x316e	; 0x316e <eeprom_write_dword>
    1816:	02 c0       	rjmp	.+4      	; 0x181c <WriteEeReference1V1+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1818:	80 e0       	ldi	r24, 0x00	; 0
    181a:	08 95       	ret
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
        }
        return 1;
    181c:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    181e:	08 95       	ret

00001820 <LoadAnalogRefFromEEPROM>:

uint8_t LoadAnalogRefFromEEPROM() 
{
    uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1820:	8e e1       	ldi	r24, 0x1E	; 30
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if (id == 0x4144) // 'A' is 0x41 and 'D' is 0x44
    1828:	84 34       	cpi	r24, 0x44	; 68
    182a:	91 44       	sbci	r25, 0x41	; 65
    182c:	e1 f4       	brne	.+56     	; 0x1866 <LoadAnalogRefFromEEPROM+0x46>
    {
        ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    182e:	80 e2       	ldi	r24, 0x20	; 32
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    1836:	60 93 7e 03 	sts	0x037E, r22	; 0x80037e <ref_extern_avcc_uV>
    183a:	70 93 7f 03 	sts	0x037F, r23	; 0x80037f <ref_extern_avcc_uV+0x1>
    183e:	80 93 80 03 	sts	0x0380, r24	; 0x800380 <ref_extern_avcc_uV+0x2>
    1842:	90 93 81 03 	sts	0x0381, r25	; 0x800381 <ref_extern_avcc_uV+0x3>
        ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1));
    1846:	84 e2       	ldi	r24, 0x24	; 36
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    184e:	60 93 82 03 	sts	0x0382, r22	; 0x800382 <ref_intern_1v1_uV>
    1852:	70 93 83 03 	sts	0x0383, r23	; 0x800383 <ref_intern_1v1_uV+0x1>
    1856:	80 93 84 03 	sts	0x0384, r24	; 0x800384 <ref_intern_1v1_uV+0x2>
    185a:	90 93 85 03 	sts	0x0385, r25	; 0x800385 <ref_intern_1v1_uV+0x3>
        ref_loaded = REF_LOADED;
    185e:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <ref_loaded>
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	08 95       	ret
        return 1;
    }
    else
    {
        ref_extern_avcc_uV = 5000000UL; // set a default value
    1866:	80 e4       	ldi	r24, 0x40	; 64
    1868:	9b e4       	ldi	r25, 0x4B	; 75
    186a:	ac e4       	ldi	r26, 0x4C	; 76
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <ref_extern_avcc_uV>
    1872:	90 93 7f 03 	sts	0x037F, r25	; 0x80037f <ref_extern_avcc_uV+0x1>
    1876:	a0 93 80 03 	sts	0x0380, r26	; 0x800380 <ref_extern_avcc_uV+0x2>
    187a:	b0 93 81 03 	sts	0x0381, r27	; 0x800381 <ref_extern_avcc_uV+0x3>
        ref_intern_1v1_uV = 1080000UL; // default
    187e:	80 ec       	ldi	r24, 0xC0	; 192
    1880:	9a e7       	ldi	r25, 0x7A	; 122
    1882:	a0 e1       	ldi	r26, 0x10	; 16
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_intern_1v1_uV>
    188a:	90 93 83 03 	sts	0x0383, r25	; 0x800383 <ref_intern_1v1_uV+0x1>
    188e:	a0 93 84 03 	sts	0x0384, r26	; 0x800384 <ref_intern_1v1_uV+0x2>
    1892:	b0 93 85 03 	sts	0x0385, r27	; 0x800385 <ref_intern_1v1_uV+0x3>
        ref_loaded = REF_DEFAULT;
    1896:	81 e0       	ldi	r24, 0x01	; 1
    1898:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
        return 0;
    189c:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    189e:	08 95       	ret

000018a0 <CalReferancesFromI2CtoEE>:

// save calibration referances from I2C to EEPROM (if valid)
void CalReferancesFromI2CtoEE(void)
{
    if ( IsValidValForAvccRef(&ref_extern_avcc_uV) && IsValidValFor1V1Ref(&ref_intern_1v1_uV) )
    18a0:	8e e7       	ldi	r24, 0x7E	; 126
    18a2:	93 e0       	ldi	r25, 0x03	; 3
    18a4:	0e 94 9e 0b 	call	0x173c	; 0x173c <IsValidValForAvccRef>
    18a8:	88 23       	and	r24, r24
    18aa:	29 f1       	breq	.+74     	; 0x18f6 <CalReferancesFromI2CtoEE+0x56>
    18ac:	82 e8       	ldi	r24, 0x82	; 130
    18ae:	93 e0       	ldi	r25, 0x03	; 3
    18b0:	0e 94 af 0b 	call	0x175e	; 0x175e <IsValidValFor1V1Ref>
    18b4:	88 23       	and	r24, r24
    18b6:	f9 f0       	breq	.+62     	; 0x18f6 <CalReferancesFromI2CtoEE+0x56>
    {
        uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    18b8:	8e e1       	ldi	r24, 0x1E	; 30
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
        if ( (id != 0x4144) & (ref_loaded > REF_DEFAULT) ) // 'A' is 0x41 and 'D' is 0x44
    18c0:	20 91 7d 03 	lds	r18, 0x037D	; 0x80037d <ref_loaded>
    18c4:	84 34       	cpi	r24, 0x44	; 68
    18c6:	91 44       	sbci	r25, 0x41	; 65
    18c8:	21 f0       	breq	.+8      	; 0x18d2 <CalReferancesFromI2CtoEE+0x32>
    18ca:	22 30       	cpi	r18, 0x02	; 2
    18cc:	10 f0       	brcs	.+4      	; 0x18d2 <CalReferancesFromI2CtoEE+0x32>
        {
            WriteEeReferenceId();
    18ce:	0c 94 c0 0b 	jmp	0x1780	; 0x1780 <WriteEeReferenceId>
            return; // that is enough for this loop
         }
        else 
        {
            if (ref_loaded == REF_1V1_TOSAVE)
    18d2:	23 30       	cpi	r18, 0x03	; 3
    18d4:	39 f4       	brne	.+14     	; 0x18e4 <CalReferancesFromI2CtoEE+0x44>
            {
                if (WriteEeReference1V1())
    18d6:	0e 94 f2 0b 	call	0x17e4	; 0x17e4 <WriteEeReference1V1>
    18da:	88 23       	and	r24, r24
    18dc:	19 f0       	breq	.+6      	; 0x18e4 <CalReferancesFromI2CtoEE+0x44>
                {
                    ref_loaded = REF_LOADED;
    18de:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <ref_loaded>
                    return; // all done
    18e2:	08 95       	ret
                }
            }
            if (ref_loaded == REF_AVCC_TOSAVE)
    18e4:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <ref_loaded>
    18e8:	82 30       	cpi	r24, 0x02	; 2
    18ea:	39 f4       	brne	.+14     	; 0x18fa <CalReferancesFromI2CtoEE+0x5a>
            {
                if (WriteEeReferenceAvcc())
    18ec:	0e 94 d4 0b 	call	0x17a8	; 0x17a8 <WriteEeReferenceAvcc>
    18f0:	81 11       	cpse	r24, r1
    18f2:	f5 cf       	rjmp	.-22     	; 0x18de <CalReferancesFromI2CtoEE+0x3e>
    18f4:	08 95       	ret
        }       

    }
    else
    {
        LoadAnalogRefFromEEPROM(); // ignore values that are not valid
    18f6:	0c 94 10 0c 	jmp	0x1820	; 0x1820 <LoadAnalogRefFromEEPROM>
    18fa:	08 95       	ret

000018fc <check_if_alt_should_be_on>:


// enable_alternate_power must be set to start charging
// to do: pwm with a 2 second period, pwm ratio is from battery_high_limit at 25% to battery_low_limit at 75%
void check_if_alt_should_be_on(void)
{
    18fc:	af 92       	push	r10
    18fe:	bf 92       	push	r11
    1900:	cf 92       	push	r12
    1902:	df 92       	push	r13
    1904:	ef 92       	push	r14
    1906:	ff 92       	push	r15
    1908:	0f 93       	push	r16
    190a:	1f 93       	push	r17
    190c:	cf 93       	push	r28
    190e:	df 93       	push	r29
    if (enable_alternate_power)
    1910:	80 91 86 03 	lds	r24, 0x0386	; 0x800386 <enable_alternate_power>
    1914:	88 23       	and	r24, r24
    1916:	09 f4       	brne	.+2      	; 0x191a <check_if_alt_should_be_on+0x1e>
    1918:	d1 c0       	rjmp	.+418    	; 0x1abc <check_if_alt_should_be_on+0x1c0>
    {
        int battery = analogRead(PWR_V);
    191a:	87 e0       	ldi	r24, 0x07	; 7
    191c:	0e 94 7d 11 	call	0x22fa	; 0x22fa <analogRead>
    1920:	7c 01       	movw	r14, r24
        if (battery >= battery_high_limit)
    1922:	c0 91 90 03 	lds	r28, 0x0390	; 0x800390 <battery_high_limit>
    1926:	d0 91 91 03 	lds	r29, 0x0391	; 0x800391 <battery_high_limit+0x1>
    192a:	8c 17       	cp	r24, r28
    192c:	9d 07       	cpc	r25, r29
    192e:	4c f0       	brlt	.+18     	; 0x1942 <check_if_alt_should_be_on+0x46>
        {
            if (digitalRead(ALT_EN))
    1930:	1b 9b       	sbis	0x03, 3	; 3
    1932:	c8 c0       	rjmp	.+400    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1934:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1936:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1938:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    193a:	8f bf       	out	0x3f, r24	; 63
            {
                digitalWrite(ALT_EN,LOW);
                enable_alternate_power = 0; // charge is done
    193c:	10 92 86 03 	sts	0x0386, r1	; 0x800386 <enable_alternate_power>
    1940:	c1 c0       	rjmp	.+386    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
            }
            return; // if alt_en is not on do nothing
        }
        int pwm_range = ( (battery_high_limit - battery_low_limit)>>1 ); // half the diff between high and low limit
    1942:	80 91 93 03 	lds	r24, 0x0393	; 0x800393 <battery_low_limit>
    1946:	90 91 94 03 	lds	r25, 0x0394	; 0x800394 <battery_low_limit+0x1>
    194a:	c8 1b       	sub	r28, r24
    194c:	d9 0b       	sbc	r29, r25
    194e:	d5 95       	asr	r29
    1950:	c7 95       	ror	r28
        unsigned long kRuntime = millis() - alt_pwm_started_at;
    1952:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    1956:	00 91 88 03 	lds	r16, 0x0388	; 0x800388 <alt_pwm_started_at>
    195a:	10 91 89 03 	lds	r17, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    195e:	20 91 8a 03 	lds	r18, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1962:	30 91 8b 03 	lds	r19, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1966:	5b 01       	movw	r10, r22
    1968:	6c 01       	movw	r12, r24
    196a:	a0 1a       	sub	r10, r16
    196c:	b1 0a       	sbc	r11, r17
    196e:	c2 0a       	sbc	r12, r18
    1970:	d3 0a       	sbc	r13, r19
    1972:	96 01       	movw	r18, r12
    1974:	85 01       	movw	r16, r10
        if (battery < (battery_low_limit + pwm_range ) )
    1976:	80 91 93 03 	lds	r24, 0x0393	; 0x800393 <battery_low_limit>
    197a:	90 91 94 03 	lds	r25, 0x0394	; 0x800394 <battery_low_limit+0x1>
    197e:	8c 0f       	add	r24, r28
    1980:	9d 1f       	adc	r25, r29
    1982:	e8 16       	cp	r14, r24
    1984:	f9 06       	cpc	r15, r25
    1986:	0c f0       	brlt	.+2      	; 0x198a <check_if_alt_should_be_on+0x8e>
    1988:	5b c0       	rjmp	.+182    	; 0x1a40 <check_if_alt_should_be_on+0x144>
        { // half way between high and low limit pwm will occure at 2 sec intervals
            unsigned long offtime = ALT_PWM_PERIOD * ( (battery_high_limit - battery) / pwm_range );
            if (digitalRead(ALT_EN))
    198a:	1b 9b       	sbis	0x03, 3	; 3
    198c:	39 c0       	rjmp	.+114    	; 0x1a00 <check_if_alt_should_be_on+0x104>
            {
                if ( (kRuntime + offtime) > ALT_PWM_PERIOD )
    198e:	80 91 90 03 	lds	r24, 0x0390	; 0x800390 <battery_high_limit>
    1992:	90 91 91 03 	lds	r25, 0x0391	; 0x800391 <battery_high_limit+0x1>
    1996:	8e 19       	sub	r24, r14
    1998:	9f 09       	sbc	r25, r15
    199a:	be 01       	movw	r22, r28
    199c:	0e 94 66 15 	call	0x2acc	; 0x2acc <__divmodhi4>
    19a0:	40 ed       	ldi	r20, 0xD0	; 208
    19a2:	57 e0       	ldi	r21, 0x07	; 7
    19a4:	64 9f       	mul	r22, r20
    19a6:	c0 01       	movw	r24, r0
    19a8:	65 9f       	mul	r22, r21
    19aa:	90 0d       	add	r25, r0
    19ac:	74 9f       	mul	r23, r20
    19ae:	90 0d       	add	r25, r0
    19b0:	11 24       	eor	r1, r1
    19b2:	09 2e       	mov	r0, r25
    19b4:	00 0c       	add	r0, r0
    19b6:	aa 0b       	sbc	r26, r26
    19b8:	bb 0b       	sbc	r27, r27
    19ba:	8a 0d       	add	r24, r10
    19bc:	9b 1d       	adc	r25, r11
    19be:	ac 1d       	adc	r26, r12
    19c0:	bd 1d       	adc	r27, r13
    19c2:	81 3d       	cpi	r24, 0xD1	; 209
    19c4:	97 40       	sbci	r25, 0x07	; 7
    19c6:	a1 05       	cpc	r26, r1
    19c8:	b1 05       	cpc	r27, r1
    19ca:	08 f4       	brcc	.+2      	; 0x19ce <check_if_alt_should_be_on+0xd2>
    19cc:	7b c0       	rjmp	.+246    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    19ce:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    19d0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    19d2:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    19d4:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,LOW);
                    alt_pwm_accum_charge_time += kRuntime;
    19d6:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_accum_charge_time>
    19da:	90 91 8d 03 	lds	r25, 0x038D	; 0x80038d <alt_pwm_accum_charge_time+0x1>
    19de:	a0 91 8e 03 	lds	r26, 0x038E	; 0x80038e <alt_pwm_accum_charge_time+0x2>
    19e2:	b0 91 8f 03 	lds	r27, 0x038F	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    19e6:	08 0f       	add	r16, r24
    19e8:	19 1f       	adc	r17, r25
    19ea:	2a 1f       	adc	r18, r26
    19ec:	3b 1f       	adc	r19, r27
    19ee:	00 93 8c 03 	sts	0x038C, r16	; 0x80038c <alt_pwm_accum_charge_time>
    19f2:	10 93 8d 03 	sts	0x038D, r17	; 0x80038d <alt_pwm_accum_charge_time+0x1>
    19f6:	20 93 8e 03 	sts	0x038E, r18	; 0x80038e <alt_pwm_accum_charge_time+0x2>
    19fa:	30 93 8f 03 	sts	0x038F, r19	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    19fe:	62 c0       	rjmp	.+196    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
                }
            }
            else 
            {
                if ( kRuntime > ALT_PWM_PERIOD )
    1a00:	81 ed       	ldi	r24, 0xD1	; 209
    1a02:	a8 16       	cp	r10, r24
    1a04:	87 e0       	ldi	r24, 0x07	; 7
    1a06:	b8 06       	cpc	r11, r24
    1a08:	c1 04       	cpc	r12, r1
    1a0a:	d1 04       	cpc	r13, r1
    1a0c:	08 f4       	brcc	.+2      	; 0x1a10 <check_if_alt_should_be_on+0x114>
    1a0e:	5a c0       	rjmp	.+180    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1a10:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1a12:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1a14:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1a16:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,HIGH);
                    if (kRuntime > (ALT_PWM_PERIOD<<1) )
    1a18:	41 ea       	ldi	r20, 0xA1	; 161
    1a1a:	a4 16       	cp	r10, r20
    1a1c:	4f e0       	ldi	r20, 0x0F	; 15
    1a1e:	b4 06       	cpc	r11, r20
    1a20:	c1 04       	cpc	r12, r1
    1a22:	d1 04       	cpc	r13, r1
    1a24:	58 f5       	brcc	.+86     	; 0x1a7c <check_if_alt_should_be_on+0x180>
                    {
                        alt_pwm_started_at = millis();
                    }
                    else
                    {
                        alt_pwm_started_at += ALT_PWM_PERIOD;
    1a26:	80 91 88 03 	lds	r24, 0x0388	; 0x800388 <alt_pwm_started_at>
    1a2a:	90 91 89 03 	lds	r25, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    1a2e:	a0 91 8a 03 	lds	r26, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1a32:	b0 91 8b 03 	lds	r27, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1a36:	80 53       	subi	r24, 0x30	; 48
    1a38:	98 4f       	sbci	r25, 0xF8	; 248
    1a3a:	af 4f       	sbci	r26, 0xFF	; 255
    1a3c:	bf 4f       	sbci	r27, 0xFF	; 255
    1a3e:	35 c0       	rjmp	.+106    	; 0x1aaa <check_if_alt_should_be_on+0x1ae>
                    }
                }
            }
            return;
        }
        else if (digitalRead(ALT_EN))
    1a40:	1b 9b       	sbis	0x03, 3	; 3
    1a42:	0a c0       	rjmp	.+20     	; 0x1a58 <check_if_alt_should_be_on+0x15c>
        { // if pwm is not occuring we still need to rest every so often to measure the battery
            if ( (kRuntime + ALT_REST) > ALT_REST_PERIOD )
    1a44:	06 50       	subi	r16, 0x06	; 6
    1a46:	1f 4f       	sbci	r17, 0xFF	; 255
    1a48:	2f 4f       	sbci	r18, 0xFF	; 255
    1a4a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a4c:	01 31       	cpi	r16, 0x11	; 17
    1a4e:	17 42       	sbci	r17, 0x27	; 39
    1a50:	21 05       	cpc	r18, r1
    1a52:	31 05       	cpc	r19, r1
    1a54:	b8 f1       	brcs	.+110    	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
    1a56:	32 c0       	rjmp	.+100    	; 0x1abc <check_if_alt_should_be_on+0x1c0>
            }
            return;
        }
        else 
        {
            if ( kRuntime > ALT_REST_PERIOD)
    1a58:	41 e1       	ldi	r20, 0x11	; 17
    1a5a:	a4 16       	cp	r10, r20
    1a5c:	47 e2       	ldi	r20, 0x27	; 39
    1a5e:	b4 06       	cpc	r11, r20
    1a60:	c1 04       	cpc	r12, r1
    1a62:	d1 04       	cpc	r13, r1
    1a64:	78 f1       	brcs	.+94     	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1a66:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1a68:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1a6a:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1a6c:	8f bf       	out	0x3f, r24	; 63
            { // end of resting time, start charging
                digitalWrite(ALT_EN,HIGH);
                if (kRuntime > (ALT_REST_PERIOD<<1) )
    1a6e:	81 e2       	ldi	r24, 0x21	; 33
    1a70:	a8 16       	cp	r10, r24
    1a72:	8e e4       	ldi	r24, 0x4E	; 78
    1a74:	b8 06       	cpc	r11, r24
    1a76:	c1 04       	cpc	r12, r1
    1a78:	d1 04       	cpc	r13, r1
    1a7a:	58 f0       	brcs	.+22     	; 0x1a92 <check_if_alt_should_be_on+0x196>
                {
                    alt_pwm_started_at = millis();
    1a7c:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <millis>
    1a80:	60 93 88 03 	sts	0x0388, r22	; 0x800388 <alt_pwm_started_at>
    1a84:	70 93 89 03 	sts	0x0389, r23	; 0x800389 <alt_pwm_started_at+0x1>
    1a88:	80 93 8a 03 	sts	0x038A, r24	; 0x80038a <alt_pwm_started_at+0x2>
    1a8c:	90 93 8b 03 	sts	0x038B, r25	; 0x80038b <alt_pwm_started_at+0x3>
    1a90:	19 c0       	rjmp	.+50     	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
                }
                else
                {
                    alt_pwm_started_at += ALT_REST_PERIOD;
    1a92:	80 91 88 03 	lds	r24, 0x0388	; 0x800388 <alt_pwm_started_at>
    1a96:	90 91 89 03 	lds	r25, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    1a9a:	a0 91 8a 03 	lds	r26, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1a9e:	b0 91 8b 03 	lds	r27, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1aa2:	80 5f       	subi	r24, 0xF0	; 240
    1aa4:	98 4d       	sbci	r25, 0xD8	; 216
    1aa6:	af 4f       	sbci	r26, 0xFF	; 255
    1aa8:	bf 4f       	sbci	r27, 0xFF	; 255
    1aaa:	80 93 88 03 	sts	0x0388, r24	; 0x800388 <alt_pwm_started_at>
    1aae:	90 93 89 03 	sts	0x0389, r25	; 0x800389 <alt_pwm_started_at+0x1>
    1ab2:	a0 93 8a 03 	sts	0x038A, r26	; 0x80038a <alt_pwm_started_at+0x2>
    1ab6:	b0 93 8b 03 	sts	0x038B, r27	; 0x80038b <alt_pwm_started_at+0x3>
    1aba:	04 c0       	rjmp	.+8      	; 0x1ac4 <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1abc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1abe:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1ac0:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1ac2:	8f bf       	out	0x3f, r24	; 63
    }
    else 
    {
        digitalWrite(ALT_EN,LOW);
    }
    1ac4:	df 91       	pop	r29
    1ac6:	cf 91       	pop	r28
    1ac8:	1f 91       	pop	r17
    1aca:	0f 91       	pop	r16
    1acc:	ff 90       	pop	r15
    1ace:	ef 90       	pop	r14
    1ad0:	df 90       	pop	r13
    1ad2:	cf 90       	pop	r12
    1ad4:	bf 90       	pop	r11
    1ad6:	af 90       	pop	r10
    1ad8:	08 95       	ret

00001ada <IsValidBatHighLimFor12V>:
uint8_t bat_limit_loaded;
int battery_high_limit;
int battery_low_limit;

uint8_t IsValidBatHighLimFor12V(int *value) 
{
    1ada:	fc 01       	movw	r30, r24
    1adc:	20 81       	ld	r18, Z
    1ade:	31 81       	ldd	r19, Z+1	; 0x01
    1ae0:	2b 54       	subi	r18, 0x4B	; 75
    1ae2:	31 40       	sbci	r19, 0x01	; 1
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	27 38       	cpi	r18, 0x87	; 135
    1ae8:	31 05       	cpc	r19, r1
    1aea:	08 f0       	brcs	.+2      	; 0x1aee <IsValidBatHighLimFor12V+0x14>
    1aec:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1aee:	08 95       	ret

00001af0 <IsValidBatLowLimFor12V>:

uint8_t IsValidBatLowLimFor12V(int *value) 
{
    1af0:	fc 01       	movw	r30, r24
    1af2:	20 81       	ld	r18, Z
    1af4:	31 81       	ldd	r19, Z+1	; 0x01
    1af6:	2e 53       	subi	r18, 0x3E	; 62
    1af8:	31 40       	sbci	r19, 0x01	; 1
    1afa:	81 e0       	ldi	r24, 0x01	; 1
    1afc:	26 36       	cpi	r18, 0x66	; 102
    1afe:	31 05       	cpc	r19, r1
    1b00:	08 f0       	brcs	.+2      	; 0x1b04 <IsValidBatLowLimFor12V+0x14>
    1b02:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1b04:	08 95       	ret

00001b06 <IsValidBatHighLimFor24V>:

uint8_t IsValidBatHighLimFor24V(int *value) 
{
    1b06:	fc 01       	movw	r30, r24
    1b08:	20 81       	ld	r18, Z
    1b0a:	31 81       	ldd	r19, Z+1	; 0x01
    1b0c:	25 59       	subi	r18, 0x95	; 149
    1b0e:	32 40       	sbci	r19, 0x02	; 2
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	2f 30       	cpi	r18, 0x0F	; 15
    1b14:	31 40       	sbci	r19, 0x01	; 1
    1b16:	08 f0       	brcs	.+2      	; 0x1b1a <IsValidBatHighLimFor24V+0x14>
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1b1a:	08 95       	ret

00001b1c <IsValidBatLowLimFor24V>:

uint8_t IsValidBatLowLimFor24V(int *value) 
{
    1b1c:	fc 01       	movw	r30, r24
    1b1e:	20 81       	ld	r18, Z
    1b20:	31 81       	ldd	r19, Z+1	; 0x01
    1b22:	2c 57       	subi	r18, 0x7C	; 124
    1b24:	32 40       	sbci	r19, 0x02	; 2
    1b26:	81 e0       	ldi	r24, 0x01	; 1
    1b28:	2b 3c       	cpi	r18, 0xCB	; 203
    1b2a:	31 05       	cpc	r19, r1
    1b2c:	08 f0       	brcs	.+2      	; 0x1b30 <IsValidBatLowLimFor24V+0x14>
    1b2e:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1b30:	08 95       	ret

00001b32 <WriteEEBatHighLim>:

// wrtite battery high limit (when charging turns off) to EEPROM
uint8_t WriteEEBatHighLim() 
{
    uint16_t tmp_battery_high_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH)); 
    1b32:	8c e3       	ldi	r24, 0x3C	; 60
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1b3a:	f9 99       	sbic	0x1f, 1	; 31
    1b3c:	0c c0       	rjmp	.+24     	; 0x1b56 <WriteEEBatHighLim+0x24>
    {
        if (tmp_battery_high_limit != battery_high_limit)
    1b3e:	60 91 90 03 	lds	r22, 0x0390	; 0x800390 <battery_high_limit>
    1b42:	70 91 91 03 	lds	r23, 0x0391	; 0x800391 <battery_high_limit+0x1>
    1b46:	86 17       	cp	r24, r22
    1b48:	97 07       	cpc	r25, r23
    1b4a:	39 f0       	breq	.+14     	; 0x1b5a <WriteEEBatHighLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
    1b4c:	8c e3       	ldi	r24, 0x3C	; 60
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	0e 94 bf 18 	call	0x317e	; 0x317e <eeprom_write_word>
    1b54:	02 c0       	rjmp	.+4      	; 0x1b5a <WriteEEBatHighLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1b56:	80 e0       	ldi	r24, 0x00	; 0
    1b58:	08 95       	ret
    {
        if (tmp_battery_high_limit != battery_high_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
        }
        return 1;
    1b5a:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1b5c:	08 95       	ret

00001b5e <WriteEEBatLowLim>:

// wrtite battery low limit (when charging turns on) to EEPROM
uint8_t WriteEEBatLowLim() 
{
    uint16_t tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW)); 
    1b5e:	8e e3       	ldi	r24, 0x3E	; 62
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1b66:	f9 99       	sbic	0x1f, 1	; 31
    1b68:	0c c0       	rjmp	.+24     	; 0x1b82 <WriteEEBatLowLim+0x24>
    {
        if (tmp_battery_low_limit != battery_low_limit)
    1b6a:	60 91 93 03 	lds	r22, 0x0393	; 0x800393 <battery_low_limit>
    1b6e:	70 91 94 03 	lds	r23, 0x0394	; 0x800394 <battery_low_limit+0x1>
    1b72:	86 17       	cp	r24, r22
    1b74:	97 07       	cpc	r25, r23
    1b76:	39 f0       	breq	.+14     	; 0x1b86 <WriteEEBatLowLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
    1b78:	8e e3       	ldi	r24, 0x3E	; 62
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	0e 94 bf 18 	call	0x317e	; 0x317e <eeprom_write_word>
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <WriteEEBatLowLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1b82:	80 e0       	ldi	r24, 0x00	; 0
    1b84:	08 95       	ret
    {
        if (tmp_battery_low_limit != battery_low_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
        }
        return 1;
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1b88:	08 95       	ret

00001b8a <LoadBatLimitsFromEEPROM>:

// load Battery Limits from EEPROM (or set defaults)
uint8_t LoadBatLimitsFromEEPROM() 
{
    1b8a:	ef 92       	push	r14
    1b8c:	ff 92       	push	r15
    1b8e:	0f 93       	push	r16
    1b90:	1f 93       	push	r17
    1b92:	cf 93       	push	r28
    1b94:	df 93       	push	r29
    1b96:	00 d0       	rcall	.+0      	; 0x1b98 <LoadBatLimitsFromEEPROM+0xe>
    1b98:	00 d0       	rcall	.+0      	; 0x1b9a <LoadBatLimitsFromEEPROM+0x10>
    1b9a:	cd b7       	in	r28, 0x3d	; 61
    1b9c:	de b7       	in	r29, 0x3e	; 62
    int tmp_battery_high_limit = eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH));
    1b9e:	8c e3       	ldi	r24, 0x3C	; 60
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    1ba6:	7c 01       	movw	r14, r24
    1ba8:	9c 83       	std	Y+4, r25	; 0x04
    1baa:	8b 83       	std	Y+3, r24	; 0x03
    int tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW));
    1bac:	8e e3       	ldi	r24, 0x3E	; 62
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    1bb4:	8c 01       	movw	r16, r24
    1bb6:	9a 83       	std	Y+2, r25	; 0x02
    1bb8:	89 83       	std	Y+1, r24	; 0x01
    if ( (IsValidBatHighLimFor12V(&tmp_battery_high_limit) || IsValidBatHighLimFor24V(&tmp_battery_high_limit)) && (IsValidBatLowLimFor12V(&tmp_battery_low_limit) || IsValidBatLowLimFor24V(&tmp_battery_low_limit)) )
    1bba:	ce 01       	movw	r24, r28
    1bbc:	03 96       	adiw	r24, 0x03	; 3
    1bbe:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <IsValidBatHighLimFor12V>
    1bc2:	81 11       	cpse	r24, r1
    1bc4:	06 c0       	rjmp	.+12     	; 0x1bd2 <LoadBatLimitsFromEEPROM+0x48>
    1bc6:	ce 01       	movw	r24, r28
    1bc8:	03 96       	adiw	r24, 0x03	; 3
    1bca:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <IsValidBatHighLimFor24V>
    1bce:	88 23       	and	r24, r24
    1bd0:	c1 f0       	breq	.+48     	; 0x1c02 <LoadBatLimitsFromEEPROM+0x78>
    1bd2:	ce 01       	movw	r24, r28
    1bd4:	01 96       	adiw	r24, 0x01	; 1
    1bd6:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <IsValidBatLowLimFor12V>
    1bda:	81 11       	cpse	r24, r1
    1bdc:	06 c0       	rjmp	.+12     	; 0x1bea <LoadBatLimitsFromEEPROM+0x60>
    1bde:	ce 01       	movw	r24, r28
    1be0:	01 96       	adiw	r24, 0x01	; 1
    1be2:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <IsValidBatLowLimFor24V>
    1be6:	88 23       	and	r24, r24
    1be8:	61 f0       	breq	.+24     	; 0x1c02 <LoadBatLimitsFromEEPROM+0x78>
    {
        battery_high_limit = (uint16_t)tmp_battery_high_limit; 
    1bea:	f0 92 91 03 	sts	0x0391, r15	; 0x800391 <battery_high_limit+0x1>
    1bee:	e0 92 90 03 	sts	0x0390, r14	; 0x800390 <battery_high_limit>
        battery_low_limit = (uint16_t)tmp_battery_low_limit; 
    1bf2:	10 93 94 03 	sts	0x0394, r17	; 0x800394 <battery_low_limit+0x1>
    1bf6:	00 93 93 03 	sts	0x0393, r16	; 0x800393 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_LOADED;
    1bfa:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <bat_limit_loaded>
        return 1;
    1bfe:	81 e0       	ldi	r24, 0x01	; 1
    1c00:	10 c0       	rjmp	.+32     	; 0x1c22 <LoadBatLimitsFromEEPROM+0x98>
    }
    else
    {
        // default values are for 12V LA measured at PWR_V channel with 5V referance
        battery_high_limit = 397; // 14.2/(((5.0)/1024.0)*(115.8/15.8))
    1c02:	8d e8       	ldi	r24, 0x8D	; 141
    1c04:	91 e0       	ldi	r25, 0x01	; 1
    1c06:	90 93 91 03 	sts	0x0391, r25	; 0x800391 <battery_high_limit+0x1>
    1c0a:	80 93 90 03 	sts	0x0390, r24	; 0x800390 <battery_high_limit>
        battery_low_limit = 374; // 13.4/(((5.0)/1024.0)*(115.8/15.8))
    1c0e:	86 e7       	ldi	r24, 0x76	; 118
    1c10:	91 e0       	ldi	r25, 0x01	; 1
    1c12:	90 93 94 03 	sts	0x0394, r25	; 0x800394 <battery_low_limit+0x1>
    1c16:	80 93 93 03 	sts	0x0393, r24	; 0x800393 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_DEFAULT;
    1c1a:	81 e0       	ldi	r24, 0x01	; 1
    1c1c:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
    1c20:	80 e0       	ldi	r24, 0x00	; 0
        return 0;
    }
}
    1c22:	0f 90       	pop	r0
    1c24:	0f 90       	pop	r0
    1c26:	0f 90       	pop	r0
    1c28:	0f 90       	pop	r0
    1c2a:	df 91       	pop	r29
    1c2c:	cf 91       	pop	r28
    1c2e:	1f 91       	pop	r17
    1c30:	0f 91       	pop	r16
    1c32:	ff 90       	pop	r15
    1c34:	ef 90       	pop	r14
    1c36:	08 95       	ret

00001c38 <BatLimitsFromI2CtoEE>:

// save Battery Limits from I2C to EEPROM (if valid)
void BatLimitsFromI2CtoEE(void)
{
    if (bat_limit_loaded == BAT_HIGH_LIM_TOSAVE)
    1c38:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <bat_limit_loaded>
    1c3c:	82 30       	cpi	r24, 0x02	; 2
    1c3e:	99 f4       	brne	.+38     	; 0x1c66 <BatLimitsFromI2CtoEE+0x2e>
    {
        if ( IsValidBatHighLimFor12V(&battery_high_limit) || IsValidBatHighLimFor24V(&battery_high_limit) )
    1c40:	80 e9       	ldi	r24, 0x90	; 144
    1c42:	93 e0       	ldi	r25, 0x03	; 3
    1c44:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <IsValidBatHighLimFor12V>
    1c48:	81 11       	cpse	r24, r1
    1c4a:	06 c0       	rjmp	.+12     	; 0x1c58 <BatLimitsFromI2CtoEE+0x20>
    1c4c:	80 e9       	ldi	r24, 0x90	; 144
    1c4e:	93 e0       	ldi	r25, 0x03	; 3
    1c50:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <IsValidBatHighLimFor24V>
    1c54:	88 23       	and	r24, r24
    1c56:	39 f0       	breq	.+14     	; 0x1c66 <BatLimitsFromI2CtoEE+0x2e>
        {
            if (WriteEEBatHighLim())
    1c58:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <WriteEEBatHighLim>
    1c5c:	88 23       	and	r24, r24
    1c5e:	19 f0       	breq	.+6      	; 0x1c66 <BatLimitsFromI2CtoEE+0x2e>
            {
                bat_limit_loaded = BAT_LIM_LOADED;
    1c60:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <bat_limit_loaded>
                return; // all done
    1c64:	08 95       	ret
            }
        }
    }
    if (bat_limit_loaded == BAT_LOW_LIM_TOSAVE)
    1c66:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <bat_limit_loaded>
    1c6a:	83 30       	cpi	r24, 0x03	; 3
    1c6c:	81 f4       	brne	.+32     	; 0x1c8e <BatLimitsFromI2CtoEE+0x56>
    {    
        if ( IsValidBatLowLimFor12V(&battery_low_limit) || IsValidBatLowLimFor24V(&battery_low_limit) )
    1c6e:	83 e9       	ldi	r24, 0x93	; 147
    1c70:	93 e0       	ldi	r25, 0x03	; 3
    1c72:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <IsValidBatLowLimFor12V>
    1c76:	81 11       	cpse	r24, r1
    1c78:	06 c0       	rjmp	.+12     	; 0x1c86 <BatLimitsFromI2CtoEE+0x4e>
    1c7a:	83 e9       	ldi	r24, 0x93	; 147
    1c7c:	93 e0       	ldi	r25, 0x03	; 3
    1c7e:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <IsValidBatLowLimFor24V>
    1c82:	88 23       	and	r24, r24
    1c84:	21 f0       	breq	.+8      	; 0x1c8e <BatLimitsFromI2CtoEE+0x56>
        {
            if (WriteEEBatLowLim())
    1c86:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <WriteEEBatLowLim>
    1c8a:	81 11       	cpse	r24, r1
    1c8c:	e9 cf       	rjmp	.-46     	; 0x1c60 <BatLimitsFromI2CtoEE+0x28>
                bat_limit_loaded = BAT_LIM_LOADED;
                return; // all done
            }
        }
    }
    LoadBatLimitsFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    1c8e:	0c 94 c5 0d 	jmp	0x1b8a	; 0x1b8a <LoadBatLimitsFromEEPROM>

00001c92 <IsValidMorningThresholdFor12V>:
int daynight_evening_threshold;
unsigned long daynight_morning_debounce;
unsigned long daynight_evening_debounce;

uint8_t IsValidMorningThresholdFor12V(int *value) 
{
    1c92:	fc 01       	movw	r30, r24
    1c94:	20 81       	ld	r18, Z
    1c96:	31 81       	ldd	r19, Z+1	; 0x01
    1c98:	2c 53       	subi	r18, 0x3C	; 60
    1c9a:	31 09       	sbc	r19, r1
    1c9c:	81 e0       	ldi	r24, 0x01	; 1
    1c9e:	23 39       	cpi	r18, 0x93	; 147
    1ca0:	31 05       	cpc	r19, r1
    1ca2:	08 f0       	brcs	.+2      	; 0x1ca6 <IsValidMorningThresholdFor12V+0x14>
    1ca4:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1ca6:	08 95       	ret

00001ca8 <IsValidEveningThresholdFor12V>:

uint8_t IsValidEveningThresholdFor12V(int *value) 
{
    1ca8:	fc 01       	movw	r30, r24
    1caa:	20 81       	ld	r18, Z
    1cac:	31 81       	ldd	r19, Z+1	; 0x01
    1cae:	2a 51       	subi	r18, 0x1A	; 26
    1cb0:	31 09       	sbc	r19, r1
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	2e 34       	cpi	r18, 0x4E	; 78
    1cb6:	31 05       	cpc	r19, r1
    1cb8:	08 f0       	brcs	.+2      	; 0x1cbc <IsValidEveningThresholdFor12V+0x14>
    1cba:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1cbc:	08 95       	ret

00001cbe <IsValidMorningThresholdFor24V>:

uint8_t IsValidMorningThresholdFor24V(int *value) 
{
    1cbe:	fc 01       	movw	r30, r24
    1cc0:	20 81       	ld	r18, Z
    1cc2:	31 81       	ldd	r19, Z+1	; 0x01
    1cc4:	27 57       	subi	r18, 0x77	; 119
    1cc6:	31 09       	sbc	r19, r1
    1cc8:	81 e0       	ldi	r24, 0x01	; 1
    1cca:	27 32       	cpi	r18, 0x27	; 39
    1ccc:	31 40       	sbci	r19, 0x01	; 1
    1cce:	08 f0       	brcs	.+2      	; 0x1cd2 <IsValidMorningThresholdFor24V+0x14>
    1cd0:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1cd2:	08 95       	ret

00001cd4 <IsValidEveningThresholdFor24V>:

uint8_t IsValidEveningThresholdFor24V(int *value) 
{
    1cd4:	fc 01       	movw	r30, r24
    1cd6:	20 81       	ld	r18, Z
    1cd8:	31 81       	ldd	r19, Z+1	; 0x01
    1cda:	23 53       	subi	r18, 0x33	; 51
    1cdc:	31 09       	sbc	r19, r1
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	2c 39       	cpi	r18, 0x9C	; 156
    1ce2:	31 05       	cpc	r19, r1
    1ce4:	08 f0       	brcs	.+2      	; 0x1ce8 <IsValidEveningThresholdFor24V+0x14>
    1ce6:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1ce8:	08 95       	ret

00001cea <IsValidEveningDebounce>:
        return 0;
    }
}

uint8_t IsValidEveningDebounce(unsigned long *value) 
{
    1cea:	fc 01       	movw	r30, r24
    1cec:	40 81       	ld	r20, Z
    1cee:	51 81       	ldd	r21, Z+1	; 0x01
    1cf0:	62 81       	ldd	r22, Z+2	; 0x02
    1cf2:	73 81       	ldd	r23, Z+3	; 0x03
    1cf4:	41 54       	subi	r20, 0x41	; 65
    1cf6:	5f 41       	sbci	r21, 0x1F	; 31
    1cf8:	61 09       	sbc	r22, r1
    1cfa:	71 09       	sbc	r23, r1
    1cfc:	81 e0       	ldi	r24, 0x01	; 1
    1cfe:	4f 33       	cpi	r20, 0x3F	; 63
    1d00:	5f 4c       	sbci	r21, 0xCF	; 207
    1d02:	66 43       	sbci	r22, 0x36	; 54
    1d04:	71 05       	cpc	r23, r1
    1d06:	08 f0       	brcs	.+2      	; 0x1d0a <IsValidEveningDebounce+0x20>
    1d08:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1d0a:	08 95       	ret

00001d0c <WriteEEMorningThreshold>:

// wrtite daynight_morning_threshold (when morning debounce starts) to EEPROM
uint8_t WriteEEMorningThreshold() 
{
    uint16_t tmp_daynight_morning_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)); 
    1d0c:	86 e4       	ldi	r24, 0x46	; 70
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1d14:	f9 99       	sbic	0x1f, 1	; 31
    1d16:	0c c0       	rjmp	.+24     	; 0x1d30 <WriteEEMorningThreshold+0x24>
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
    1d18:	60 91 99 03 	lds	r22, 0x0399	; 0x800399 <daynight_morning_threshold>
    1d1c:	70 91 9a 03 	lds	r23, 0x039A	; 0x80039a <daynight_morning_threshold+0x1>
    1d20:	86 17       	cp	r24, r22
    1d22:	97 07       	cpc	r25, r23
    1d24:	39 f0       	breq	.+14     	; 0x1d34 <WriteEEMorningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
    1d26:	86 e4       	ldi	r24, 0x46	; 70
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	0e 94 bf 18 	call	0x317e	; 0x317e <eeprom_write_word>
    1d2e:	02 c0       	rjmp	.+4      	; 0x1d34 <WriteEEMorningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1d30:	80 e0       	ldi	r24, 0x00	; 0
    1d32:	08 95       	ret
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
        }
        return 1;
    1d34:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1d36:	08 95       	ret

00001d38 <WriteEEEveningThreshold>:

// wrtite daynight_evening_threshold (when evening debounce starts) to EEPROM
uint8_t WriteEEEveningThreshold() 
{
    uint16_t tmp_daynight_evening_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)); 
    1d38:	88 e4       	ldi	r24, 0x48	; 72
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1d40:	f9 99       	sbic	0x1f, 1	; 31
    1d42:	0c c0       	rjmp	.+24     	; 0x1d5c <WriteEEEveningThreshold+0x24>
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
    1d44:	60 91 9c 03 	lds	r22, 0x039C	; 0x80039c <daynight_evening_threshold>
    1d48:	70 91 9d 03 	lds	r23, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    1d4c:	86 17       	cp	r24, r22
    1d4e:	97 07       	cpc	r25, r23
    1d50:	39 f0       	breq	.+14     	; 0x1d60 <WriteEEEveningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
    1d52:	88 e4       	ldi	r24, 0x48	; 72
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	0e 94 bf 18 	call	0x317e	; 0x317e <eeprom_write_word>
    1d5a:	02 c0       	rjmp	.+4      	; 0x1d60 <WriteEEEveningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1d5c:	80 e0       	ldi	r24, 0x00	; 0
    1d5e:	08 95       	ret
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
        }
        return 1;
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1d62:	08 95       	ret

00001d64 <WriteEEMorningDebounce>:

// wrtite daynight_morning_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEMorningDebounce() 
{
    uint32_t tmp_daynight_morning_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)); 
    1d64:	8a e4       	ldi	r24, 0x4A	; 74
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    1d6c:	dc 01       	movw	r26, r24
    1d6e:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1d70:	f9 99       	sbic	0x1f, 1	; 31
    1d72:	12 c0       	rjmp	.+36     	; 0x1d98 <WriteEEMorningDebounce+0x34>
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
    1d74:	40 91 9e 03 	lds	r20, 0x039E	; 0x80039e <daynight_morning_debounce>
    1d78:	50 91 9f 03 	lds	r21, 0x039F	; 0x80039f <daynight_morning_debounce+0x1>
    1d7c:	60 91 a0 03 	lds	r22, 0x03A0	; 0x8003a0 <daynight_morning_debounce+0x2>
    1d80:	70 91 a1 03 	lds	r23, 0x03A1	; 0x8003a1 <daynight_morning_debounce+0x3>
    1d84:	84 17       	cp	r24, r20
    1d86:	95 07       	cpc	r25, r21
    1d88:	a6 07       	cpc	r26, r22
    1d8a:	b7 07       	cpc	r27, r23
    1d8c:	39 f0       	breq	.+14     	; 0x1d9c <WriteEEMorningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
    1d8e:	8a e4       	ldi	r24, 0x4A	; 74
    1d90:	90 e0       	ldi	r25, 0x00	; 0
    1d92:	0e 94 b7 18 	call	0x316e	; 0x316e <eeprom_write_dword>
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <WriteEEMorningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1d98:	80 e0       	ldi	r24, 0x00	; 0
    1d9a:	08 95       	ret
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
        }
        return 1;
    1d9c:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1d9e:	08 95       	ret

00001da0 <WriteEEEveningDebounce>:

// wrtite daynight_evening_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEEveningDebounce() 
{
    uint32_t tmp_daynight_evening_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)); 
    1da0:	8e e4       	ldi	r24, 0x4E	; 78
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    1da8:	dc 01       	movw	r26, r24
    1daa:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1dac:	f9 99       	sbic	0x1f, 1	; 31
    1dae:	12 c0       	rjmp	.+36     	; 0x1dd4 <WriteEEEveningDebounce+0x34>
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
    1db0:	40 91 95 03 	lds	r20, 0x0395	; 0x800395 <daynight_evening_debounce>
    1db4:	50 91 96 03 	lds	r21, 0x0396	; 0x800396 <daynight_evening_debounce+0x1>
    1db8:	60 91 97 03 	lds	r22, 0x0397	; 0x800397 <daynight_evening_debounce+0x2>
    1dbc:	70 91 98 03 	lds	r23, 0x0398	; 0x800398 <daynight_evening_debounce+0x3>
    1dc0:	84 17       	cp	r24, r20
    1dc2:	95 07       	cpc	r25, r21
    1dc4:	a6 07       	cpc	r26, r22
    1dc6:	b7 07       	cpc	r27, r23
    1dc8:	39 f0       	breq	.+14     	; 0x1dd8 <WriteEEEveningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
    1dca:	8e e4       	ldi	r24, 0x4E	; 78
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	0e 94 b7 18 	call	0x316e	; 0x316e <eeprom_write_dword>
    1dd2:	02 c0       	rjmp	.+4      	; 0x1dd8 <WriteEEEveningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1dd4:	80 e0       	ldi	r24, 0x00	; 0
    1dd6:	08 95       	ret
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
        }
        return 1;
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1dda:	08 95       	ret

00001ddc <LoadDayNightValuesFromEEPROM>:

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    1ddc:	cf 92       	push	r12
    1dde:	df 92       	push	r13
    1de0:	ef 92       	push	r14
    1de2:	ff 92       	push	r15
    1de4:	1f 93       	push	r17
    1de6:	cf 93       	push	r28
    1de8:	df 93       	push	r29
    1dea:	cd b7       	in	r28, 0x3d	; 61
    1dec:	de b7       	in	r29, 0x3e	; 62
    1dee:	2c 97       	sbiw	r28, 0x0c	; 12
    1df0:	0f b6       	in	r0, 0x3f	; 63
    1df2:	f8 94       	cli
    1df4:	de bf       	out	0x3e, r29	; 62
    1df6:	0f be       	out	0x3f, r0	; 63
    1df8:	cd bf       	out	0x3d, r28	; 61
    uint8_t use_defaults = 0;
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    1dfa:	86 e4       	ldi	r24, 0x46	; 70
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    1e02:	7c 01       	movw	r14, r24
    1e04:	9c 87       	std	Y+12, r25	; 0x0c
    1e06:	8b 87       	std	Y+11, r24	; 0x0b
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    1e08:	ce 01       	movw	r24, r28
    1e0a:	0b 96       	adiw	r24, 0x0b	; 11
    1e0c:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <IsValidMorningThresholdFor12V>
    1e10:	81 11       	cpse	r24, r1
    1e12:	06 c0       	rjmp	.+12     	; 0x1e20 <LoadDayNightValuesFromEEPROM+0x44>
    1e14:	ce 01       	movw	r24, r28
    1e16:	0b 96       	adiw	r24, 0x0b	; 11
    1e18:	0e 94 5f 0e 	call	0x1cbe	; 0x1cbe <IsValidMorningThresholdFor24V>
    1e1c:	88 23       	and	r24, r24
    1e1e:	31 f0       	breq	.+12     	; 0x1e2c <LoadDayNightValuesFromEEPROM+0x50>
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    1e20:	f0 92 9a 03 	sts	0x039A, r15	; 0x80039a <daynight_morning_threshold+0x1>
    1e24:	e0 92 99 03 	sts	0x0399, r14	; 0x800399 <daynight_morning_threshold>
}

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    uint8_t use_defaults = 0;
    1e28:	10 e0       	ldi	r17, 0x00	; 0
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    1e2a:	01 c0       	rjmp	.+2      	; 0x1e2e <LoadDayNightValuesFromEEPROM+0x52>
    }
    else
    {
        use_defaults = 1;
    1e2c:	11 e0       	ldi	r17, 0x01	; 1
    }
    int tmp_daynight_evening_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)));
    1e2e:	88 e4       	ldi	r24, 0x48	; 72
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	0e 94 a3 18 	call	0x3146	; 0x3146 <eeprom_read_word>
    1e36:	7c 01       	movw	r14, r24
    1e38:	9a 87       	std	Y+10, r25	; 0x0a
    1e3a:	89 87       	std	Y+9, r24	; 0x09
    if ( (IsValidEveningThresholdFor12V(&tmp_daynight_evening_threshold) || IsValidEveningThresholdFor24V(&tmp_daynight_evening_threshold)) )
    1e3c:	ce 01       	movw	r24, r28
    1e3e:	09 96       	adiw	r24, 0x09	; 9
    1e40:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <IsValidEveningThresholdFor12V>
    1e44:	81 11       	cpse	r24, r1
    1e46:	06 c0       	rjmp	.+12     	; 0x1e54 <LoadDayNightValuesFromEEPROM+0x78>
    1e48:	ce 01       	movw	r24, r28
    1e4a:	09 96       	adiw	r24, 0x09	; 9
    1e4c:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <IsValidEveningThresholdFor24V>
    1e50:	88 23       	and	r24, r24
    1e52:	29 f0       	breq	.+10     	; 0x1e5e <LoadDayNightValuesFromEEPROM+0x82>
    {
        daynight_evening_threshold = tmp_daynight_evening_threshold;
    1e54:	f0 92 9d 03 	sts	0x039D, r15	; 0x80039d <daynight_evening_threshold+0x1>
    1e58:	e0 92 9c 03 	sts	0x039C, r14	; 0x80039c <daynight_evening_threshold>
    1e5c:	01 c0       	rjmp	.+2      	; 0x1e60 <LoadDayNightValuesFromEEPROM+0x84>
    }
    else
    {
        use_defaults = 1;
    1e5e:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_morning_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)));
    1e60:	8a e4       	ldi	r24, 0x4A	; 74
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    1e68:	6b 01       	movw	r12, r22
    1e6a:	7c 01       	movw	r14, r24
    1e6c:	6d 83       	std	Y+5, r22	; 0x05
    1e6e:	7e 83       	std	Y+6, r23	; 0x06
    1e70:	8f 83       	std	Y+7, r24	; 0x07
    1e72:	98 87       	std	Y+8, r25	; 0x08
    if ( IsValidMorningDebounce(&tmp_daynight_morning_debounce) )
    1e74:	ce 01       	movw	r24, r28
    1e76:	05 96       	adiw	r24, 0x05	; 5
    1e78:	0e 94 75 0e 	call	0x1cea	; 0x1cea <IsValidEveningDebounce>
    1e7c:	88 23       	and	r24, r24
    1e7e:	49 f0       	breq	.+18     	; 0x1e92 <LoadDayNightValuesFromEEPROM+0xb6>
    {
        daynight_morning_debounce = tmp_daynight_morning_debounce;
    1e80:	c0 92 9e 03 	sts	0x039E, r12	; 0x80039e <daynight_morning_debounce>
    1e84:	d0 92 9f 03 	sts	0x039F, r13	; 0x80039f <daynight_morning_debounce+0x1>
    1e88:	e0 92 a0 03 	sts	0x03A0, r14	; 0x8003a0 <daynight_morning_debounce+0x2>
    1e8c:	f0 92 a1 03 	sts	0x03A1, r15	; 0x8003a1 <daynight_morning_debounce+0x3>
    1e90:	01 c0       	rjmp	.+2      	; 0x1e94 <LoadDayNightValuesFromEEPROM+0xb8>
    }
    else
    {
        use_defaults = 1;
    1e92:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    1e94:	8e e4       	ldi	r24, 0x4E	; 78
    1e96:	90 e0       	ldi	r25, 0x00	; 0
    1e98:	0e 94 9d 18 	call	0x313a	; 0x313a <eeprom_read_dword>
    1e9c:	6b 01       	movw	r12, r22
    1e9e:	7c 01       	movw	r14, r24
    1ea0:	69 83       	std	Y+1, r22	; 0x01
    1ea2:	7a 83       	std	Y+2, r23	; 0x02
    1ea4:	8b 83       	std	Y+3, r24	; 0x03
    1ea6:	9c 83       	std	Y+4, r25	; 0x04
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    1ea8:	ce 01       	movw	r24, r28
    1eaa:	01 96       	adiw	r24, 0x01	; 1
    1eac:	0e 94 75 0e 	call	0x1cea	; 0x1cea <IsValidEveningDebounce>
    1eb0:	81 11       	cpse	r24, r1
    1eb2:	25 c0       	rjmp	.+74     	; 0x1efe <LoadDayNightValuesFromEEPROM+0x122>
        use_defaults = 1;
    }
    if (use_defaults)
    {
        // default values are for 12V PV measured with ALT_V channel with 5V referance
        daynight_morning_threshold = 80; // 4.3/(((5.0)/1024.0)*(110.0/10.0))
    1eb4:	80 e5       	ldi	r24, 0x50	; 80
    1eb6:	90 e0       	ldi	r25, 0x00	; 0
    1eb8:	90 93 9a 03 	sts	0x039A, r25	; 0x80039a <daynight_morning_threshold+0x1>
    1ebc:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <daynight_morning_threshold>
        daynight_evening_threshold = 40; // 2.15/(((5.0)/1024.0)*(110.0/10.0))
    1ec0:	88 e2       	ldi	r24, 0x28	; 40
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	90 93 9d 03 	sts	0x039D, r25	; 0x80039d <daynight_evening_threshold+0x1>
    1ec8:	80 93 9c 03 	sts	0x039C, r24	; 0x80039c <daynight_evening_threshold>
        daynight_morning_debounce = 1200000UL; // 20 min
    1ecc:	80 e8       	ldi	r24, 0x80	; 128
    1ece:	9f e4       	ldi	r25, 0x4F	; 79
    1ed0:	a2 e1       	ldi	r26, 0x12	; 18
    1ed2:	b0 e0       	ldi	r27, 0x00	; 0
    1ed4:	80 93 9e 03 	sts	0x039E, r24	; 0x80039e <daynight_morning_debounce>
    1ed8:	90 93 9f 03 	sts	0x039F, r25	; 0x80039f <daynight_morning_debounce+0x1>
    1edc:	a0 93 a0 03 	sts	0x03A0, r26	; 0x8003a0 <daynight_morning_debounce+0x2>
    1ee0:	b0 93 a1 03 	sts	0x03A1, r27	; 0x8003a1 <daynight_morning_debounce+0x3>
        daynight_evening_debounce = 1200000UL; // 20 min
    1ee4:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <daynight_evening_debounce>
    1ee8:	90 93 96 03 	sts	0x0396, r25	; 0x800396 <daynight_evening_debounce+0x1>
    1eec:	a0 93 97 03 	sts	0x0397, r26	; 0x800397 <daynight_evening_debounce+0x2>
    1ef0:	b0 93 98 03 	sts	0x0398, r27	; 0x800398 <daynight_evening_debounce+0x3>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
    1ef4:	81 e0       	ldi	r24, 0x01	; 1
    1ef6:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
        return 0;
    1efa:	80 e0       	ldi	r24, 0x00	; 0
    1efc:	0d c0       	rjmp	.+26     	; 0x1f18 <LoadDayNightValuesFromEEPROM+0x13c>
        use_defaults = 1;
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    {
        daynight_evening_debounce = tmp_daynight_evening_debounce;
    1efe:	c0 92 95 03 	sts	0x0395, r12	; 0x800395 <daynight_evening_debounce>
    1f02:	d0 92 96 03 	sts	0x0396, r13	; 0x800396 <daynight_evening_debounce+0x1>
    1f06:	e0 92 97 03 	sts	0x0397, r14	; 0x800397 <daynight_evening_debounce+0x2>
    1f0a:	f0 92 98 03 	sts	0x0398, r15	; 0x800398 <daynight_evening_debounce+0x3>
    }
    else
    {
        use_defaults = 1;
    }
    if (use_defaults)
    1f0e:	11 11       	cpse	r17, r1
    1f10:	d1 cf       	rjmp	.-94     	; 0x1eb4 <LoadDayNightValuesFromEEPROM+0xd8>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
        return 0;
    }
    else
    {
        daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    1f12:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <daynight_values_loaded>
        return 1;
    1f16:	81 e0       	ldi	r24, 0x01	; 1
    }
}
    1f18:	2c 96       	adiw	r28, 0x0c	; 12
    1f1a:	0f b6       	in	r0, 0x3f	; 63
    1f1c:	f8 94       	cli
    1f1e:	de bf       	out	0x3e, r29	; 62
    1f20:	0f be       	out	0x3f, r0	; 63
    1f22:	cd bf       	out	0x3d, r28	; 61
    1f24:	df 91       	pop	r29
    1f26:	cf 91       	pop	r28
    1f28:	1f 91       	pop	r17
    1f2a:	ff 90       	pop	r15
    1f2c:	ef 90       	pop	r14
    1f2e:	df 90       	pop	r13
    1f30:	cf 90       	pop	r12
    1f32:	08 95       	ret

00001f34 <DayNightValuesFromI2CtoEE>:

// Save day-night state machine values from I2C to EEPROM (if valid), one will change per loop, and I2C will take several loop cycles to get another.
void DayNightValuesFromI2CtoEE(void)
{
    if (daynight_values_loaded == DAYNIGHT_MORNING_THRESHOLD_TOSAVE)
    1f34:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    1f38:	82 30       	cpi	r24, 0x02	; 2
    1f3a:	99 f4       	brne	.+38     	; 0x1f62 <DayNightValuesFromI2CtoEE+0x2e>
    {
        if ( IsValidMorningThresholdFor12V(&daynight_morning_threshold) || IsValidMorningThresholdFor24V(&daynight_morning_threshold) )
    1f3c:	89 e9       	ldi	r24, 0x99	; 153
    1f3e:	93 e0       	ldi	r25, 0x03	; 3
    1f40:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <IsValidMorningThresholdFor12V>
    1f44:	81 11       	cpse	r24, r1
    1f46:	06 c0       	rjmp	.+12     	; 0x1f54 <DayNightValuesFromI2CtoEE+0x20>
    1f48:	89 e9       	ldi	r24, 0x99	; 153
    1f4a:	93 e0       	ldi	r25, 0x03	; 3
    1f4c:	0e 94 5f 0e 	call	0x1cbe	; 0x1cbe <IsValidMorningThresholdFor24V>
    1f50:	88 23       	and	r24, r24
    1f52:	39 f0       	breq	.+14     	; 0x1f62 <DayNightValuesFromI2CtoEE+0x2e>
        {
            if (WriteEEMorningThreshold())
    1f54:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <WriteEEMorningThreshold>
    1f58:	88 23       	and	r24, r24
    1f5a:	19 f0       	breq	.+6      	; 0x1f62 <DayNightValuesFromI2CtoEE+0x2e>
            {
                daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    1f5c:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <daynight_values_loaded>
                return; // all done
    1f60:	08 95       	ret
            }
        }
    }
    if (daynight_values_loaded == DAYNIGHT_EVENING_THRESHOLD_TOSAVE)
    1f62:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    1f66:	83 30       	cpi	r24, 0x03	; 3
    1f68:	81 f4       	brne	.+32     	; 0x1f8a <DayNightValuesFromI2CtoEE+0x56>
    {    
        if ( IsValidEveningThresholdFor12V(&daynight_evening_threshold) || IsValidEveningThresholdFor24V(&daynight_evening_threshold) )
    1f6a:	8c e9       	ldi	r24, 0x9C	; 156
    1f6c:	93 e0       	ldi	r25, 0x03	; 3
    1f6e:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <IsValidEveningThresholdFor12V>
    1f72:	81 11       	cpse	r24, r1
    1f74:	06 c0       	rjmp	.+12     	; 0x1f82 <DayNightValuesFromI2CtoEE+0x4e>
    1f76:	8c e9       	ldi	r24, 0x9C	; 156
    1f78:	93 e0       	ldi	r25, 0x03	; 3
    1f7a:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <IsValidEveningThresholdFor24V>
    1f7e:	88 23       	and	r24, r24
    1f80:	21 f0       	breq	.+8      	; 0x1f8a <DayNightValuesFromI2CtoEE+0x56>
        {
            if (WriteEEEveningThreshold())
    1f82:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <WriteEEEveningThreshold>
    1f86:	81 11       	cpse	r24, r1
    1f88:	e9 cf       	rjmp	.-46     	; 0x1f5c <DayNightValuesFromI2CtoEE+0x28>
                daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                return; // all done
            }
        }
    }
    if (daynight_values_loaded == DAYNIGHT_MORNING_DEBOUNCE_TOSAVE)
    1f8a:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    1f8e:	84 30       	cpi	r24, 0x04	; 4
    1f90:	51 f4       	brne	.+20     	; 0x1fa6 <DayNightValuesFromI2CtoEE+0x72>
    {
        if ( IsValidMorningDebounce(&daynight_morning_debounce) )
    1f92:	8e e9       	ldi	r24, 0x9E	; 158
    1f94:	93 e0       	ldi	r25, 0x03	; 3
    1f96:	0e 94 75 0e 	call	0x1cea	; 0x1cea <IsValidEveningDebounce>
    1f9a:	88 23       	and	r24, r24
    1f9c:	21 f0       	breq	.+8      	; 0x1fa6 <DayNightValuesFromI2CtoEE+0x72>
        {
            if (WriteEEMorningDebounce())
    1f9e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <WriteEEMorningDebounce>
    1fa2:	81 11       	cpse	r24, r1
    1fa4:	db cf       	rjmp	.-74     	; 0x1f5c <DayNightValuesFromI2CtoEE+0x28>
                daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                return; // all done
            }
        }
    }
    if (daynight_values_loaded == DAYNIGHT_EVENING_DEBOUNCE_TOSAVE)
    1fa6:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    1faa:	85 30       	cpi	r24, 0x05	; 5
    1fac:	51 f4       	brne	.+20     	; 0x1fc2 <DayNightValuesFromI2CtoEE+0x8e>
    {
        if ( IsValidEveningDebounce(&daynight_evening_debounce) )
    1fae:	85 e9       	ldi	r24, 0x95	; 149
    1fb0:	93 e0       	ldi	r25, 0x03	; 3
    1fb2:	0e 94 75 0e 	call	0x1cea	; 0x1cea <IsValidEveningDebounce>
    1fb6:	88 23       	and	r24, r24
    1fb8:	21 f0       	breq	.+8      	; 0x1fc2 <DayNightValuesFromI2CtoEE+0x8e>
        {
            if (WriteEEEveningDebounce())
    1fba:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <WriteEEEveningDebounce>
    1fbe:	81 11       	cpse	r24, r1
    1fc0:	cd cf       	rjmp	.-102    	; 0x1f5c <DayNightValuesFromI2CtoEE+0x28>
                daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                return; // all done
            }
        }
    }
    LoadDayNightValuesFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    1fc2:	0c 94 ee 0e 	jmp	0x1ddc	; 0x1ddc <LoadDayNightValuesFromEEPROM>

00001fc6 <__vector_18>:
}

#if defined(AT90_UART) || defined(ATMEGA_USART) || defined(ATMEGA_USART0) 

ISR(UART0_RECEIVE_INTERRUPT)
{
    1fc6:	1f 92       	push	r1
    1fc8:	0f 92       	push	r0
    1fca:	0f b6       	in	r0, 0x3f	; 63
    1fcc:	0f 92       	push	r0
    1fce:	11 24       	eor	r1, r1
    1fd0:	2f 93       	push	r18
    1fd2:	3f 93       	push	r19
    1fd4:	4f 93       	push	r20
    1fd6:	5f 93       	push	r21
    1fd8:	8f 93       	push	r24
    1fda:	9f 93       	push	r25
    1fdc:	ef 93       	push	r30
    1fde:	ff 93       	push	r31
    uint8_t data;
    uint8_t usr;
    uint8_t lastRxError;
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    1fe0:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
    1fe4:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & ((1<<FE0)|(1<<DOR0)) );
    1fe8:	28 71       	andi	r18, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    1fea:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	01 96       	adiw	r24, 0x01	; 1
    1ff2:	8f 71       	andi	r24, 0x1F	; 31
    1ff4:	99 27       	eor	r25, r25
    
    if ( tmphead == UART0_RxTail ) {
    1ff6:	40 91 a1 01 	lds	r20, 0x01A1	; 0x8001a1 <UART0_RxTail>
    1ffa:	50 e0       	ldi	r21, 0x00	; 0
    1ffc:	84 17       	cp	r24, r20
    1ffe:	95 07       	cpc	r25, r21
    2000:	39 f0       	breq	.+14     	; 0x2010 <__vector_18+0x4a>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    } else {
        /* store new index */
        UART0_RxHead = tmphead;
    2002:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <UART0_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    2006:	fc 01       	movw	r30, r24
    2008:	eb 55       	subi	r30, 0x5B	; 91
    200a:	fe 4f       	sbci	r31, 0xFE	; 254
    200c:	30 83       	st	Z, r19
    200e:	01 c0       	rjmp	.+2      	; 0x2012 <__vector_18+0x4c>
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    
    if ( tmphead == UART0_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    2010:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART0_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART0_LastRxError = lastRxError;   
    2012:	20 93 a0 01 	sts	0x01A0, r18	; 0x8001a0 <UART0_LastRxError>
}
    2016:	ff 91       	pop	r31
    2018:	ef 91       	pop	r30
    201a:	9f 91       	pop	r25
    201c:	8f 91       	pop	r24
    201e:	5f 91       	pop	r21
    2020:	4f 91       	pop	r20
    2022:	3f 91       	pop	r19
    2024:	2f 91       	pop	r18
    2026:	0f 90       	pop	r0
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	0f 90       	pop	r0
    202c:	1f 90       	pop	r1
    202e:	18 95       	reti

00002030 <__vector_19>:


ISR(UART0_TRANSMIT_INTERRUPT)
{
    2030:	1f 92       	push	r1
    2032:	0f 92       	push	r0
    2034:	0f b6       	in	r0, 0x3f	; 63
    2036:	0f 92       	push	r0
    2038:	11 24       	eor	r1, r1
    203a:	8f 93       	push	r24
    203c:	9f 93       	push	r25
    203e:	ef 93       	push	r30
    2040:	ff 93       	push	r31
    uint16_t tmptail;

    if ( UART0_TxHead != UART0_TxTail) {
    2042:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <UART0_TxHead>
    2046:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    204a:	98 17       	cp	r25, r24
    204c:	79 f0       	breq	.+30     	; 0x206c <__vector_19+0x3c>
        /* calculate and store new buffer index */
        tmptail = (UART0_TxTail + 1) & UART_TX0_BUFFER_MASK;
    204e:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    2052:	90 e0       	ldi	r25, 0x00	; 0
    2054:	01 96       	adiw	r24, 0x01	; 1
    2056:	8f 71       	andi	r24, 0x1F	; 31
    2058:	99 27       	eor	r25, r25
        UART0_TxTail = tmptail;
    205a:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <UART0_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    205e:	fc 01       	movw	r30, r24
    2060:	eb 53       	subi	r30, 0x3B	; 59
    2062:	fe 4f       	sbci	r31, 0xFE	; 254
    2064:	80 81       	ld	r24, Z
    2066:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    206a:	05 c0       	rjmp	.+10     	; 0x2076 <__vector_19+0x46>
    } else {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~(1<<UART0_UDRIE);
    206c:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2070:	8f 7d       	andi	r24, 0xDF	; 223
    2072:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    }
}
    2076:	ff 91       	pop	r31
    2078:	ef 91       	pop	r30
    207a:	9f 91       	pop	r25
    207c:	8f 91       	pop	r24
    207e:	0f 90       	pop	r0
    2080:	0f be       	out	0x3f, r0	; 63
    2082:	0f 90       	pop	r0
    2084:	1f 90       	pop	r1
    2086:	18 95       	reti

00002088 <uart0_init>:
          UART0_CONTROL = _BV(RXEN0) | _BV(TXEN0); // enable TX and RX glitch free
          UCSR0C = (1<<UCSZ00) | (1<<UCSZ01); // control frame format
          UBRR0L = (uint8_t)( (F_CPU + BAUD * 4L) / (BAUD * 8L) - 1 );
    */
    
    UART0_TxHead = 0;
    2088:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <UART0_TxHead>
    UART0_TxTail = 0;
    208c:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <UART0_TxTail>
    UART0_RxHead = 0;
    2090:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <UART0_RxHead>
    UART0_RxTail = 0;
    2094:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <UART0_RxTail>
    if ( baudrate & 0x8000 ) {
        UART0_STATUS = (1<<U2X);  //Enable 2x speed
        baudrate &= ~0x8000;
    }
#elif defined ( ATMEGA_USART0 )
    if ( baudrate & 0x8000 ) {
    2098:	97 ff       	sbrs	r25, 7
    209a:	04 c0       	rjmp	.+8      	; 0x20a4 <uart0_init+0x1c>
        UART0_STATUS = (1<<U2X0);  //Enable 2x speed
    209c:	22 e0       	ldi	r18, 0x02	; 2
    209e:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
        baudrate &= ~0x8000;
    20a2:	9f 77       	andi	r25, 0x7F	; 127
    UBRRH = (uint8_t)(baudrate>>8);
    UBRRL = (uint8_t) baudrate;

#elif defined ( ATMEGA_USART0 )
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    20a4:	28 e9       	ldi	r18, 0x98	; 152
    20a6:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL0
    UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
#else
    UCSR0C = (3<<UCSZ00);
    20aa:	26 e0       	ldi	r18, 0x06	; 6
    20ac:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
#endif /* defined( ATMEGA_USART0 ) */

    /* Set ATMEGA_USART0 baud rate */
    UBRR0H = (uint8_t)(baudrate>>8);
    20b0:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = (uint8_t) baudrate;
    20b4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    20b8:	08 95       	ret

000020ba <uart0_getc>:
uint16_t uart0_getc(void)
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
    20ba:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <UART0_RxHead>
    20be:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    20c2:	98 17       	cp	r25, r24
    20c4:	a1 f0       	breq	.+40     	; 0x20ee <uart0_getc+0x34>
        return UART_NO_DATA;   /* no data available */
    }

    /* calculate /store buffer index */
    tmptail = (UART0_RxTail + 1) & UART_RX0_BUFFER_MASK;
    20c6:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	01 96       	adiw	r24, 0x01	; 1
    20ce:	8f 71       	andi	r24, 0x1F	; 31
    20d0:	99 27       	eor	r25, r25
    UART0_RxTail = tmptail;
    20d2:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <UART0_RxTail>

    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    20d6:	fc 01       	movw	r30, r24
    20d8:	eb 55       	subi	r30, 0x5B	; 91
    20da:	fe 4f       	sbci	r31, 0xFE	; 254
    20dc:	20 81       	ld	r18, Z

    return (UART0_LastRxError << 8) + data;
    20de:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <UART0_LastRxError>
    20e2:	90 e0       	ldi	r25, 0x00	; 0
    20e4:	98 2f       	mov	r25, r24
    20e6:	88 27       	eor	r24, r24
    20e8:	82 0f       	add	r24, r18
    20ea:	91 1d       	adc	r25, r1
    20ec:	08 95       	ret
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    20ee:	80 e0       	ldi	r24, 0x00	; 0
    20f0:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART0_LastRxError << 8) + data;

} /* uart0_getc */
    20f2:	08 95       	ret

000020f4 <uart0_putc>:

void uart0_putc(uint8_t data)
{
    uint16_t tmphead;

    tmphead  = (UART0_TxHead + 1) & UART_TX0_BUFFER_MASK;
    20f4:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <UART0_TxHead>
    20f8:	30 e0       	ldi	r19, 0x00	; 0
    20fa:	2f 5f       	subi	r18, 0xFF	; 255
    20fc:	3f 4f       	sbci	r19, 0xFF	; 255
    20fe:	2f 71       	andi	r18, 0x1F	; 31
    2100:	33 27       	eor	r19, r19

    while ( tmphead == UART0_TxTail ) {
    2102:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <UART0_TxTail>
    2106:	50 e0       	ldi	r21, 0x00	; 0
    2108:	24 17       	cp	r18, r20
    210a:	35 07       	cpc	r19, r21
    210c:	d1 f3       	breq	.-12     	; 0x2102 <uart0_putc+0xe>
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
    210e:	f9 01       	movw	r30, r18
    2110:	eb 53       	subi	r30, 0x3B	; 59
    2112:	fe 4f       	sbci	r31, 0xFE	; 254
    2114:	80 83       	st	Z, r24
    UART0_TxHead = tmphead;
    2116:	20 93 a4 01 	sts	0x01A4, r18	; 0x8001a4 <UART0_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= (1<<UART0_UDRIE);
    211a:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    211e:	80 62       	ori	r24, 0x20	; 32
    2120:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2124:	08 95       	ret

00002126 <uartstream0_putchar>:
	return &uartstream0_f;
}	

static int uartstream0_putchar(char c, FILE *stream)
{
	uart0_putc((uint8_t) c);
    2126:	0e 94 7a 10 	call	0x20f4	; 0x20f4 <uart0_putc>
	return 0;
}
    212a:	80 e0       	ldi	r24, 0x00	; 0
    212c:	90 e0       	ldi	r25, 0x00	; 0
    212e:	08 95       	ret

00002130 <uart0_available>:
} /* uart0_flush */

/* number of bytes available in the receive buffer */
uint16_t uart0_available(void)
{
    return (UART_RX0_BUFFER_SIZE + UART0_RxHead - UART0_RxTail) & UART_RX0_BUFFER_MASK;
    2130:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    2134:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <UART0_RxTail>
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	80 96       	adiw	r24, 0x20	; 32
    213c:	82 1b       	sub	r24, r18
    213e:	91 09       	sbc	r25, r1
} /* uart0_available */
    2140:	8f 71       	andi	r24, 0x1F	; 31
    2142:	99 27       	eor	r25, r25
    2144:	08 95       	ret

00002146 <uartstream0_getchar>:
}

static int uartstream0_getchar(FILE *stream)
{
	uint16_t res;
	while( !(uart0_available()) );  // wait for input
    2146:	0e 94 98 10 	call	0x2130	; 0x2130 <uart0_available>
    214a:	89 2b       	or	r24, r25
    214c:	e1 f3       	breq	.-8      	; 0x2146 <uartstream0_getchar>
    res = uart0_getc();
    214e:	0e 94 5d 10 	call	0x20ba	; 0x20ba <uart0_getc>
    if(res == '\r') res = '\n';
    2152:	8d 30       	cpi	r24, 0x0D	; 13
    2154:	91 05       	cpc	r25, r1
    2156:	11 f4       	brne	.+4      	; 0x215c <uartstream0_getchar+0x16>
    2158:	8a e0       	ldi	r24, 0x0A	; 10
    215a:	90 e0       	ldi	r25, 0x00	; 0
	return (int) (res & 0xFF);
}
    215c:	99 27       	eor	r25, r25
    215e:	08 95       	ret

00002160 <uartstream0_init>:
// Stream declaration for stdio
static FILE uartstream0_f = FDEV_SETUP_STREAM(uartstream0_putchar, uartstream0_getchar, _FDEV_SETUP_RW);

/* Initialize the file handle, return the file handle  */
FILE *uartstream0_init(uint32_t baudrate)
{
    2160:	0f 93       	push	r16
    2162:	1f 93       	push	r17
    2164:	8b 01       	movw	r16, r22
    2166:	9c 01       	movw	r18, r24
	uart0_init(UART_BAUD_SELECT(baudrate, F_CPU));
    2168:	dc 01       	movw	r26, r24
    216a:	cb 01       	movw	r24, r22
    216c:	80 5a       	subi	r24, 0xA0	; 160
    216e:	9c 41       	sbci	r25, 0x1C	; 28
    2170:	a9 4e       	sbci	r26, 0xE9	; 233
    2172:	bf 4f       	sbci	r27, 0xFF	; 255
    2174:	bc 01       	movw	r22, r24
    2176:	cd 01       	movw	r24, r26
    2178:	43 e0       	ldi	r20, 0x03	; 3
    217a:	66 0f       	add	r22, r22
    217c:	77 1f       	adc	r23, r23
    217e:	88 1f       	adc	r24, r24
    2180:	99 1f       	adc	r25, r25
    2182:	4a 95       	dec	r20
    2184:	d1 f7       	brne	.-12     	; 0x217a <uartstream0_init+0x1a>
    2186:	a9 01       	movw	r20, r18
    2188:	98 01       	movw	r18, r16
    218a:	e4 e0       	ldi	r30, 0x04	; 4
    218c:	22 0f       	add	r18, r18
    218e:	33 1f       	adc	r19, r19
    2190:	44 1f       	adc	r20, r20
    2192:	55 1f       	adc	r21, r21
    2194:	ea 95       	dec	r30
    2196:	d1 f7       	brne	.-12     	; 0x218c <uartstream0_init+0x2c>
    2198:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <__udivmodsi4>
    219c:	c9 01       	movw	r24, r18
    219e:	01 97       	sbiw	r24, 0x01	; 1
    21a0:	0e 94 44 10 	call	0x2088	; 0x2088 <uart0_init>
	return &uartstream0_f;
}	
    21a4:	80 e0       	ldi	r24, 0x00	; 0
    21a6:	91 e0       	ldi	r25, 0x01	; 1
    21a8:	1f 91       	pop	r17
    21aa:	0f 91       	pop	r16
    21ac:	08 95       	ret

000021ae <__vector_21>:
volatile uint8_t analog_reference;

static uint8_t free_running;

// Interrupt service routine for enable_ADC_auto_conversion
ISR(ADC_vect){
    21ae:	1f 92       	push	r1
    21b0:	0f 92       	push	r0
    21b2:	0f b6       	in	r0, 0x3f	; 63
    21b4:	0f 92       	push	r0
    21b6:	11 24       	eor	r1, r1
    21b8:	2f 93       	push	r18
    21ba:	8f 93       	push	r24
    21bc:	9f 93       	push	r25
    21be:	ef 93       	push	r30
    21c0:	ff 93       	push	r31
    // ADCL contain lower 8 bits, ADCH upper (two bits)
    // Must read ADCL first (news ADC is now defined for this)
    adc[adc_channel] = ADC;
    21c2:	e0 91 a2 03 	lds	r30, 0x03A2	; 0x8003a2 <adc_channel>
    21c6:	f0 e0       	ldi	r31, 0x00	; 0
    21c8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    21cc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    21d0:	ee 0f       	add	r30, r30
    21d2:	ff 1f       	adc	r31, r31
    21d4:	ec 55       	subi	r30, 0x5C	; 92
    21d6:	fc 4f       	sbci	r31, 0xFC	; 252
    21d8:	91 83       	std	Z+1, r25	; 0x01
    21da:	80 83       	st	Z, r24
    //adc[adc_channel] = ADCL | (ADCH << 8);
    
    ++adc_channel;
    21dc:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <adc_channel>
    21e0:	8f 5f       	subi	r24, 0xFF	; 255
    21e2:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <adc_channel>
    
    // ch 0 is ALT_I, always read
    // ch 1 is ALT_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 1) && digitalRead(ALT_EN) )
    21e6:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <adc_channel>
    21ea:	81 30       	cpi	r24, 0x01	; 1
    21ec:	29 f4       	brne	.+10     	; 0x21f8 <__vector_21+0x4a>
    21ee:	1b 9b       	sbis	0x03, 3	; 3
    21f0:	03 c0       	rjmp	.+6      	; 0x21f8 <__vector_21+0x4a>
    {
        adc_channel = 6; // skip channel 1
    21f2:	86 e0       	ldi	r24, 0x06	; 6
    21f4:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <adc_channel>
    }
    // skip channels 3..5
    if (adc_channel == 2)
    21f8:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <adc_channel>
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	19 f4       	brne	.+6      	; 0x2206 <__vector_21+0x58>
    {
        adc_channel = 6;
    2200:	86 e0       	ldi	r24, 0x06	; 6
    2202:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <adc_channel>
    }
    // ch 6 is PWR_I, always read
    // ch 7 is PWR_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 7) && digitalRead(ALT_EN) )
    2206:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <adc_channel>
    220a:	87 30       	cpi	r24, 0x07	; 7
    220c:	29 f4       	brne	.+10     	; 0x2218 <__vector_21+0x6a>
    220e:	1b 9b       	sbis	0x03, 3	; 3
    2210:	03 c0       	rjmp	.+6      	; 0x2218 <__vector_21+0x6a>
    {
        adc_channel = 8; // skip channel 7
    2212:	88 e0       	ldi	r24, 0x08	; 8
    2214:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <adc_channel>
    }

    if (adc_channel >= ADC_CHANNELS) 
    2218:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <adc_channel>
    221c:	88 30       	cpi	r24, 0x08	; 8
    221e:	b0 f4       	brcc	.+44     	; 0x224c <__vector_21+0x9e>

    }

#if defined(ADMUX)
    // clear the mux to select the next channel to do conversion without changing the reference
    ADMUX &= ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2220:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    2224:	80 7f       	andi	r24, 0xF0	; 240
    2226:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
        
    // use a stack register to reset the referance, most likly it is not changed and fliping the hardware bit would mess up the reading.
    ADMUX = ( (ADMUX & ~(ADREFSMASK) & ~(1<<ADLAR) ) | analog_reference ) + adc_channel;
    222a:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    222e:	20 91 a3 03 	lds	r18, 0x03A3	; 0x8003a3 <analog_reference>
    2232:	90 91 a2 03 	lds	r25, 0x03A2	; 0x8003a2 <adc_channel>
    2236:	8f 71       	andi	r24, 0x1F	; 31
    2238:	82 2b       	or	r24, r18
    223a:	89 0f       	add	r24, r25
    223c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#else
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
    2240:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2244:	80 64       	ori	r24, 0x40	; 64
    2246:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    224a:	0c c0       	rjmp	.+24     	; 0x2264 <__vector_21+0xb6>
        adc_channel = 8; // skip channel 7
    }

    if (adc_channel >= ADC_CHANNELS) 
    {
        adc_channel = 0;
    224c:	10 92 a2 03 	sts	0x03A2, r1	; 0x8003a2 <adc_channel>
        adc[ADC_CHANNELS] = 0x7FFF; // mark to notify that ADC burst is done
    2250:	8f ef       	ldi	r24, 0xFF	; 255
    2252:	9f e7       	ldi	r25, 0x7F	; 127
    2254:	90 93 b5 03 	sts	0x03B5, r25	; 0x8003b5 <adc+0x11>
    2258:	80 93 b4 03 	sts	0x03B4, r24	; 0x8003b4 <adc+0x10>
        if (!free_running)
    225c:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <free_running>
    2260:	81 11       	cpse	r24, r1
    2262:	de cf       	rjmp	.-68     	; 0x2220 <__vector_21+0x72>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
}
    2264:	ff 91       	pop	r31
    2266:	ef 91       	pop	r30
    2268:	9f 91       	pop	r25
    226a:	8f 91       	pop	r24
    226c:	2f 91       	pop	r18
    226e:	0f 90       	pop	r0
    2270:	0f be       	out	0x3f, r0	; 63
    2272:	0f 90       	pop	r0
    2274:	1f 90       	pop	r1
    2276:	18 95       	reti

00002278 <init_ADC_single_conversion>:
void init_ADC_single_conversion(uint8_t reference)
{
    // The user must select the reference they want to initialization the ADC with, 
    // it should not be automagic. Smoke will get let out if AREF is connected to
    // another source while AVCC is selected. AREF should not be run to a pin.
    analog_reference = reference;
    2278:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <analog_reference>
    free_running = 0;
    227c:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <free_running>

#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2280:	ec e7       	ldi	r30, 0x7C	; 124
    2282:	f0 e0       	ldi	r31, 0x00	; 0
    2284:	90 81       	ld	r25, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | reference ;
    2286:	90 73       	andi	r25, 0x30	; 48
    2288:	89 2b       	or	r24, r25
    228a:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    228c:	ea e7       	ldi	r30, 0x7A	; 122
    228e:	f0 e0       	ldi	r31, 0x00	; 0
    2290:	80 81       	ld	r24, Z
    2292:	84 60       	ori	r24, 0x04	; 4
    2294:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    2296:	80 81       	ld	r24, Z
    2298:	82 60       	ori	r24, 0x02	; 2
    229a:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    229c:	80 81       	ld	r24, Z
    229e:	8e 7f       	andi	r24, 0xFE	; 254
    22a0:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS2);
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
	// enable a2d conversions
	ADCSRA |= (1<<ADEN);
    22a2:	80 81       	ld	r24, Z
    22a4:	80 68       	ori	r24, 0x80	; 128
    22a6:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which is used to set the prescaler range
#endif
    ADC_auto_conversion = 0;
    22a8:	10 92 b6 03 	sts	0x03B6, r1	; 0x8003b6 <ADC_auto_conversion>
    22ac:	08 95       	ret

000022ae <enable_ADC_auto_conversion>:

/* This changes the ADC to Auto Trigger mode. It will take readings on each 
    channel and hold them in an array. The array value is accessed by reading from adc[]  */
void enable_ADC_auto_conversion(uint8_t free_run)
{
    adc_channel = 0;
    22ae:	10 92 a2 03 	sts	0x03A2, r1	; 0x8003a2 <adc_channel>
    adc[ADC_CHANNELS] = 0x00;
    22b2:	10 92 b5 03 	sts	0x03B5, r1	; 0x8003b5 <adc+0x11>
    22b6:	10 92 b4 03 	sts	0x03B4, r1	; 0x8003b4 <adc+0x10>
    free_running = free_run;
    22ba:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <free_running>
    //      EXTERNAL_AREF 0
    //      EXTERNAL_AVCC (1<<REFS0)
    //      INTERNAL_1V1 (1<<REFS1) | (1<<REFS0)
#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    22be:	ec e7       	ldi	r30, 0x7C	; 124
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	80 81       	ld	r24, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | analog_reference ;
    22c4:	90 91 a3 03 	lds	r25, 0x03A3	; 0x8003a3 <analog_reference>
    22c8:	80 73       	andi	r24, 0x30	; 48
    22ca:	89 2b       	or	r24, r25
    22cc:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    22ce:	ea e7       	ldi	r30, 0x7A	; 122
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	84 60       	ori	r24, 0x04	; 4
    22d6:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    22d8:	80 81       	ld	r24, Z
    22da:	82 60       	ori	r24, 0x02	; 2
    22dc:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    22de:	80 81       	ld	r24, Z
    22e0:	8e 7f       	andi	r24, 0xFE	; 254
    22e2:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
    
	// Power up the ADC and set it for a single conversion with interrupts enabled
    ADCSRA = ( (ADCSRA | (1<<ADEN) ) & ~(1<<ADATE) ) | (1 << ADIE);
    22e4:	80 81       	ld	r24, Z
    22e6:	87 75       	andi	r24, 0x57	; 87
    22e8:	88 68       	ori	r24, 0x88	; 136
    22ea:	80 83       	st	Z, r24

    // Start an ADC Conversion 
    ADCSRA |= (1<<ADSC);
    22ec:	80 81       	ld	r24, Z
    22ee:	80 64       	ori	r24, 0x40	; 64
    22f0:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif
    ADC_auto_conversion =1;
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	80 93 b6 03 	sts	0x03B6, r24	; 0x8003b6 <ADC_auto_conversion>
    22f8:	08 95       	ret

000022fa <analogRead>:


// Use the ADC channel number only (not the pin number)
int analogRead(uint8_t channel)
{
    if (ADC_auto_conversion)
    22fa:	90 91 b6 03 	lds	r25, 0x03B6	; 0x8003b6 <ADC_auto_conversion>
    22fe:	99 23       	and	r25, r25
    2300:	61 f0       	breq	.+24     	; 0x231a <analogRead+0x20>
    {
        ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    2302:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2304:	f8 94       	cli
        {
            // this moves two byes one at a time, so the ISR could change it durring the move
            return adc[channel];
    2306:	e8 2f       	mov	r30, r24
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	ee 0f       	add	r30, r30
    230c:	ff 1f       	adc	r31, r31
    230e:	ec 55       	subi	r30, 0x5C	; 92
    2310:	fc 4f       	sbci	r31, 0xFC	; 252
    2312:	80 81       	ld	r24, Z
    2314:	91 81       	ldd	r25, Z+1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2316:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    2318:	08 95       	ret
        ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((channel >> 3) & 0x01) << MUX5);
#endif
      
#if defined(ADMUX)
        // clear the channel select MUX, ADLAR is not changed (0 is the default).
        uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    231a:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

        // clear the reference bits REFS0, REFS1[,REFS2]
        local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    231e:	20 73       	andi	r18, 0x30	; 48
        
        // select the reference
        local_ADMUX = local_ADMUX | analog_reference ;
    2320:	90 91 a3 03 	lds	r25, 0x03A3	; 0x8003a3 <analog_reference>
    
        // select the channel (note MUX4 has some things for advanced users).
        ADMUX = local_ADMUX | (channel & 0x07) ;
    2324:	e8 2f       	mov	r30, r24
    2326:	e7 70       	andi	r30, 0x07	; 7
    2328:	82 2f       	mov	r24, r18
    232a:	89 2b       	or	r24, r25
    232c:	e8 2b       	or	r30, r24
    232e:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

#if defined(ADCSRA) && defined(ADCL)
        // start the conversion
        ADCSRA |= (1 <<ADSC);
    2332:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2336:	80 64       	ori	r24, 0x40	; 64
    2338:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

        // ADSC is cleared when the conversion finishes
        while (ADCSRA & (1 <<ADSC));    
    233c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2340:	86 fd       	sbrc	r24, 6
    2342:	fc cf       	rjmp	.-8      	; 0x233c <analogRead+0x42>

        // we have to read ADCL first; doing so locks both ADCL
        // and ADCH until ADCH is read. 
        low  = ADCL;
    2344:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
        high = ADCH;
    2348:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif

        // combine the two bytes
        return (high << 8) | low;
    234c:	90 e0       	ldi	r25, 0x00	; 0
    234e:	92 2b       	or	r25, r18
    }
    // this should never run.
    return -1;
}
    2350:	08 95       	ret

00002352 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    2352:	1f 92       	push	r1
    2354:	0f 92       	push	r0
    2356:	0f b6       	in	r0, 0x3f	; 63
    2358:	0f 92       	push	r0
    235a:	11 24       	eor	r1, r1
    235c:	2f 93       	push	r18
    235e:	3f 93       	push	r19
    2360:	8f 93       	push	r24
    2362:	9f 93       	push	r25
    2364:	af 93       	push	r26
    2366:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    2368:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <timer0_millis>
    236c:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    2370:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    2374:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    2378:	30 91 e6 01 	lds	r19, 0x01E6	; 0x8001e6 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    237c:	2d e2       	ldi	r18, 0x2D	; 45
    237e:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    2380:	2d 37       	cpi	r18, 0x7D	; 125
    2382:	20 f4       	brcc	.+8      	; 0x238c <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    2384:	01 96       	adiw	r24, 0x01	; 1
    2386:	a1 1d       	adc	r26, r1
    2388:	b1 1d       	adc	r27, r1
    238a:	05 c0       	rjmp	.+10     	; 0x2396 <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    238c:	20 eb       	ldi	r18, 0xB0	; 176
    238e:	23 0f       	add	r18, r19
		m += 1;
    2390:	02 96       	adiw	r24, 0x02	; 2
    2392:	a1 1d       	adc	r26, r1
    2394:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    2396:	20 93 e6 01 	sts	0x01E6, r18	; 0x8001e6 <timer0_fract>
	timer0_millis = m;
    239a:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <timer0_millis>
    239e:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <timer0_millis+0x1>
    23a2:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <timer0_millis+0x2>
    23a6:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <timer0_millis+0x3>
	timer0_overflow_count++;
    23aa:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <timer0_overflow_count>
    23ae:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <timer0_overflow_count+0x1>
    23b2:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <timer0_overflow_count+0x2>
    23b6:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <timer0_overflow_count+0x3>
    23ba:	01 96       	adiw	r24, 0x01	; 1
    23bc:	a1 1d       	adc	r26, r1
    23be:	b1 1d       	adc	r27, r1
    23c0:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <timer0_overflow_count>
    23c4:	90 93 ec 01 	sts	0x01EC, r25	; 0x8001ec <timer0_overflow_count+0x1>
    23c8:	a0 93 ed 01 	sts	0x01ED, r26	; 0x8001ed <timer0_overflow_count+0x2>
    23cc:	b0 93 ee 01 	sts	0x01EE, r27	; 0x8001ee <timer0_overflow_count+0x3>
}
    23d0:	bf 91       	pop	r27
    23d2:	af 91       	pop	r26
    23d4:	9f 91       	pop	r25
    23d6:	8f 91       	pop	r24
    23d8:	3f 91       	pop	r19
    23da:	2f 91       	pop	r18
    23dc:	0f 90       	pop	r0
    23de:	0f be       	out	0x3f, r0	; 63
    23e0:	0f 90       	pop	r0
    23e2:	1f 90       	pop	r1
    23e4:	18 95       	reti

000023e6 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    23e6:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    23e8:	f8 94       	cli
	m = timer0_millis;
    23ea:	60 91 e7 01 	lds	r22, 0x01E7	; 0x8001e7 <timer0_millis>
    23ee:	70 91 e8 01 	lds	r23, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    23f2:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    23f6:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	SREG = oldSREG;
    23fa:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    23fc:	08 95       	ret

000023fe <initTimers>:
{
	// on the ATmega168, timer 0 is also set for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	TCCR0A |= (1<<WGM01);
    23fe:	84 b5       	in	r24, 0x24	; 36
    2400:	82 60       	ori	r24, 0x02	; 2
    2402:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM00);
    2404:	84 b5       	in	r24, 0x24	; 36
    2406:	81 60       	ori	r24, 0x01	; 1
    2408:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	TCCR0 |= (1<<CS01);
	TCCR0 |= (1<<CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	TCCR0B |= (1<<CS01);
    240a:	85 b5       	in	r24, 0x25	; 37
    240c:	82 60       	ori	r24, 0x02	; 2
    240e:	85 bd       	out	0x25, r24	; 37
	TCCR0B |= (1<<CS00);
    2410:	85 b5       	in	r24, 0x25	; 37
    2412:	81 60       	ori	r24, 0x01	; 1
    2414:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	TIMSK |= (1<<TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	TIMSK0 |= (1<<TOIE0);
    2416:	ee e6       	ldi	r30, 0x6E	; 110
    2418:	f0 e0       	ldi	r31, 0x00	; 0
    241a:	80 81       	ld	r24, Z
    241c:	81 60       	ori	r24, 0x01	; 1
    241e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2420:	e1 e8       	ldi	r30, 0x81	; 129
    2422:	f0 e0       	ldi	r31, 0x00	; 0
    2424:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	TCCR1B |= (1<<CS11);
    2426:	80 81       	ld	r24, Z
    2428:	82 60       	ori	r24, 0x02	; 2
    242a:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	TCCR1B |= (1<<CS10);
    242c:	80 81       	ld	r24, Z
    242e:	81 60       	ori	r24, 0x01	; 1
    2430:	80 83       	st	Z, r24
	TCCR1 |= (1<<CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	TCCR1A |= (1<<WGM10);
    2432:	e0 e8       	ldi	r30, 0x80	; 128
    2434:	f0 e0       	ldi	r31, 0x00	; 0
    2436:	80 81       	ld	r24, Z
    2438:	81 60       	ori	r24, 0x01	; 1
    243a:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	TCCR2 |= (1<<CS22);
#elif defined(TCCR2B) && defined(CS22)
	TCCR2B |= (1<<CS22);
    243c:	e1 eb       	ldi	r30, 0xB1	; 177
    243e:	f0 e0       	ldi	r31, 0x00	; 0
    2440:	80 81       	ld	r24, Z
    2442:	84 60       	ori	r24, 0x04	; 4
    2444:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	TCCR2 |= (1<<WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	TCCR2A |= (1<<WGM20);
    2446:	e0 eb       	ldi	r30, 0xB0	; 176
    2448:	f0 e0       	ldi	r31, 0x00	; 0
    244a:	80 81       	ld	r24, Z
    244c:	81 60       	ori	r24, 0x01	; 1
    244e:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	TCCR3B |= (1<<CS31);		// set timer 3 prescale factor to 64
    2450:	e1 e9       	ldi	r30, 0x91	; 145
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	82 60       	ori	r24, 0x02	; 2
    2458:	80 83       	st	Z, r24
	TCCR3B |= (1<<CS30);
    245a:	80 81       	ld	r24, Z
    245c:	81 60       	ori	r24, 0x01	; 1
    245e:	80 83       	st	Z, r24
	TCCR3A |= (1<<WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    2460:	e0 e9       	ldi	r30, 0x90	; 144
    2462:	f0 e0       	ldi	r31, 0x00	; 0
    2464:	80 81       	ld	r24, Z
    2466:	81 60       	ori	r24, 0x01	; 1
    2468:	80 83       	st	Z, r24
	TCCR4D |= (1<<WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	TCCR4A |= (1<<PWM4A);		// enable PWM mode for comparator OCR4A
	TCCR4C |= (1<<PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	TCCR4B |= (1<<CS41);		// set timer 4 prescale factor to 64
    246a:	e1 ea       	ldi	r30, 0xA1	; 161
    246c:	f0 e0       	ldi	r31, 0x00	; 0
    246e:	80 81       	ld	r24, Z
    2470:	82 60       	ori	r24, 0x02	; 2
    2472:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS40);
    2474:	80 81       	ld	r24, Z
    2476:	81 60       	ori	r24, 0x01	; 1
    2478:	80 83       	st	Z, r24
	TCCR4A |= (1<<WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    247a:	e0 ea       	ldi	r30, 0xA0	; 160
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	80 81       	ld	r24, Z
    2480:	81 60       	ori	r24, 0x01	; 1
    2482:	80 83       	st	Z, r24
    2484:	08 95       	ret

00002486 <transmit0_default>:
static volatile uint8_t twi0_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi0_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit0_default(void)
{
    2486:	08 95       	ret

00002488 <receive0_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive0_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2488:	08 95       	ret

0000248a <twi0_init>:

/* init twi pins and set bitrate */
void twi0_init(uint8_t pull_up)
{
    // initialize state
    twi0_state = TWI0_READY;
    248a:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    twi0_sendStop = 1;		// default value
    248e:	91 e0       	ldi	r25, 0x01	; 1
    2490:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <twi0_sendStop>
    twi0_inRepStart = 0;
    2494:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <twi0_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    2498:	88 23       	and	r24, r24
    249a:	21 f0       	breq	.+8      	; 0x24a4 <twi0_init+0x1a>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRC &= ~(1 << DDC4);  // clear the ddr bit to set as an input
    249c:	3c 98       	cbi	0x07, 4	; 7
        PORTC |= (1 << PORTC4);  // write a one to the port bit to enable the pull-up
    249e:	44 9a       	sbi	0x08, 4	; 8
        DDRC &= ~(1 << DDC5);
    24a0:	3d 98       	cbi	0x07, 5	; 7
        PORTC |= (1 << PORTC5); 
    24a2:	45 9a       	sbi	0x08, 5	; 8
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR0 &= ~((1<<TWPS0));
    24a4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    24a8:	8e 7f       	andi	r24, 0xFE	; 254
    24aa:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWSR0 &= ~((1<<TWPS1));
    24ae:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    24b2:	8d 7f       	andi	r24, 0xFD	; 253
    24b4:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWBR0 = ((F_CPU / TWI0_FREQ) - 16) / 2;
    24b8:	84 e3       	ldi	r24, 0x34	; 52
    24ba:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR0))
    note: TWBR0 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    24be:	85 e4       	ldi	r24, 0x45	; 69
    24c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    24c4:	08 95       	ret

000024c6 <twi0_setAddress>:

/* init slave address and enable interrupt */
void twi0_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR0 = address << 1;
    24c6:	88 0f       	add	r24, r24
    24c8:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    24cc:	08 95       	ret

000024ce <twi0_transmit>:
uint8_t twi0_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    24ce:	61 32       	cpi	r22, 0x21	; 33
    24d0:	98 f4       	brcc	.+38     	; 0x24f8 <twi0_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    24d2:	20 91 58 02 	lds	r18, 0x0258	; 0x800258 <twi0_state>
    24d6:	24 30       	cpi	r18, 0x04	; 4
    24d8:	89 f4       	brne	.+34     	; 0x24fc <twi0_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi0_txBufferLength = length;
    24da:	60 93 11 02 	sts	0x0211, r22	; 0x800211 <twi0_txBufferLength>
    24de:	28 2f       	mov	r18, r24
    24e0:	a3 e1       	ldi	r26, 0x13	; 19
    24e2:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    24e4:	fc 01       	movw	r30, r24
    24e6:	8e 2f       	mov	r24, r30
    24e8:	82 1b       	sub	r24, r18
    24ea:	86 17       	cp	r24, r22
    24ec:	18 f4       	brcc	.+6      	; 0x24f4 <twi0_transmit+0x26>
    {
        twi0_txBuffer[i] = data[i];
    24ee:	81 91       	ld	r24, Z+
    24f0:	8d 93       	st	X+, r24
    24f2:	f9 cf       	rjmp	.-14     	; 0x24e6 <twi0_transmit+0x18>
    }
  
    return 0;
    24f4:	80 e0       	ldi	r24, 0x00	; 0
    24f6:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    {
        return 1;
    24f8:	81 e0       	ldi	r24, 0x01	; 1
    24fa:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    {
        return 2;
    24fc:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi0_txBuffer[i] = data[i];
    }
  
    return 0;
}
    24fe:	08 95       	ret

00002500 <twi0_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi0_onSlaveReceive = function;
    2500:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <twi0_onSlaveReceive+0x1>
    2504:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <twi0_onSlaveReceive>
    2508:	08 95       	ret

0000250a <twi0_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveTxEvent( void (*function)(void) )
{
    twi0_onSlaveTransmit = function;
    250a:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <twi0_onSlaveTransmit+0x1>
    250e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <twi0_onSlaveTransmit>
    2512:	08 95       	ret

00002514 <twi0_stop>:

/* relinquishe bus master status */
void twi0_stop(void)
{
    // send stop condition
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2514:	85 ed       	ldi	r24, 0xD5	; 213
    2516:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR0 & (1<<TWSTO))
    251a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    251e:	84 fd       	sbrc	r24, 4
    2520:	fc cf       	rjmp	.-8      	; 0x251a <twi0_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi0_state = TWI0_READY;
    2522:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    2526:	08 95       	ret

00002528 <twi0_releaseBus>:

/* release bus */
void twi0_releaseBus(void)
{
    // release bus
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    2528:	85 ec       	ldi	r24, 0xC5	; 197
    252a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // update twi state
    twi0_state = TWI0_READY;
    252e:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    2532:	08 95       	ret

00002534 <__vector_24>:
}

ISR(TWI0_vect)
{
    2534:	1f 92       	push	r1
    2536:	0f 92       	push	r0
    2538:	0f b6       	in	r0, 0x3f	; 63
    253a:	0f 92       	push	r0
    253c:	11 24       	eor	r1, r1
    253e:	2f 93       	push	r18
    2540:	3f 93       	push	r19
    2542:	4f 93       	push	r20
    2544:	5f 93       	push	r21
    2546:	6f 93       	push	r22
    2548:	7f 93       	push	r23
    254a:	8f 93       	push	r24
    254c:	9f 93       	push	r25
    254e:	af 93       	push	r26
    2550:	bf 93       	push	r27
    2552:	ef 93       	push	r30
    2554:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2556:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    255a:	88 7f       	andi	r24, 0xF8	; 248
    255c:	80 36       	cpi	r24, 0x60	; 96
    255e:	09 f4       	brne	.+2      	; 0x2562 <__vector_24+0x2e>
    2560:	9e c0       	rjmp	.+316    	; 0x269e <__vector_24+0x16a>
    2562:	78 f5       	brcc	.+94     	; 0x25c2 <__vector_24+0x8e>
    2564:	88 32       	cpi	r24, 0x28	; 40
    2566:	09 f4       	brne	.+2      	; 0x256a <__vector_24+0x36>
    2568:	5d c0       	rjmp	.+186    	; 0x2624 <__vector_24+0xf0>
    256a:	90 f4       	brcc	.+36     	; 0x2590 <__vector_24+0x5c>
    256c:	80 31       	cpi	r24, 0x10	; 16
    256e:	09 f4       	brne	.+2      	; 0x2572 <__vector_24+0x3e>
    2570:	56 c0       	rjmp	.+172    	; 0x261e <__vector_24+0xea>
    2572:	38 f4       	brcc	.+14     	; 0x2582 <__vector_24+0x4e>
    2574:	88 23       	and	r24, r24
    2576:	09 f4       	brne	.+2      	; 0x257a <__vector_24+0x46>
    2578:	f5 c0       	rjmp	.+490    	; 0x2764 <__vector_24+0x230>
    257a:	88 30       	cpi	r24, 0x08	; 8
    257c:	09 f4       	brne	.+2      	; 0x2580 <__vector_24+0x4c>
    257e:	4f c0       	rjmp	.+158    	; 0x261e <__vector_24+0xea>
    2580:	f5 c0       	rjmp	.+490    	; 0x276c <__vector_24+0x238>
    2582:	88 31       	cpi	r24, 0x18	; 24
    2584:	09 f4       	brne	.+2      	; 0x2588 <__vector_24+0x54>
    2586:	4e c0       	rjmp	.+156    	; 0x2624 <__vector_24+0xf0>
    2588:	80 32       	cpi	r24, 0x20	; 32
    258a:	09 f4       	brne	.+2      	; 0x258e <__vector_24+0x5a>
    258c:	5f c0       	rjmp	.+190    	; 0x264c <__vector_24+0x118>
    258e:	ee c0       	rjmp	.+476    	; 0x276c <__vector_24+0x238>
    2590:	80 34       	cpi	r24, 0x40	; 64
    2592:	09 f4       	brne	.+2      	; 0x2596 <__vector_24+0x62>
    2594:	6a c0       	rjmp	.+212    	; 0x266a <__vector_24+0x136>
    2596:	58 f4       	brcc	.+22     	; 0x25ae <__vector_24+0x7a>
    2598:	80 33       	cpi	r24, 0x30	; 48
    259a:	09 f4       	brne	.+2      	; 0x259e <__vector_24+0x6a>
    259c:	57 c0       	rjmp	.+174    	; 0x264c <__vector_24+0x118>
    259e:	88 33       	cpi	r24, 0x38	; 56
    25a0:	09 f0       	breq	.+2      	; 0x25a4 <__vector_24+0x70>
    25a2:	e4 c0       	rjmp	.+456    	; 0x276c <__vector_24+0x238>
            twi0_error = TW_MT_DATA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi0_error = TW_MT_ARB_LOST;
    25a4:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
            twi0_releaseBus();
    25a8:	0e 94 94 12 	call	0x2528	; 0x2528 <twi0_releaseBus>
            break;
    25ac:	df c0       	rjmp	.+446    	; 0x276c <__vector_24+0x238>
}

ISR(TWI0_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    25ae:	80 35       	cpi	r24, 0x50	; 80
    25b0:	09 f4       	brne	.+2      	; 0x25b4 <__vector_24+0x80>
    25b2:	4f c0       	rjmp	.+158    	; 0x2652 <__vector_24+0x11e>
    25b4:	88 35       	cpi	r24, 0x58	; 88
    25b6:	09 f4       	brne	.+2      	; 0x25ba <__vector_24+0x86>
    25b8:	5d c0       	rjmp	.+186    	; 0x2674 <__vector_24+0x140>
    25ba:	88 34       	cpi	r24, 0x48	; 72
    25bc:	09 f0       	breq	.+2      	; 0x25c0 <__vector_24+0x8c>
    25be:	d6 c0       	rjmp	.+428    	; 0x276c <__vector_24+0x238>
    25c0:	d3 c0       	rjmp	.+422    	; 0x2768 <__vector_24+0x234>
    25c2:	88 39       	cpi	r24, 0x98	; 152
    25c4:	09 f4       	brne	.+2      	; 0x25c8 <__vector_24+0x94>
    25c6:	c4 c0       	rjmp	.+392    	; 0x2750 <__vector_24+0x21c>
    25c8:	a8 f4       	brcc	.+42     	; 0x25f4 <__vector_24+0xc0>
    25ca:	88 37       	cpi	r24, 0x78	; 120
    25cc:	09 f4       	brne	.+2      	; 0x25d0 <__vector_24+0x9c>
    25ce:	67 c0       	rjmp	.+206    	; 0x269e <__vector_24+0x16a>
    25d0:	38 f4       	brcc	.+14     	; 0x25e0 <__vector_24+0xac>
    25d2:	88 36       	cpi	r24, 0x68	; 104
    25d4:	09 f4       	brne	.+2      	; 0x25d8 <__vector_24+0xa4>
    25d6:	63 c0       	rjmp	.+198    	; 0x269e <__vector_24+0x16a>
    25d8:	80 37       	cpi	r24, 0x70	; 112
    25da:	09 f4       	brne	.+2      	; 0x25de <__vector_24+0xaa>
    25dc:	60 c0       	rjmp	.+192    	; 0x269e <__vector_24+0x16a>
    25de:	c6 c0       	rjmp	.+396    	; 0x276c <__vector_24+0x238>
    25e0:	88 38       	cpi	r24, 0x88	; 136
    25e2:	09 f4       	brne	.+2      	; 0x25e6 <__vector_24+0xb2>
    25e4:	b5 c0       	rjmp	.+362    	; 0x2750 <__vector_24+0x21c>
    25e6:	80 39       	cpi	r24, 0x90	; 144
    25e8:	09 f4       	brne	.+2      	; 0x25ec <__vector_24+0xb8>
    25ea:	5f c0       	rjmp	.+190    	; 0x26aa <__vector_24+0x176>
    25ec:	80 38       	cpi	r24, 0x80	; 128
    25ee:	09 f0       	breq	.+2      	; 0x25f2 <__vector_24+0xbe>
    25f0:	bd c0       	rjmp	.+378    	; 0x276c <__vector_24+0x238>
    25f2:	5b c0       	rjmp	.+182    	; 0x26aa <__vector_24+0x176>
    25f4:	80 3b       	cpi	r24, 0xB0	; 176
    25f6:	09 f4       	brne	.+2      	; 0x25fa <__vector_24+0xc6>
    25f8:	83 c0       	rjmp	.+262    	; 0x2700 <__vector_24+0x1cc>
    25fa:	38 f4       	brcc	.+14     	; 0x260a <__vector_24+0xd6>
    25fc:	80 3a       	cpi	r24, 0xA0	; 160
    25fe:	09 f4       	brne	.+2      	; 0x2602 <__vector_24+0xce>
    2600:	66 c0       	rjmp	.+204    	; 0x26ce <__vector_24+0x19a>
    2602:	88 3a       	cpi	r24, 0xA8	; 168
    2604:	09 f4       	brne	.+2      	; 0x2608 <__vector_24+0xd4>
    2606:	7c c0       	rjmp	.+248    	; 0x2700 <__vector_24+0x1cc>
    2608:	b1 c0       	rjmp	.+354    	; 0x276c <__vector_24+0x238>
    260a:	80 3c       	cpi	r24, 0xC0	; 192
    260c:	09 f4       	brne	.+2      	; 0x2610 <__vector_24+0xdc>
    260e:	a4 c0       	rjmp	.+328    	; 0x2758 <__vector_24+0x224>
    2610:	88 3c       	cpi	r24, 0xC8	; 200
    2612:	09 f4       	brne	.+2      	; 0x2616 <__vector_24+0xe2>
    2614:	a1 c0       	rjmp	.+322    	; 0x2758 <__vector_24+0x224>
    2616:	88 3b       	cpi	r24, 0xB8	; 184
    2618:	09 f4       	brne	.+2      	; 0x261c <__vector_24+0xe8>
    261a:	87 c0       	rjmp	.+270    	; 0x272a <__vector_24+0x1f6>
    261c:	a7 c0       	rjmp	.+334    	; 0x276c <__vector_24+0x238>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR0 = twi0_slarw;
    261e:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <twi0_slarw>
    2622:	10 c0       	rjmp	.+32     	; 0x2644 <__vector_24+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2624:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2628:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    262c:	98 17       	cp	r25, r24
    262e:	70 f5       	brcc	.+92     	; 0x268c <__vector_24+0x158>
            {
                // copy data to output register and ack
                TWDR0 = twi0_masterBuffer[twi0_masterBufferIndex++];
    2630:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	8e 0f       	add	r24, r30
    2638:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	eb 5c       	subi	r30, 0xCB	; 203
    2640:	fd 4f       	sbci	r31, 0xFD	; 253
    2642:	80 81       	ld	r24, Z
    2644:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2648:	85 ec       	ldi	r24, 0xC5	; 197
    264a:	83 c0       	rjmp	.+262    	; 0x2752 <__vector_24+0x21e>
            twi0_error = TW_MT_SLA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi0_error = TW_MT_DATA_NACK;
    264c:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
    2650:	8b c0       	rjmp	.+278    	; 0x2768 <__vector_24+0x234>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2652:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2656:	81 e0       	ldi	r24, 0x01	; 1
    2658:	8e 0f       	add	r24, r30
    265a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    265e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	eb 5c       	subi	r30, 0xCB	; 203
    2666:	fd 4f       	sbci	r31, 0xFD	; 253
    2668:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    266a:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    266e:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2672:	6b c0       	rjmp	.+214    	; 0x274a <__vector_24+0x216>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2674:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2678:	81 e0       	ldi	r24, 0x01	; 1
    267a:	8e 0f       	add	r24, r30
    267c:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    2680:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2684:	f0 e0       	ldi	r31, 0x00	; 0
    2686:	eb 5c       	subi	r30, 0xCB	; 203
    2688:	fd 4f       	sbci	r31, 0xFD	; 253
    268a:	80 83       	st	Z, r24
            if (twi0_sendStop)
    268c:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <twi0_sendStop>
    2690:	81 11       	cpse	r24, r1
    2692:	6a c0       	rjmp	.+212    	; 0x2768 <__vector_24+0x234>
                twi0_stop();
            else 
            {
                twi0_inRepStart = true;	// we're gonna send the START
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <twi0_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR0 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    269a:	84 ea       	ldi	r24, 0xA4	; 164
    269c:	5e c0       	rjmp	.+188    	; 0x275a <__vector_24+0x226>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi0_state = TWI0_SRX;
    269e:	83 e0       	ldi	r24, 0x03	; 3
    26a0:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // indicate that rx buffer can be overwritten and ack
            twi0_rxBufferIndex = 0;
    26a4:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
    26a8:	cf cf       	rjmp	.-98     	; 0x2648 <__vector_24+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    26aa:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    26ae:	80 32       	cpi	r24, 0x20	; 32
    26b0:	08 f0       	brcs	.+2      	; 0x26b4 <__vector_24+0x180>
    26b2:	4e c0       	rjmp	.+156    	; 0x2750 <__vector_24+0x21c>
            {
                // put byte in buffer and ack
                twi0_rxBuffer[twi0_rxBufferIndex++] = TWDR0;
    26b4:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    26b8:	81 e0       	ldi	r24, 0x01	; 1
    26ba:	8e 0f       	add	r24, r30
    26bc:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <twi0_rxBufferIndex>
    26c0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	ef 50       	subi	r30, 0x0F	; 15
    26c8:	fe 4f       	sbci	r31, 0xFE	; 254
    26ca:	80 83       	st	Z, r24
    26cc:	bd cf       	rjmp	.-134    	; 0x2648 <__vector_24+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi0_releaseBus();
    26ce:	0e 94 94 12 	call	0x2528	; 0x2528 <twi0_releaseBus>
            // put a null char after data if there's room
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    26d2:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    26d6:	80 32       	cpi	r24, 0x20	; 32
    26d8:	30 f4       	brcc	.+12     	; 0x26e6 <__vector_24+0x1b2>
            {
                twi0_rxBuffer[twi0_rxBufferIndex] = '\0';
    26da:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    26de:	f0 e0       	ldi	r31, 0x00	; 0
    26e0:	ef 50       	subi	r30, 0x0F	; 15
    26e2:	fe 4f       	sbci	r31, 0xFE	; 254
    26e4:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi0_onSlaveReceive(twi0_rxBuffer, twi0_rxBufferIndex);
    26e6:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    26ea:	70 e0       	ldi	r23, 0x00	; 0
    26ec:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <twi0_onSlaveReceive>
    26f0:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <twi0_onSlaveReceive+0x1>
    26f4:	81 ef       	ldi	r24, 0xF1	; 241
    26f6:	91 e0       	ldi	r25, 0x01	; 1
    26f8:	09 95       	icall
            // since we submit rx buffer to "wire" library, we can reset it
            twi0_rxBufferIndex = 0;
    26fa:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
            break;
    26fe:	36 c0       	rjmp	.+108    	; 0x276c <__vector_24+0x238>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi0_state = TWI0_STX;
    2700:	84 e0       	ldi	r24, 0x04	; 4
    2702:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // ready the tx buffer index for iteration
            twi0_txBufferIndex = 0;
    2706:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi0_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi0_txBufferLength = 0;
    270a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi0_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi0_transmit(bytes, length) to do this
            twi0_onSlaveTransmit();
    270e:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <twi0_onSlaveTransmit>
    2712:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <twi0_onSlaveTransmit+0x1>
    2716:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi0_txBufferLength)
    2718:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    271c:	81 11       	cpse	r24, r1
    271e:	05 c0       	rjmp	.+10     	; 0x272a <__vector_24+0x1f6>
            {
                twi0_txBufferLength = 1;
    2720:	81 e0       	ldi	r24, 0x01	; 1
    2722:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi0_txBufferLength>
                twi0_txBuffer[0] = 0x00;
    2726:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <twi0_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR0 = twi0_txBuffer[twi0_txBufferIndex++];
    272a:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <twi0_txBufferIndex>
    272e:	81 e0       	ldi	r24, 0x01	; 1
    2730:	8e 0f       	add	r24, r30
    2732:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi0_txBufferIndex>
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	ed 5e       	subi	r30, 0xED	; 237
    273a:	fd 4f       	sbci	r31, 0xFD	; 253
    273c:	80 81       	ld	r24, Z
    273e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
            // if there is more to send, ack, otherwise nack
            if(twi0_txBufferIndex < twi0_txBufferLength)
    2742:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2746:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    274a:	98 17       	cp	r25, r24
    274c:	08 f4       	brcc	.+2      	; 0x2750 <__vector_24+0x21c>
    274e:	7c cf       	rjmp	.-264    	; 0x2648 <__vector_24+0x114>
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2750:	85 e8       	ldi	r24, 0x85	; 133
    2752:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    2756:	0a c0       	rjmp	.+20     	; 0x276c <__vector_24+0x238>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2758:	85 ec       	ldi	r24, 0xC5	; 197
    275a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi0_reply(1);
            // leave slave receiver state
            twi0_state = TWI0_READY;
    275e:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
            break;
    2762:	04 c0       	rjmp	.+8      	; 0x276c <__vector_24+0x238>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi0_error = TW_BUS_ERROR;
    2764:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <twi0_error>
            twi0_stop();
    2768:	0e 94 8a 12 	call	0x2514	; 0x2514 <twi0_stop>
            break;
    }
}
    276c:	ff 91       	pop	r31
    276e:	ef 91       	pop	r30
    2770:	bf 91       	pop	r27
    2772:	af 91       	pop	r26
    2774:	9f 91       	pop	r25
    2776:	8f 91       	pop	r24
    2778:	7f 91       	pop	r23
    277a:	6f 91       	pop	r22
    277c:	5f 91       	pop	r21
    277e:	4f 91       	pop	r20
    2780:	3f 91       	pop	r19
    2782:	2f 91       	pop	r18
    2784:	0f 90       	pop	r0
    2786:	0f be       	out	0x3f, r0	; 63
    2788:	0f 90       	pop	r0
    278a:	1f 90       	pop	r1
    278c:	18 95       	reti

0000278e <transmit1_default>:
static volatile uint8_t twi1_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi1_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit1_default(void)
{
    278e:	08 95       	ret

00002790 <receive1_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive1_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2790:	08 95       	ret

00002792 <twi1_init>:

/* init twi pins and set bitrate */
void twi1_init(uint8_t pull_up)
{
    // use buffer A to start
    twi1_rxBuffer = twi1_rxBufferA;
    2792:	2d e7       	ldi	r18, 0x7D	; 125
    2794:	32 e0       	ldi	r19, 0x02	; 2
    2796:	30 93 5c 02 	sts	0x025C, r19	; 0x80025c <twi1_rxBuffer+0x1>
    279a:	20 93 5b 02 	sts	0x025B, r18	; 0x80025b <twi1_rxBuffer>
    
    // initialize state
    twi1_state = TWI1_READY;
    279e:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    twi1_sendStop = 1;		// default value
    27a2:	91 e0       	ldi	r25, 0x01	; 1
    27a4:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <twi1_sendStop>
    twi1_inRepStart = 0;
    27a8:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <twi1_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    27ac:	88 23       	and	r24, r24
    27ae:	21 f0       	breq	.+8      	; 0x27b8 <twi1_init+0x26>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRE &= ~(1 << DDE0);  // clear the ddr bit to set as an input
    27b0:	68 98       	cbi	0x0d, 0	; 13
        PORTE |= (1 << PORTE0);  // write a one to the port bit to enable the pull-up
    27b2:	70 9a       	sbi	0x0e, 0	; 14
        DDRE &= ~(1 << DDE1);
    27b4:	69 98       	cbi	0x0d, 1	; 13
        PORTE |= (1 << PORTE1); 
    27b6:	71 9a       	sbi	0x0e, 1	; 14
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR1 &= ~((1<<TWPS0));
    27b8:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    27bc:	8e 7f       	andi	r24, 0xFE	; 254
    27be:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWSR1 &= ~((1<<TWPS1));
    27c2:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    27c6:	8d 7f       	andi	r24, 0xFD	; 253
    27c8:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWBR1 = ((F_CPU / TWI1_FREQ) - 16) / 2;
    27cc:	84 e3       	ldi	r24, 0x34	; 52
    27ce:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR1))
    note: TWBR1 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    27d2:	85 e4       	ldi	r24, 0x45	; 69
    27d4:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    27d8:	08 95       	ret

000027da <twi1_setAddress>:

/* init slave address and enable interrupt */
void twi1_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR1 = address << 1;
    27da:	88 0f       	add	r24, r24
    27dc:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7e00da>
    27e0:	08 95       	ret

000027e2 <twi1_transmit>:
uint8_t twi1_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    27e2:	61 32       	cpi	r22, 0x21	; 33
    27e4:	98 f4       	brcc	.+38     	; 0x280c <twi1_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    27e6:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <twi1_state>
    27ea:	24 30       	cpi	r18, 0x04	; 4
    27ec:	89 f4       	brne	.+34     	; 0x2810 <twi1_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi1_txBufferLength = length;
    27ee:	60 93 9d 02 	sts	0x029D, r22	; 0x80029d <twi1_txBufferLength>
    27f2:	28 2f       	mov	r18, r24
    27f4:	af e9       	ldi	r26, 0x9F	; 159
    27f6:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    27f8:	fc 01       	movw	r30, r24
    27fa:	8e 2f       	mov	r24, r30
    27fc:	82 1b       	sub	r24, r18
    27fe:	86 17       	cp	r24, r22
    2800:	18 f4       	brcc	.+6      	; 0x2808 <twi1_transmit+0x26>
    {
        twi1_txBuffer[i] = data[i];
    2802:	81 91       	ld	r24, Z+
    2804:	8d 93       	st	X+, r24
    2806:	f9 cf       	rjmp	.-14     	; 0x27fa <twi1_transmit+0x18>
    }
  
    return 0;
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    {
        return 1;
    280c:	81 e0       	ldi	r24, 0x01	; 1
    280e:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    {
        return 2;
    2810:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi1_txBuffer[i] = data[i];
    }
  
    return 0;
}
    2812:	08 95       	ret

00002814 <twi1_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi1_onSlaveReceive = function;
    2814:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <twi1_onSlaveReceive+0x1>
    2818:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <twi1_onSlaveReceive>
    281c:	08 95       	ret

0000281e <twi1_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveTxEvent( void (*function)(void) )
{
    twi1_onSlaveTransmit = function;
    281e:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2822:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <twi1_onSlaveTransmit>
    2826:	08 95       	ret

00002828 <twi1_stop>:

/* relinquishe bus master status */
void twi1_stop(void)
{
    // send stop condition
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2828:	85 ed       	ldi	r24, 0xD5	; 213
    282a:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR1 & (1<<TWSTO))
    282e:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2832:	84 fd       	sbrc	r24, 4
    2834:	fc cf       	rjmp	.-8      	; 0x282e <twi1_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi1_state = TWI1_READY;
    2836:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    283a:	08 95       	ret

0000283c <twi1_releaseBus>:

/* release bus */
void twi1_releaseBus(void)
{
    // release bus
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    283c:	85 ec       	ldi	r24, 0xC5	; 197
    283e:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // update twi state
    twi1_state = TWI1_READY;
    2842:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2846:	08 95       	ret

00002848 <__vector_40>:
}

ISR(TWI1_vect)
{
    2848:	1f 92       	push	r1
    284a:	0f 92       	push	r0
    284c:	0f b6       	in	r0, 0x3f	; 63
    284e:	0f 92       	push	r0
    2850:	11 24       	eor	r1, r1
    2852:	2f 93       	push	r18
    2854:	3f 93       	push	r19
    2856:	4f 93       	push	r20
    2858:	5f 93       	push	r21
    285a:	6f 93       	push	r22
    285c:	7f 93       	push	r23
    285e:	8f 93       	push	r24
    2860:	9f 93       	push	r25
    2862:	af 93       	push	r26
    2864:	bf 93       	push	r27
    2866:	ef 93       	push	r30
    2868:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    286a:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    286e:	88 7f       	andi	r24, 0xF8	; 248
    2870:	80 36       	cpi	r24, 0x60	; 96
    2872:	09 f4       	brne	.+2      	; 0x2876 <__vector_40+0x2e>
    2874:	9e c0       	rjmp	.+316    	; 0x29b2 <__vector_40+0x16a>
    2876:	78 f5       	brcc	.+94     	; 0x28d6 <__vector_40+0x8e>
    2878:	88 32       	cpi	r24, 0x28	; 40
    287a:	09 f4       	brne	.+2      	; 0x287e <__vector_40+0x36>
    287c:	5d c0       	rjmp	.+186    	; 0x2938 <__vector_40+0xf0>
    287e:	90 f4       	brcc	.+36     	; 0x28a4 <__vector_40+0x5c>
    2880:	80 31       	cpi	r24, 0x10	; 16
    2882:	09 f4       	brne	.+2      	; 0x2886 <__vector_40+0x3e>
    2884:	56 c0       	rjmp	.+172    	; 0x2932 <__vector_40+0xea>
    2886:	38 f4       	brcc	.+14     	; 0x2896 <__vector_40+0x4e>
    2888:	88 23       	and	r24, r24
    288a:	09 f4       	brne	.+2      	; 0x288e <__vector_40+0x46>
    288c:	0a c1       	rjmp	.+532    	; 0x2aa2 <__vector_40+0x25a>
    288e:	88 30       	cpi	r24, 0x08	; 8
    2890:	09 f4       	brne	.+2      	; 0x2894 <__vector_40+0x4c>
    2892:	4f c0       	rjmp	.+158    	; 0x2932 <__vector_40+0xea>
    2894:	0a c1       	rjmp	.+532    	; 0x2aaa <__vector_40+0x262>
    2896:	88 31       	cpi	r24, 0x18	; 24
    2898:	09 f4       	brne	.+2      	; 0x289c <__vector_40+0x54>
    289a:	4e c0       	rjmp	.+156    	; 0x2938 <__vector_40+0xf0>
    289c:	80 32       	cpi	r24, 0x20	; 32
    289e:	09 f4       	brne	.+2      	; 0x28a2 <__vector_40+0x5a>
    28a0:	5f c0       	rjmp	.+190    	; 0x2960 <__vector_40+0x118>
    28a2:	03 c1       	rjmp	.+518    	; 0x2aaa <__vector_40+0x262>
    28a4:	80 34       	cpi	r24, 0x40	; 64
    28a6:	09 f4       	brne	.+2      	; 0x28aa <__vector_40+0x62>
    28a8:	6a c0       	rjmp	.+212    	; 0x297e <__vector_40+0x136>
    28aa:	58 f4       	brcc	.+22     	; 0x28c2 <__vector_40+0x7a>
    28ac:	80 33       	cpi	r24, 0x30	; 48
    28ae:	09 f4       	brne	.+2      	; 0x28b2 <__vector_40+0x6a>
    28b0:	57 c0       	rjmp	.+174    	; 0x2960 <__vector_40+0x118>
    28b2:	88 33       	cpi	r24, 0x38	; 56
    28b4:	09 f0       	breq	.+2      	; 0x28b8 <__vector_40+0x70>
    28b6:	f9 c0       	rjmp	.+498    	; 0x2aaa <__vector_40+0x262>
            twi1_error = TW_MT_DATA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi1_error = TW_MT_ARB_LOST;
    28b8:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
            twi1_releaseBus();
    28bc:	0e 94 1e 14 	call	0x283c	; 0x283c <twi1_releaseBus>
            break;
    28c0:	f4 c0       	rjmp	.+488    	; 0x2aaa <__vector_40+0x262>
}

ISR(TWI1_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    28c2:	80 35       	cpi	r24, 0x50	; 80
    28c4:	09 f4       	brne	.+2      	; 0x28c8 <__vector_40+0x80>
    28c6:	4f c0       	rjmp	.+158    	; 0x2966 <__vector_40+0x11e>
    28c8:	88 35       	cpi	r24, 0x58	; 88
    28ca:	09 f4       	brne	.+2      	; 0x28ce <__vector_40+0x86>
    28cc:	5d c0       	rjmp	.+186    	; 0x2988 <__vector_40+0x140>
    28ce:	88 34       	cpi	r24, 0x48	; 72
    28d0:	09 f0       	breq	.+2      	; 0x28d4 <__vector_40+0x8c>
    28d2:	eb c0       	rjmp	.+470    	; 0x2aaa <__vector_40+0x262>
    28d4:	e8 c0       	rjmp	.+464    	; 0x2aa6 <__vector_40+0x25e>
    28d6:	88 39       	cpi	r24, 0x98	; 152
    28d8:	09 f4       	brne	.+2      	; 0x28dc <__vector_40+0x94>
    28da:	d9 c0       	rjmp	.+434    	; 0x2a8e <__vector_40+0x246>
    28dc:	a8 f4       	brcc	.+42     	; 0x2908 <__vector_40+0xc0>
    28de:	88 37       	cpi	r24, 0x78	; 120
    28e0:	09 f4       	brne	.+2      	; 0x28e4 <__vector_40+0x9c>
    28e2:	67 c0       	rjmp	.+206    	; 0x29b2 <__vector_40+0x16a>
    28e4:	38 f4       	brcc	.+14     	; 0x28f4 <__vector_40+0xac>
    28e6:	88 36       	cpi	r24, 0x68	; 104
    28e8:	09 f4       	brne	.+2      	; 0x28ec <__vector_40+0xa4>
    28ea:	63 c0       	rjmp	.+198    	; 0x29b2 <__vector_40+0x16a>
    28ec:	80 37       	cpi	r24, 0x70	; 112
    28ee:	09 f4       	brne	.+2      	; 0x28f2 <__vector_40+0xaa>
    28f0:	60 c0       	rjmp	.+192    	; 0x29b2 <__vector_40+0x16a>
    28f2:	db c0       	rjmp	.+438    	; 0x2aaa <__vector_40+0x262>
    28f4:	88 38       	cpi	r24, 0x88	; 136
    28f6:	09 f4       	brne	.+2      	; 0x28fa <__vector_40+0xb2>
    28f8:	ca c0       	rjmp	.+404    	; 0x2a8e <__vector_40+0x246>
    28fa:	80 39       	cpi	r24, 0x90	; 144
    28fc:	09 f4       	brne	.+2      	; 0x2900 <__vector_40+0xb8>
    28fe:	5f c0       	rjmp	.+190    	; 0x29be <__vector_40+0x176>
    2900:	80 38       	cpi	r24, 0x80	; 128
    2902:	09 f0       	breq	.+2      	; 0x2906 <__vector_40+0xbe>
    2904:	d2 c0       	rjmp	.+420    	; 0x2aaa <__vector_40+0x262>
    2906:	5b c0       	rjmp	.+182    	; 0x29be <__vector_40+0x176>
    2908:	80 3b       	cpi	r24, 0xB0	; 176
    290a:	09 f4       	brne	.+2      	; 0x290e <__vector_40+0xc6>
    290c:	98 c0       	rjmp	.+304    	; 0x2a3e <__vector_40+0x1f6>
    290e:	38 f4       	brcc	.+14     	; 0x291e <__vector_40+0xd6>
    2910:	80 3a       	cpi	r24, 0xA0	; 160
    2912:	09 f4       	brne	.+2      	; 0x2916 <__vector_40+0xce>
    2914:	69 c0       	rjmp	.+210    	; 0x29e8 <__vector_40+0x1a0>
    2916:	88 3a       	cpi	r24, 0xA8	; 168
    2918:	09 f4       	brne	.+2      	; 0x291c <__vector_40+0xd4>
    291a:	91 c0       	rjmp	.+290    	; 0x2a3e <__vector_40+0x1f6>
    291c:	c6 c0       	rjmp	.+396    	; 0x2aaa <__vector_40+0x262>
    291e:	80 3c       	cpi	r24, 0xC0	; 192
    2920:	09 f4       	brne	.+2      	; 0x2924 <__vector_40+0xdc>
    2922:	b9 c0       	rjmp	.+370    	; 0x2a96 <__vector_40+0x24e>
    2924:	88 3c       	cpi	r24, 0xC8	; 200
    2926:	09 f4       	brne	.+2      	; 0x292a <__vector_40+0xe2>
    2928:	b6 c0       	rjmp	.+364    	; 0x2a96 <__vector_40+0x24e>
    292a:	88 3b       	cpi	r24, 0xB8	; 184
    292c:	09 f4       	brne	.+2      	; 0x2930 <__vector_40+0xe8>
    292e:	9c c0       	rjmp	.+312    	; 0x2a68 <__vector_40+0x220>
    2930:	bc c0       	rjmp	.+376    	; 0x2aaa <__vector_40+0x262>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR1 = twi1_slarw;
    2932:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <twi1_slarw>
    2936:	10 c0       	rjmp	.+32     	; 0x2958 <__vector_40+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2938:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    293c:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2940:	98 17       	cp	r25, r24
    2942:	70 f5       	brcc	.+92     	; 0x29a0 <__vector_40+0x158>
            {
                // copy data to output register and ack
                TWDR1 = twi1_masterBuffer[twi1_masterBufferIndex++];
    2944:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2948:	81 e0       	ldi	r24, 0x01	; 1
    294a:	8e 0f       	add	r24, r30
    294c:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	ef 53       	subi	r30, 0x3F	; 63
    2954:	fd 4f       	sbci	r31, 0xFD	; 253
    2956:	80 81       	ld	r24, Z
    2958:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    295c:	85 ec       	ldi	r24, 0xC5	; 197
    295e:	98 c0       	rjmp	.+304    	; 0x2a90 <__vector_40+0x248>
            twi1_error = TW_MT_SLA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi1_error = TW_MT_DATA_NACK;
    2960:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
    2964:	a0 c0       	rjmp	.+320    	; 0x2aa6 <__vector_40+0x25e>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2966:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    296a:	81 e0       	ldi	r24, 0x01	; 1
    296c:	8e 0f       	add	r24, r30
    296e:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2972:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2976:	f0 e0       	ldi	r31, 0x00	; 0
    2978:	ef 53       	subi	r30, 0x3F	; 63
    297a:	fd 4f       	sbci	r31, 0xFD	; 253
    297c:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    297e:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2982:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2986:	80 c0       	rjmp	.+256    	; 0x2a88 <__vector_40+0x240>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2988:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    298c:	81 e0       	ldi	r24, 0x01	; 1
    298e:	8e 0f       	add	r24, r30
    2990:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2994:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	ef 53       	subi	r30, 0x3F	; 63
    299c:	fd 4f       	sbci	r31, 0xFD	; 253
    299e:	80 83       	st	Z, r24
            if (twi1_sendStop)
    29a0:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <twi1_sendStop>
    29a4:	81 11       	cpse	r24, r1
    29a6:	7f c0       	rjmp	.+254    	; 0x2aa6 <__vector_40+0x25e>
                twi1_stop();
            else 
            {
                twi1_inRepStart = true;	// we're gonna send the START
    29a8:	81 e0       	ldi	r24, 0x01	; 1
    29aa:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <twi1_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR1 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    29ae:	84 ea       	ldi	r24, 0xA4	; 164
    29b0:	73 c0       	rjmp	.+230    	; 0x2a98 <__vector_40+0x250>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi1_state = TWI1_SRX;
    29b2:	83 e0       	ldi	r24, 0x03	; 3
    29b4:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // indicate that rx buffer can be overwritten and ack
            twi1_rxBufferIndex = 0;
    29b8:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
    29bc:	cf cf       	rjmp	.-98     	; 0x295c <__vector_40+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    29be:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    29c2:	80 32       	cpi	r24, 0x20	; 32
    29c4:	08 f0       	brcs	.+2      	; 0x29c8 <__vector_40+0x180>
    29c6:	63 c0       	rjmp	.+198    	; 0x2a8e <__vector_40+0x246>
            {
                // put byte in buffer and ack
                twi1_rxBuffer[twi1_rxBufferIndex++] = TWDR1;
    29c8:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi1_rxBuffer>
    29cc:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    29d0:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    29d4:	91 e0       	ldi	r25, 0x01	; 1
    29d6:	98 0f       	add	r25, r24
    29d8:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <twi1_rxBufferIndex>
    29dc:	90 91 db 00 	lds	r25, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    29e0:	e8 0f       	add	r30, r24
    29e2:	f1 1d       	adc	r31, r1
    29e4:	90 83       	st	Z, r25
    29e6:	ba cf       	rjmp	.-140    	; 0x295c <__vector_40+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi1_releaseBus();
    29e8:	0e 94 1e 14 	call	0x283c	; 0x283c <twi1_releaseBus>
            // put a null char after data if there's room
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    29ec:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    29f0:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    29f4:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    29f8:	20 32       	cpi	r18, 0x20	; 32
    29fa:	30 f4       	brcc	.+12     	; 0x2a08 <__vector_40+0x1c0>
            {
                twi1_rxBuffer[twi1_rxBufferIndex] = '\0';
    29fc:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2a00:	fc 01       	movw	r30, r24
    2a02:	e2 0f       	add	r30, r18
    2a04:	f1 1d       	adc	r31, r1
    2a06:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi1_onSlaveReceive(twi1_rxBuffer, twi1_rxBufferIndex);
    2a08:	60 91 5a 02 	lds	r22, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2a0c:	70 e0       	ldi	r23, 0x00	; 0
    2a0e:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <twi1_onSlaveReceive>
    2a12:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <twi1_onSlaveReceive+0x1>
    2a16:	09 95       	icall
            // assume user has the rx buffer so we can swap to the other twi1_rxBuffer and reset the index
            if (twi1_rxBuffer == twi1_rxBufferA) 
    2a18:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2a1c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2a20:	8d 57       	subi	r24, 0x7D	; 125
    2a22:	92 40       	sbci	r25, 0x02	; 2
    2a24:	19 f4       	brne	.+6      	; 0x2a2c <__vector_40+0x1e4>
            {
                twi1_rxBuffer = twi1_rxBufferB;
    2a26:	8d e5       	ldi	r24, 0x5D	; 93
    2a28:	92 e0       	ldi	r25, 0x02	; 2
    2a2a:	02 c0       	rjmp	.+4      	; 0x2a30 <__vector_40+0x1e8>
            }
            else
            {
                twi1_rxBuffer = twi1_rxBufferA;
    2a2c:	8d e7       	ldi	r24, 0x7D	; 125
    2a2e:	92 e0       	ldi	r25, 0x02	; 2
    2a30:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <twi1_rxBuffer+0x1>
    2a34:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <twi1_rxBuffer>
            }
            twi1_rxBufferIndex = 0;
    2a38:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
            break;
    2a3c:	36 c0       	rjmp	.+108    	; 0x2aaa <__vector_40+0x262>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi1_state = TWI1_STX;
    2a3e:	84 e0       	ldi	r24, 0x04	; 4
    2a40:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // ready the tx buffer index for iteration
            twi1_txBufferIndex = 0;
    2a44:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <twi1_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi1_txBufferLength = 0;
    2a48:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <twi1_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi1_transmit(bytes, length) to do this
            twi1_onSlaveTransmit();
    2a4c:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <twi1_onSlaveTransmit>
    2a50:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2a54:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi1_txBufferLength)
    2a56:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2a5a:	81 11       	cpse	r24, r1
    2a5c:	05 c0       	rjmp	.+10     	; 0x2a68 <__vector_40+0x220>
            {
                twi1_txBufferLength = 1;
    2a5e:	81 e0       	ldi	r24, 0x01	; 1
    2a60:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <twi1_txBufferLength>
                twi1_txBuffer[0] = 0x00;
    2a64:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <twi1_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR1 = twi1_txBuffer[twi1_txBufferIndex++];
    2a68:	e0 91 9e 02 	lds	r30, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2a6c:	81 e0       	ldi	r24, 0x01	; 1
    2a6e:	8e 0f       	add	r24, r30
    2a70:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <twi1_txBufferIndex>
    2a74:	f0 e0       	ldi	r31, 0x00	; 0
    2a76:	e1 56       	subi	r30, 0x61	; 97
    2a78:	fd 4f       	sbci	r31, 0xFD	; 253
    2a7a:	80 81       	ld	r24, Z
    2a7c:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
            // if there is more to send, ack, otherwise nack
            if(twi1_txBufferIndex < twi1_txBufferLength)
    2a80:	90 91 9e 02 	lds	r25, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2a84:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2a88:	98 17       	cp	r25, r24
    2a8a:	08 f4       	brcc	.+2      	; 0x2a8e <__vector_40+0x246>
    2a8c:	67 cf       	rjmp	.-306    	; 0x295c <__vector_40+0x114>
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2a8e:	85 e8       	ldi	r24, 0x85	; 133
    2a90:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2a94:	0a c0       	rjmp	.+20     	; 0x2aaa <__vector_40+0x262>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2a96:	85 ec       	ldi	r24, 0xC5	; 197
    2a98:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi1_reply(1);
            // leave slave receiver state
            twi1_state = TWI1_READY;
    2a9c:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
            break;
    2aa0:	04 c0       	rjmp	.+8      	; 0x2aaa <__vector_40+0x262>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi1_error = TW_BUS_ERROR;
    2aa2:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <twi1_error>
            twi1_stop();
    2aa6:	0e 94 14 14 	call	0x2828	; 0x2828 <twi1_stop>
            break;
    }
}
    2aaa:	ff 91       	pop	r31
    2aac:	ef 91       	pop	r30
    2aae:	bf 91       	pop	r27
    2ab0:	af 91       	pop	r26
    2ab2:	9f 91       	pop	r25
    2ab4:	8f 91       	pop	r24
    2ab6:	7f 91       	pop	r23
    2ab8:	6f 91       	pop	r22
    2aba:	5f 91       	pop	r21
    2abc:	4f 91       	pop	r20
    2abe:	3f 91       	pop	r19
    2ac0:	2f 91       	pop	r18
    2ac2:	0f 90       	pop	r0
    2ac4:	0f be       	out	0x3f, r0	; 63
    2ac6:	0f 90       	pop	r0
    2ac8:	1f 90       	pop	r1
    2aca:	18 95       	reti

00002acc <__divmodhi4>:
    2acc:	97 fb       	bst	r25, 7
    2ace:	07 2e       	mov	r0, r23
    2ad0:	16 f4       	brtc	.+4      	; 0x2ad6 <__divmodhi4+0xa>
    2ad2:	00 94       	com	r0
    2ad4:	07 d0       	rcall	.+14     	; 0x2ae4 <__divmodhi4_neg1>
    2ad6:	77 fd       	sbrc	r23, 7
    2ad8:	09 d0       	rcall	.+18     	; 0x2aec <__divmodhi4_neg2>
    2ada:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <__udivmodhi4>
    2ade:	07 fc       	sbrc	r0, 7
    2ae0:	05 d0       	rcall	.+10     	; 0x2aec <__divmodhi4_neg2>
    2ae2:	3e f4       	brtc	.+14     	; 0x2af2 <__divmodhi4_exit>

00002ae4 <__divmodhi4_neg1>:
    2ae4:	90 95       	com	r25
    2ae6:	81 95       	neg	r24
    2ae8:	9f 4f       	sbci	r25, 0xFF	; 255
    2aea:	08 95       	ret

00002aec <__divmodhi4_neg2>:
    2aec:	70 95       	com	r23
    2aee:	61 95       	neg	r22
    2af0:	7f 4f       	sbci	r23, 0xFF	; 255

00002af2 <__divmodhi4_exit>:
    2af2:	08 95       	ret

00002af4 <__udivmodsi4>:
    2af4:	a1 e2       	ldi	r26, 0x21	; 33
    2af6:	1a 2e       	mov	r1, r26
    2af8:	aa 1b       	sub	r26, r26
    2afa:	bb 1b       	sub	r27, r27
    2afc:	fd 01       	movw	r30, r26
    2afe:	0d c0       	rjmp	.+26     	; 0x2b1a <__udivmodsi4_ep>

00002b00 <__udivmodsi4_loop>:
    2b00:	aa 1f       	adc	r26, r26
    2b02:	bb 1f       	adc	r27, r27
    2b04:	ee 1f       	adc	r30, r30
    2b06:	ff 1f       	adc	r31, r31
    2b08:	a2 17       	cp	r26, r18
    2b0a:	b3 07       	cpc	r27, r19
    2b0c:	e4 07       	cpc	r30, r20
    2b0e:	f5 07       	cpc	r31, r21
    2b10:	20 f0       	brcs	.+8      	; 0x2b1a <__udivmodsi4_ep>
    2b12:	a2 1b       	sub	r26, r18
    2b14:	b3 0b       	sbc	r27, r19
    2b16:	e4 0b       	sbc	r30, r20
    2b18:	f5 0b       	sbc	r31, r21

00002b1a <__udivmodsi4_ep>:
    2b1a:	66 1f       	adc	r22, r22
    2b1c:	77 1f       	adc	r23, r23
    2b1e:	88 1f       	adc	r24, r24
    2b20:	99 1f       	adc	r25, r25
    2b22:	1a 94       	dec	r1
    2b24:	69 f7       	brne	.-38     	; 0x2b00 <__udivmodsi4_loop>
    2b26:	60 95       	com	r22
    2b28:	70 95       	com	r23
    2b2a:	80 95       	com	r24
    2b2c:	90 95       	com	r25
    2b2e:	9b 01       	movw	r18, r22
    2b30:	ac 01       	movw	r20, r24
    2b32:	bd 01       	movw	r22, r26
    2b34:	cf 01       	movw	r24, r30
    2b36:	08 95       	ret

00002b38 <__udivmodhi4>:
    2b38:	aa 1b       	sub	r26, r26
    2b3a:	bb 1b       	sub	r27, r27
    2b3c:	51 e1       	ldi	r21, 0x11	; 17
    2b3e:	07 c0       	rjmp	.+14     	; 0x2b4e <__udivmodhi4_ep>

00002b40 <__udivmodhi4_loop>:
    2b40:	aa 1f       	adc	r26, r26
    2b42:	bb 1f       	adc	r27, r27
    2b44:	a6 17       	cp	r26, r22
    2b46:	b7 07       	cpc	r27, r23
    2b48:	10 f0       	brcs	.+4      	; 0x2b4e <__udivmodhi4_ep>
    2b4a:	a6 1b       	sub	r26, r22
    2b4c:	b7 0b       	sbc	r27, r23

00002b4e <__udivmodhi4_ep>:
    2b4e:	88 1f       	adc	r24, r24
    2b50:	99 1f       	adc	r25, r25
    2b52:	5a 95       	dec	r21
    2b54:	a9 f7       	brne	.-22     	; 0x2b40 <__udivmodhi4_loop>
    2b56:	80 95       	com	r24
    2b58:	90 95       	com	r25
    2b5a:	bc 01       	movw	r22, r24
    2b5c:	cd 01       	movw	r24, r26
    2b5e:	08 95       	ret

00002b60 <fgetc>:
    2b60:	cf 93       	push	r28
    2b62:	df 93       	push	r29
    2b64:	ec 01       	movw	r28, r24
    2b66:	2b 81       	ldd	r18, Y+3	; 0x03
    2b68:	20 ff       	sbrs	r18, 0
    2b6a:	33 c0       	rjmp	.+102    	; 0x2bd2 <fgetc+0x72>
    2b6c:	26 ff       	sbrs	r18, 6
    2b6e:	0a c0       	rjmp	.+20     	; 0x2b84 <fgetc+0x24>
    2b70:	2f 7b       	andi	r18, 0xBF	; 191
    2b72:	2b 83       	std	Y+3, r18	; 0x03
    2b74:	8e 81       	ldd	r24, Y+6	; 0x06
    2b76:	9f 81       	ldd	r25, Y+7	; 0x07
    2b78:	01 96       	adiw	r24, 0x01	; 1
    2b7a:	9f 83       	std	Y+7, r25	; 0x07
    2b7c:	8e 83       	std	Y+6, r24	; 0x06
    2b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b80:	90 e0       	ldi	r25, 0x00	; 0
    2b82:	29 c0       	rjmp	.+82     	; 0x2bd6 <fgetc+0x76>
    2b84:	22 ff       	sbrs	r18, 2
    2b86:	0f c0       	rjmp	.+30     	; 0x2ba6 <fgetc+0x46>
    2b88:	e8 81       	ld	r30, Y
    2b8a:	f9 81       	ldd	r31, Y+1	; 0x01
    2b8c:	80 81       	ld	r24, Z
    2b8e:	08 2e       	mov	r0, r24
    2b90:	00 0c       	add	r0, r0
    2b92:	99 0b       	sbc	r25, r25
    2b94:	00 97       	sbiw	r24, 0x00	; 0
    2b96:	19 f4       	brne	.+6      	; 0x2b9e <fgetc+0x3e>
    2b98:	20 62       	ori	r18, 0x20	; 32
    2b9a:	2b 83       	std	Y+3, r18	; 0x03
    2b9c:	1a c0       	rjmp	.+52     	; 0x2bd2 <fgetc+0x72>
    2b9e:	31 96       	adiw	r30, 0x01	; 1
    2ba0:	f9 83       	std	Y+1, r31	; 0x01
    2ba2:	e8 83       	st	Y, r30
    2ba4:	0e c0       	rjmp	.+28     	; 0x2bc2 <fgetc+0x62>
    2ba6:	ea 85       	ldd	r30, Y+10	; 0x0a
    2ba8:	fb 85       	ldd	r31, Y+11	; 0x0b
    2baa:	09 95       	icall
    2bac:	97 ff       	sbrs	r25, 7
    2bae:	09 c0       	rjmp	.+18     	; 0x2bc2 <fgetc+0x62>
    2bb0:	2b 81       	ldd	r18, Y+3	; 0x03
    2bb2:	01 96       	adiw	r24, 0x01	; 1
    2bb4:	11 f0       	breq	.+4      	; 0x2bba <fgetc+0x5a>
    2bb6:	80 e2       	ldi	r24, 0x20	; 32
    2bb8:	01 c0       	rjmp	.+2      	; 0x2bbc <fgetc+0x5c>
    2bba:	80 e1       	ldi	r24, 0x10	; 16
    2bbc:	82 2b       	or	r24, r18
    2bbe:	8b 83       	std	Y+3, r24	; 0x03
    2bc0:	08 c0       	rjmp	.+16     	; 0x2bd2 <fgetc+0x72>
    2bc2:	2e 81       	ldd	r18, Y+6	; 0x06
    2bc4:	3f 81       	ldd	r19, Y+7	; 0x07
    2bc6:	2f 5f       	subi	r18, 0xFF	; 255
    2bc8:	3f 4f       	sbci	r19, 0xFF	; 255
    2bca:	3f 83       	std	Y+7, r19	; 0x07
    2bcc:	2e 83       	std	Y+6, r18	; 0x06
    2bce:	99 27       	eor	r25, r25
    2bd0:	02 c0       	rjmp	.+4      	; 0x2bd6 <fgetc+0x76>
    2bd2:	8f ef       	ldi	r24, 0xFF	; 255
    2bd4:	9f ef       	ldi	r25, 0xFF	; 255
    2bd6:	df 91       	pop	r29
    2bd8:	cf 91       	pop	r28
    2bda:	08 95       	ret

00002bdc <printf>:
    2bdc:	a0 e0       	ldi	r26, 0x00	; 0
    2bde:	b0 e0       	ldi	r27, 0x00	; 0
    2be0:	e4 ef       	ldi	r30, 0xF4	; 244
    2be2:	f5 e1       	ldi	r31, 0x15	; 21
    2be4:	0c 94 e4 18 	jmp	0x31c8	; 0x31c8 <__prologue_saves__+0x20>
    2be8:	ae 01       	movw	r20, r28
    2bea:	4b 5f       	subi	r20, 0xFB	; 251
    2bec:	5f 4f       	sbci	r21, 0xFF	; 255
    2bee:	fa 01       	movw	r30, r20
    2bf0:	61 91       	ld	r22, Z+
    2bf2:	71 91       	ld	r23, Z+
    2bf4:	af 01       	movw	r20, r30
    2bf6:	80 91 b9 03 	lds	r24, 0x03B9	; 0x8003b9 <__iob+0x2>
    2bfa:	90 91 ba 03 	lds	r25, 0x03BA	; 0x8003ba <__iob+0x3>
    2bfe:	0e 94 04 16 	call	0x2c08	; 0x2c08 <vfprintf>
    2c02:	e2 e0       	ldi	r30, 0x02	; 2
    2c04:	0c 94 00 19 	jmp	0x3200	; 0x3200 <__epilogue_restores__+0x20>

00002c08 <vfprintf>:
    2c08:	ab e0       	ldi	r26, 0x0B	; 11
    2c0a:	b0 e0       	ldi	r27, 0x00	; 0
    2c0c:	ea e0       	ldi	r30, 0x0A	; 10
    2c0e:	f6 e1       	ldi	r31, 0x16	; 22
    2c10:	0c 94 d4 18 	jmp	0x31a8	; 0x31a8 <__prologue_saves__>
    2c14:	6c 01       	movw	r12, r24
    2c16:	7b 01       	movw	r14, r22
    2c18:	8a 01       	movw	r16, r20
    2c1a:	fc 01       	movw	r30, r24
    2c1c:	17 82       	std	Z+7, r1	; 0x07
    2c1e:	16 82       	std	Z+6, r1	; 0x06
    2c20:	83 81       	ldd	r24, Z+3	; 0x03
    2c22:	81 ff       	sbrs	r24, 1
    2c24:	cc c1       	rjmp	.+920    	; 0x2fbe <vfprintf+0x3b6>
    2c26:	ce 01       	movw	r24, r28
    2c28:	01 96       	adiw	r24, 0x01	; 1
    2c2a:	3c 01       	movw	r6, r24
    2c2c:	f6 01       	movw	r30, r12
    2c2e:	93 81       	ldd	r25, Z+3	; 0x03
    2c30:	f7 01       	movw	r30, r14
    2c32:	93 fd       	sbrc	r25, 3
    2c34:	85 91       	lpm	r24, Z+
    2c36:	93 ff       	sbrs	r25, 3
    2c38:	81 91       	ld	r24, Z+
    2c3a:	7f 01       	movw	r14, r30
    2c3c:	88 23       	and	r24, r24
    2c3e:	09 f4       	brne	.+2      	; 0x2c42 <vfprintf+0x3a>
    2c40:	ba c1       	rjmp	.+884    	; 0x2fb6 <vfprintf+0x3ae>
    2c42:	85 32       	cpi	r24, 0x25	; 37
    2c44:	39 f4       	brne	.+14     	; 0x2c54 <vfprintf+0x4c>
    2c46:	93 fd       	sbrc	r25, 3
    2c48:	85 91       	lpm	r24, Z+
    2c4a:	93 ff       	sbrs	r25, 3
    2c4c:	81 91       	ld	r24, Z+
    2c4e:	7f 01       	movw	r14, r30
    2c50:	85 32       	cpi	r24, 0x25	; 37
    2c52:	29 f4       	brne	.+10     	; 0x2c5e <vfprintf+0x56>
    2c54:	b6 01       	movw	r22, r12
    2c56:	90 e0       	ldi	r25, 0x00	; 0
    2c58:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2c5c:	e7 cf       	rjmp	.-50     	; 0x2c2c <vfprintf+0x24>
    2c5e:	91 2c       	mov	r9, r1
    2c60:	21 2c       	mov	r2, r1
    2c62:	31 2c       	mov	r3, r1
    2c64:	ff e1       	ldi	r31, 0x1F	; 31
    2c66:	f3 15       	cp	r31, r3
    2c68:	d8 f0       	brcs	.+54     	; 0x2ca0 <vfprintf+0x98>
    2c6a:	8b 32       	cpi	r24, 0x2B	; 43
    2c6c:	79 f0       	breq	.+30     	; 0x2c8c <vfprintf+0x84>
    2c6e:	38 f4       	brcc	.+14     	; 0x2c7e <vfprintf+0x76>
    2c70:	80 32       	cpi	r24, 0x20	; 32
    2c72:	79 f0       	breq	.+30     	; 0x2c92 <vfprintf+0x8a>
    2c74:	83 32       	cpi	r24, 0x23	; 35
    2c76:	a1 f4       	brne	.+40     	; 0x2ca0 <vfprintf+0x98>
    2c78:	23 2d       	mov	r18, r3
    2c7a:	20 61       	ori	r18, 0x10	; 16
    2c7c:	1d c0       	rjmp	.+58     	; 0x2cb8 <vfprintf+0xb0>
    2c7e:	8d 32       	cpi	r24, 0x2D	; 45
    2c80:	61 f0       	breq	.+24     	; 0x2c9a <vfprintf+0x92>
    2c82:	80 33       	cpi	r24, 0x30	; 48
    2c84:	69 f4       	brne	.+26     	; 0x2ca0 <vfprintf+0x98>
    2c86:	23 2d       	mov	r18, r3
    2c88:	21 60       	ori	r18, 0x01	; 1
    2c8a:	16 c0       	rjmp	.+44     	; 0x2cb8 <vfprintf+0xb0>
    2c8c:	83 2d       	mov	r24, r3
    2c8e:	82 60       	ori	r24, 0x02	; 2
    2c90:	38 2e       	mov	r3, r24
    2c92:	e3 2d       	mov	r30, r3
    2c94:	e4 60       	ori	r30, 0x04	; 4
    2c96:	3e 2e       	mov	r3, r30
    2c98:	2a c0       	rjmp	.+84     	; 0x2cee <vfprintf+0xe6>
    2c9a:	f3 2d       	mov	r31, r3
    2c9c:	f8 60       	ori	r31, 0x08	; 8
    2c9e:	1d c0       	rjmp	.+58     	; 0x2cda <vfprintf+0xd2>
    2ca0:	37 fc       	sbrc	r3, 7
    2ca2:	2d c0       	rjmp	.+90     	; 0x2cfe <vfprintf+0xf6>
    2ca4:	20 ed       	ldi	r18, 0xD0	; 208
    2ca6:	28 0f       	add	r18, r24
    2ca8:	2a 30       	cpi	r18, 0x0A	; 10
    2caa:	40 f0       	brcs	.+16     	; 0x2cbc <vfprintf+0xb4>
    2cac:	8e 32       	cpi	r24, 0x2E	; 46
    2cae:	b9 f4       	brne	.+46     	; 0x2cde <vfprintf+0xd6>
    2cb0:	36 fc       	sbrc	r3, 6
    2cb2:	81 c1       	rjmp	.+770    	; 0x2fb6 <vfprintf+0x3ae>
    2cb4:	23 2d       	mov	r18, r3
    2cb6:	20 64       	ori	r18, 0x40	; 64
    2cb8:	32 2e       	mov	r3, r18
    2cba:	19 c0       	rjmp	.+50     	; 0x2cee <vfprintf+0xe6>
    2cbc:	36 fe       	sbrs	r3, 6
    2cbe:	06 c0       	rjmp	.+12     	; 0x2ccc <vfprintf+0xc4>
    2cc0:	8a e0       	ldi	r24, 0x0A	; 10
    2cc2:	98 9e       	mul	r9, r24
    2cc4:	20 0d       	add	r18, r0
    2cc6:	11 24       	eor	r1, r1
    2cc8:	92 2e       	mov	r9, r18
    2cca:	11 c0       	rjmp	.+34     	; 0x2cee <vfprintf+0xe6>
    2ccc:	ea e0       	ldi	r30, 0x0A	; 10
    2cce:	2e 9e       	mul	r2, r30
    2cd0:	20 0d       	add	r18, r0
    2cd2:	11 24       	eor	r1, r1
    2cd4:	22 2e       	mov	r2, r18
    2cd6:	f3 2d       	mov	r31, r3
    2cd8:	f0 62       	ori	r31, 0x20	; 32
    2cda:	3f 2e       	mov	r3, r31
    2cdc:	08 c0       	rjmp	.+16     	; 0x2cee <vfprintf+0xe6>
    2cde:	8c 36       	cpi	r24, 0x6C	; 108
    2ce0:	21 f4       	brne	.+8      	; 0x2cea <vfprintf+0xe2>
    2ce2:	83 2d       	mov	r24, r3
    2ce4:	80 68       	ori	r24, 0x80	; 128
    2ce6:	38 2e       	mov	r3, r24
    2ce8:	02 c0       	rjmp	.+4      	; 0x2cee <vfprintf+0xe6>
    2cea:	88 36       	cpi	r24, 0x68	; 104
    2cec:	41 f4       	brne	.+16     	; 0x2cfe <vfprintf+0xf6>
    2cee:	f7 01       	movw	r30, r14
    2cf0:	93 fd       	sbrc	r25, 3
    2cf2:	85 91       	lpm	r24, Z+
    2cf4:	93 ff       	sbrs	r25, 3
    2cf6:	81 91       	ld	r24, Z+
    2cf8:	7f 01       	movw	r14, r30
    2cfa:	81 11       	cpse	r24, r1
    2cfc:	b3 cf       	rjmp	.-154    	; 0x2c64 <vfprintf+0x5c>
    2cfe:	98 2f       	mov	r25, r24
    2d00:	9f 7d       	andi	r25, 0xDF	; 223
    2d02:	95 54       	subi	r25, 0x45	; 69
    2d04:	93 30       	cpi	r25, 0x03	; 3
    2d06:	28 f4       	brcc	.+10     	; 0x2d12 <vfprintf+0x10a>
    2d08:	0c 5f       	subi	r16, 0xFC	; 252
    2d0a:	1f 4f       	sbci	r17, 0xFF	; 255
    2d0c:	9f e3       	ldi	r25, 0x3F	; 63
    2d0e:	99 83       	std	Y+1, r25	; 0x01
    2d10:	0d c0       	rjmp	.+26     	; 0x2d2c <vfprintf+0x124>
    2d12:	83 36       	cpi	r24, 0x63	; 99
    2d14:	31 f0       	breq	.+12     	; 0x2d22 <vfprintf+0x11a>
    2d16:	83 37       	cpi	r24, 0x73	; 115
    2d18:	71 f0       	breq	.+28     	; 0x2d36 <vfprintf+0x12e>
    2d1a:	83 35       	cpi	r24, 0x53	; 83
    2d1c:	09 f0       	breq	.+2      	; 0x2d20 <vfprintf+0x118>
    2d1e:	59 c0       	rjmp	.+178    	; 0x2dd2 <vfprintf+0x1ca>
    2d20:	21 c0       	rjmp	.+66     	; 0x2d64 <vfprintf+0x15c>
    2d22:	f8 01       	movw	r30, r16
    2d24:	80 81       	ld	r24, Z
    2d26:	89 83       	std	Y+1, r24	; 0x01
    2d28:	0e 5f       	subi	r16, 0xFE	; 254
    2d2a:	1f 4f       	sbci	r17, 0xFF	; 255
    2d2c:	88 24       	eor	r8, r8
    2d2e:	83 94       	inc	r8
    2d30:	91 2c       	mov	r9, r1
    2d32:	53 01       	movw	r10, r6
    2d34:	13 c0       	rjmp	.+38     	; 0x2d5c <vfprintf+0x154>
    2d36:	28 01       	movw	r4, r16
    2d38:	f2 e0       	ldi	r31, 0x02	; 2
    2d3a:	4f 0e       	add	r4, r31
    2d3c:	51 1c       	adc	r5, r1
    2d3e:	f8 01       	movw	r30, r16
    2d40:	a0 80       	ld	r10, Z
    2d42:	b1 80       	ldd	r11, Z+1	; 0x01
    2d44:	36 fe       	sbrs	r3, 6
    2d46:	03 c0       	rjmp	.+6      	; 0x2d4e <vfprintf+0x146>
    2d48:	69 2d       	mov	r22, r9
    2d4a:	70 e0       	ldi	r23, 0x00	; 0
    2d4c:	02 c0       	rjmp	.+4      	; 0x2d52 <vfprintf+0x14a>
    2d4e:	6f ef       	ldi	r22, 0xFF	; 255
    2d50:	7f ef       	ldi	r23, 0xFF	; 255
    2d52:	c5 01       	movw	r24, r10
    2d54:	0e 94 f0 17 	call	0x2fe0	; 0x2fe0 <strnlen>
    2d58:	4c 01       	movw	r8, r24
    2d5a:	82 01       	movw	r16, r4
    2d5c:	f3 2d       	mov	r31, r3
    2d5e:	ff 77       	andi	r31, 0x7F	; 127
    2d60:	3f 2e       	mov	r3, r31
    2d62:	16 c0       	rjmp	.+44     	; 0x2d90 <vfprintf+0x188>
    2d64:	28 01       	movw	r4, r16
    2d66:	22 e0       	ldi	r18, 0x02	; 2
    2d68:	42 0e       	add	r4, r18
    2d6a:	51 1c       	adc	r5, r1
    2d6c:	f8 01       	movw	r30, r16
    2d6e:	a0 80       	ld	r10, Z
    2d70:	b1 80       	ldd	r11, Z+1	; 0x01
    2d72:	36 fe       	sbrs	r3, 6
    2d74:	03 c0       	rjmp	.+6      	; 0x2d7c <vfprintf+0x174>
    2d76:	69 2d       	mov	r22, r9
    2d78:	70 e0       	ldi	r23, 0x00	; 0
    2d7a:	02 c0       	rjmp	.+4      	; 0x2d80 <vfprintf+0x178>
    2d7c:	6f ef       	ldi	r22, 0xFF	; 255
    2d7e:	7f ef       	ldi	r23, 0xFF	; 255
    2d80:	c5 01       	movw	r24, r10
    2d82:	0e 94 e5 17 	call	0x2fca	; 0x2fca <strnlen_P>
    2d86:	4c 01       	movw	r8, r24
    2d88:	f3 2d       	mov	r31, r3
    2d8a:	f0 68       	ori	r31, 0x80	; 128
    2d8c:	3f 2e       	mov	r3, r31
    2d8e:	82 01       	movw	r16, r4
    2d90:	33 fc       	sbrc	r3, 3
    2d92:	1b c0       	rjmp	.+54     	; 0x2dca <vfprintf+0x1c2>
    2d94:	82 2d       	mov	r24, r2
    2d96:	90 e0       	ldi	r25, 0x00	; 0
    2d98:	88 16       	cp	r8, r24
    2d9a:	99 06       	cpc	r9, r25
    2d9c:	b0 f4       	brcc	.+44     	; 0x2dca <vfprintf+0x1c2>
    2d9e:	b6 01       	movw	r22, r12
    2da0:	80 e2       	ldi	r24, 0x20	; 32
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2da8:	2a 94       	dec	r2
    2daa:	f4 cf       	rjmp	.-24     	; 0x2d94 <vfprintf+0x18c>
    2dac:	f5 01       	movw	r30, r10
    2dae:	37 fc       	sbrc	r3, 7
    2db0:	85 91       	lpm	r24, Z+
    2db2:	37 fe       	sbrs	r3, 7
    2db4:	81 91       	ld	r24, Z+
    2db6:	5f 01       	movw	r10, r30
    2db8:	b6 01       	movw	r22, r12
    2dba:	90 e0       	ldi	r25, 0x00	; 0
    2dbc:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2dc0:	21 10       	cpse	r2, r1
    2dc2:	2a 94       	dec	r2
    2dc4:	21 e0       	ldi	r18, 0x01	; 1
    2dc6:	82 1a       	sub	r8, r18
    2dc8:	91 08       	sbc	r9, r1
    2dca:	81 14       	cp	r8, r1
    2dcc:	91 04       	cpc	r9, r1
    2dce:	71 f7       	brne	.-36     	; 0x2dac <vfprintf+0x1a4>
    2dd0:	e8 c0       	rjmp	.+464    	; 0x2fa2 <vfprintf+0x39a>
    2dd2:	84 36       	cpi	r24, 0x64	; 100
    2dd4:	11 f0       	breq	.+4      	; 0x2dda <vfprintf+0x1d2>
    2dd6:	89 36       	cpi	r24, 0x69	; 105
    2dd8:	41 f5       	brne	.+80     	; 0x2e2a <vfprintf+0x222>
    2dda:	f8 01       	movw	r30, r16
    2ddc:	37 fe       	sbrs	r3, 7
    2dde:	07 c0       	rjmp	.+14     	; 0x2dee <vfprintf+0x1e6>
    2de0:	60 81       	ld	r22, Z
    2de2:	71 81       	ldd	r23, Z+1	; 0x01
    2de4:	82 81       	ldd	r24, Z+2	; 0x02
    2de6:	93 81       	ldd	r25, Z+3	; 0x03
    2de8:	0c 5f       	subi	r16, 0xFC	; 252
    2dea:	1f 4f       	sbci	r17, 0xFF	; 255
    2dec:	08 c0       	rjmp	.+16     	; 0x2dfe <vfprintf+0x1f6>
    2dee:	60 81       	ld	r22, Z
    2df0:	71 81       	ldd	r23, Z+1	; 0x01
    2df2:	07 2e       	mov	r0, r23
    2df4:	00 0c       	add	r0, r0
    2df6:	88 0b       	sbc	r24, r24
    2df8:	99 0b       	sbc	r25, r25
    2dfa:	0e 5f       	subi	r16, 0xFE	; 254
    2dfc:	1f 4f       	sbci	r17, 0xFF	; 255
    2dfe:	f3 2d       	mov	r31, r3
    2e00:	ff 76       	andi	r31, 0x6F	; 111
    2e02:	3f 2e       	mov	r3, r31
    2e04:	97 ff       	sbrs	r25, 7
    2e06:	09 c0       	rjmp	.+18     	; 0x2e1a <vfprintf+0x212>
    2e08:	90 95       	com	r25
    2e0a:	80 95       	com	r24
    2e0c:	70 95       	com	r23
    2e0e:	61 95       	neg	r22
    2e10:	7f 4f       	sbci	r23, 0xFF	; 255
    2e12:	8f 4f       	sbci	r24, 0xFF	; 255
    2e14:	9f 4f       	sbci	r25, 0xFF	; 255
    2e16:	f0 68       	ori	r31, 0x80	; 128
    2e18:	3f 2e       	mov	r3, r31
    2e1a:	2a e0       	ldi	r18, 0x0A	; 10
    2e1c:	30 e0       	ldi	r19, 0x00	; 0
    2e1e:	a3 01       	movw	r20, r6
    2e20:	0e 94 37 18 	call	0x306e	; 0x306e <__ultoa_invert>
    2e24:	88 2e       	mov	r8, r24
    2e26:	86 18       	sub	r8, r6
    2e28:	45 c0       	rjmp	.+138    	; 0x2eb4 <vfprintf+0x2ac>
    2e2a:	85 37       	cpi	r24, 0x75	; 117
    2e2c:	31 f4       	brne	.+12     	; 0x2e3a <vfprintf+0x232>
    2e2e:	23 2d       	mov	r18, r3
    2e30:	2f 7e       	andi	r18, 0xEF	; 239
    2e32:	b2 2e       	mov	r11, r18
    2e34:	2a e0       	ldi	r18, 0x0A	; 10
    2e36:	30 e0       	ldi	r19, 0x00	; 0
    2e38:	25 c0       	rjmp	.+74     	; 0x2e84 <vfprintf+0x27c>
    2e3a:	93 2d       	mov	r25, r3
    2e3c:	99 7f       	andi	r25, 0xF9	; 249
    2e3e:	b9 2e       	mov	r11, r25
    2e40:	8f 36       	cpi	r24, 0x6F	; 111
    2e42:	c1 f0       	breq	.+48     	; 0x2e74 <vfprintf+0x26c>
    2e44:	18 f4       	brcc	.+6      	; 0x2e4c <vfprintf+0x244>
    2e46:	88 35       	cpi	r24, 0x58	; 88
    2e48:	79 f0       	breq	.+30     	; 0x2e68 <vfprintf+0x260>
    2e4a:	b5 c0       	rjmp	.+362    	; 0x2fb6 <vfprintf+0x3ae>
    2e4c:	80 37       	cpi	r24, 0x70	; 112
    2e4e:	19 f0       	breq	.+6      	; 0x2e56 <vfprintf+0x24e>
    2e50:	88 37       	cpi	r24, 0x78	; 120
    2e52:	21 f0       	breq	.+8      	; 0x2e5c <vfprintf+0x254>
    2e54:	b0 c0       	rjmp	.+352    	; 0x2fb6 <vfprintf+0x3ae>
    2e56:	e9 2f       	mov	r30, r25
    2e58:	e0 61       	ori	r30, 0x10	; 16
    2e5a:	be 2e       	mov	r11, r30
    2e5c:	b4 fe       	sbrs	r11, 4
    2e5e:	0d c0       	rjmp	.+26     	; 0x2e7a <vfprintf+0x272>
    2e60:	fb 2d       	mov	r31, r11
    2e62:	f4 60       	ori	r31, 0x04	; 4
    2e64:	bf 2e       	mov	r11, r31
    2e66:	09 c0       	rjmp	.+18     	; 0x2e7a <vfprintf+0x272>
    2e68:	34 fe       	sbrs	r3, 4
    2e6a:	0a c0       	rjmp	.+20     	; 0x2e80 <vfprintf+0x278>
    2e6c:	29 2f       	mov	r18, r25
    2e6e:	26 60       	ori	r18, 0x06	; 6
    2e70:	b2 2e       	mov	r11, r18
    2e72:	06 c0       	rjmp	.+12     	; 0x2e80 <vfprintf+0x278>
    2e74:	28 e0       	ldi	r18, 0x08	; 8
    2e76:	30 e0       	ldi	r19, 0x00	; 0
    2e78:	05 c0       	rjmp	.+10     	; 0x2e84 <vfprintf+0x27c>
    2e7a:	20 e1       	ldi	r18, 0x10	; 16
    2e7c:	30 e0       	ldi	r19, 0x00	; 0
    2e7e:	02 c0       	rjmp	.+4      	; 0x2e84 <vfprintf+0x27c>
    2e80:	20 e1       	ldi	r18, 0x10	; 16
    2e82:	32 e0       	ldi	r19, 0x02	; 2
    2e84:	f8 01       	movw	r30, r16
    2e86:	b7 fe       	sbrs	r11, 7
    2e88:	07 c0       	rjmp	.+14     	; 0x2e98 <vfprintf+0x290>
    2e8a:	60 81       	ld	r22, Z
    2e8c:	71 81       	ldd	r23, Z+1	; 0x01
    2e8e:	82 81       	ldd	r24, Z+2	; 0x02
    2e90:	93 81       	ldd	r25, Z+3	; 0x03
    2e92:	0c 5f       	subi	r16, 0xFC	; 252
    2e94:	1f 4f       	sbci	r17, 0xFF	; 255
    2e96:	06 c0       	rjmp	.+12     	; 0x2ea4 <vfprintf+0x29c>
    2e98:	60 81       	ld	r22, Z
    2e9a:	71 81       	ldd	r23, Z+1	; 0x01
    2e9c:	80 e0       	ldi	r24, 0x00	; 0
    2e9e:	90 e0       	ldi	r25, 0x00	; 0
    2ea0:	0e 5f       	subi	r16, 0xFE	; 254
    2ea2:	1f 4f       	sbci	r17, 0xFF	; 255
    2ea4:	a3 01       	movw	r20, r6
    2ea6:	0e 94 37 18 	call	0x306e	; 0x306e <__ultoa_invert>
    2eaa:	88 2e       	mov	r8, r24
    2eac:	86 18       	sub	r8, r6
    2eae:	fb 2d       	mov	r31, r11
    2eb0:	ff 77       	andi	r31, 0x7F	; 127
    2eb2:	3f 2e       	mov	r3, r31
    2eb4:	36 fe       	sbrs	r3, 6
    2eb6:	0d c0       	rjmp	.+26     	; 0x2ed2 <vfprintf+0x2ca>
    2eb8:	23 2d       	mov	r18, r3
    2eba:	2e 7f       	andi	r18, 0xFE	; 254
    2ebc:	a2 2e       	mov	r10, r18
    2ebe:	89 14       	cp	r8, r9
    2ec0:	58 f4       	brcc	.+22     	; 0x2ed8 <vfprintf+0x2d0>
    2ec2:	34 fe       	sbrs	r3, 4
    2ec4:	0b c0       	rjmp	.+22     	; 0x2edc <vfprintf+0x2d4>
    2ec6:	32 fc       	sbrc	r3, 2
    2ec8:	09 c0       	rjmp	.+18     	; 0x2edc <vfprintf+0x2d4>
    2eca:	83 2d       	mov	r24, r3
    2ecc:	8e 7e       	andi	r24, 0xEE	; 238
    2ece:	a8 2e       	mov	r10, r24
    2ed0:	05 c0       	rjmp	.+10     	; 0x2edc <vfprintf+0x2d4>
    2ed2:	b8 2c       	mov	r11, r8
    2ed4:	a3 2c       	mov	r10, r3
    2ed6:	03 c0       	rjmp	.+6      	; 0x2ede <vfprintf+0x2d6>
    2ed8:	b8 2c       	mov	r11, r8
    2eda:	01 c0       	rjmp	.+2      	; 0x2ede <vfprintf+0x2d6>
    2edc:	b9 2c       	mov	r11, r9
    2ede:	a4 fe       	sbrs	r10, 4
    2ee0:	0f c0       	rjmp	.+30     	; 0x2f00 <vfprintf+0x2f8>
    2ee2:	fe 01       	movw	r30, r28
    2ee4:	e8 0d       	add	r30, r8
    2ee6:	f1 1d       	adc	r31, r1
    2ee8:	80 81       	ld	r24, Z
    2eea:	80 33       	cpi	r24, 0x30	; 48
    2eec:	21 f4       	brne	.+8      	; 0x2ef6 <vfprintf+0x2ee>
    2eee:	9a 2d       	mov	r25, r10
    2ef0:	99 7e       	andi	r25, 0xE9	; 233
    2ef2:	a9 2e       	mov	r10, r25
    2ef4:	09 c0       	rjmp	.+18     	; 0x2f08 <vfprintf+0x300>
    2ef6:	a2 fe       	sbrs	r10, 2
    2ef8:	06 c0       	rjmp	.+12     	; 0x2f06 <vfprintf+0x2fe>
    2efa:	b3 94       	inc	r11
    2efc:	b3 94       	inc	r11
    2efe:	04 c0       	rjmp	.+8      	; 0x2f08 <vfprintf+0x300>
    2f00:	8a 2d       	mov	r24, r10
    2f02:	86 78       	andi	r24, 0x86	; 134
    2f04:	09 f0       	breq	.+2      	; 0x2f08 <vfprintf+0x300>
    2f06:	b3 94       	inc	r11
    2f08:	a3 fc       	sbrc	r10, 3
    2f0a:	11 c0       	rjmp	.+34     	; 0x2f2e <vfprintf+0x326>
    2f0c:	a0 fe       	sbrs	r10, 0
    2f0e:	06 c0       	rjmp	.+12     	; 0x2f1c <vfprintf+0x314>
    2f10:	b2 14       	cp	r11, r2
    2f12:	88 f4       	brcc	.+34     	; 0x2f36 <vfprintf+0x32e>
    2f14:	28 0c       	add	r2, r8
    2f16:	92 2c       	mov	r9, r2
    2f18:	9b 18       	sub	r9, r11
    2f1a:	0e c0       	rjmp	.+28     	; 0x2f38 <vfprintf+0x330>
    2f1c:	b2 14       	cp	r11, r2
    2f1e:	60 f4       	brcc	.+24     	; 0x2f38 <vfprintf+0x330>
    2f20:	b6 01       	movw	r22, r12
    2f22:	80 e2       	ldi	r24, 0x20	; 32
    2f24:	90 e0       	ldi	r25, 0x00	; 0
    2f26:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2f2a:	b3 94       	inc	r11
    2f2c:	f7 cf       	rjmp	.-18     	; 0x2f1c <vfprintf+0x314>
    2f2e:	b2 14       	cp	r11, r2
    2f30:	18 f4       	brcc	.+6      	; 0x2f38 <vfprintf+0x330>
    2f32:	2b 18       	sub	r2, r11
    2f34:	02 c0       	rjmp	.+4      	; 0x2f3a <vfprintf+0x332>
    2f36:	98 2c       	mov	r9, r8
    2f38:	21 2c       	mov	r2, r1
    2f3a:	a4 fe       	sbrs	r10, 4
    2f3c:	10 c0       	rjmp	.+32     	; 0x2f5e <vfprintf+0x356>
    2f3e:	b6 01       	movw	r22, r12
    2f40:	80 e3       	ldi	r24, 0x30	; 48
    2f42:	90 e0       	ldi	r25, 0x00	; 0
    2f44:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2f48:	a2 fe       	sbrs	r10, 2
    2f4a:	17 c0       	rjmp	.+46     	; 0x2f7a <vfprintf+0x372>
    2f4c:	a1 fc       	sbrc	r10, 1
    2f4e:	03 c0       	rjmp	.+6      	; 0x2f56 <vfprintf+0x34e>
    2f50:	88 e7       	ldi	r24, 0x78	; 120
    2f52:	90 e0       	ldi	r25, 0x00	; 0
    2f54:	02 c0       	rjmp	.+4      	; 0x2f5a <vfprintf+0x352>
    2f56:	88 e5       	ldi	r24, 0x58	; 88
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	b6 01       	movw	r22, r12
    2f5c:	0c c0       	rjmp	.+24     	; 0x2f76 <vfprintf+0x36e>
    2f5e:	8a 2d       	mov	r24, r10
    2f60:	86 78       	andi	r24, 0x86	; 134
    2f62:	59 f0       	breq	.+22     	; 0x2f7a <vfprintf+0x372>
    2f64:	a1 fe       	sbrs	r10, 1
    2f66:	02 c0       	rjmp	.+4      	; 0x2f6c <vfprintf+0x364>
    2f68:	8b e2       	ldi	r24, 0x2B	; 43
    2f6a:	01 c0       	rjmp	.+2      	; 0x2f6e <vfprintf+0x366>
    2f6c:	80 e2       	ldi	r24, 0x20	; 32
    2f6e:	a7 fc       	sbrc	r10, 7
    2f70:	8d e2       	ldi	r24, 0x2D	; 45
    2f72:	b6 01       	movw	r22, r12
    2f74:	90 e0       	ldi	r25, 0x00	; 0
    2f76:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2f7a:	89 14       	cp	r8, r9
    2f7c:	38 f4       	brcc	.+14     	; 0x2f8c <vfprintf+0x384>
    2f7e:	b6 01       	movw	r22, r12
    2f80:	80 e3       	ldi	r24, 0x30	; 48
    2f82:	90 e0       	ldi	r25, 0x00	; 0
    2f84:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2f88:	9a 94       	dec	r9
    2f8a:	f7 cf       	rjmp	.-18     	; 0x2f7a <vfprintf+0x372>
    2f8c:	8a 94       	dec	r8
    2f8e:	f3 01       	movw	r30, r6
    2f90:	e8 0d       	add	r30, r8
    2f92:	f1 1d       	adc	r31, r1
    2f94:	80 81       	ld	r24, Z
    2f96:	b6 01       	movw	r22, r12
    2f98:	90 e0       	ldi	r25, 0x00	; 0
    2f9a:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2f9e:	81 10       	cpse	r8, r1
    2fa0:	f5 cf       	rjmp	.-22     	; 0x2f8c <vfprintf+0x384>
    2fa2:	22 20       	and	r2, r2
    2fa4:	09 f4       	brne	.+2      	; 0x2fa8 <vfprintf+0x3a0>
    2fa6:	42 ce       	rjmp	.-892    	; 0x2c2c <vfprintf+0x24>
    2fa8:	b6 01       	movw	r22, r12
    2faa:	80 e2       	ldi	r24, 0x20	; 32
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	0e 94 fb 17 	call	0x2ff6	; 0x2ff6 <fputc>
    2fb2:	2a 94       	dec	r2
    2fb4:	f6 cf       	rjmp	.-20     	; 0x2fa2 <vfprintf+0x39a>
    2fb6:	f6 01       	movw	r30, r12
    2fb8:	86 81       	ldd	r24, Z+6	; 0x06
    2fba:	97 81       	ldd	r25, Z+7	; 0x07
    2fbc:	02 c0       	rjmp	.+4      	; 0x2fc2 <vfprintf+0x3ba>
    2fbe:	8f ef       	ldi	r24, 0xFF	; 255
    2fc0:	9f ef       	ldi	r25, 0xFF	; 255
    2fc2:	2b 96       	adiw	r28, 0x0b	; 11
    2fc4:	e2 e1       	ldi	r30, 0x12	; 18
    2fc6:	0c 94 f0 18 	jmp	0x31e0	; 0x31e0 <__epilogue_restores__>

00002fca <strnlen_P>:
    2fca:	fc 01       	movw	r30, r24
    2fcc:	05 90       	lpm	r0, Z+
    2fce:	61 50       	subi	r22, 0x01	; 1
    2fd0:	70 40       	sbci	r23, 0x00	; 0
    2fd2:	01 10       	cpse	r0, r1
    2fd4:	d8 f7       	brcc	.-10     	; 0x2fcc <strnlen_P+0x2>
    2fd6:	80 95       	com	r24
    2fd8:	90 95       	com	r25
    2fda:	8e 0f       	add	r24, r30
    2fdc:	9f 1f       	adc	r25, r31
    2fde:	08 95       	ret

00002fe0 <strnlen>:
    2fe0:	fc 01       	movw	r30, r24
    2fe2:	61 50       	subi	r22, 0x01	; 1
    2fe4:	70 40       	sbci	r23, 0x00	; 0
    2fe6:	01 90       	ld	r0, Z+
    2fe8:	01 10       	cpse	r0, r1
    2fea:	d8 f7       	brcc	.-10     	; 0x2fe2 <strnlen+0x2>
    2fec:	80 95       	com	r24
    2fee:	90 95       	com	r25
    2ff0:	8e 0f       	add	r24, r30
    2ff2:	9f 1f       	adc	r25, r31
    2ff4:	08 95       	ret

00002ff6 <fputc>:
    2ff6:	0f 93       	push	r16
    2ff8:	1f 93       	push	r17
    2ffa:	cf 93       	push	r28
    2ffc:	df 93       	push	r29
    2ffe:	fb 01       	movw	r30, r22
    3000:	23 81       	ldd	r18, Z+3	; 0x03
    3002:	21 fd       	sbrc	r18, 1
    3004:	03 c0       	rjmp	.+6      	; 0x300c <fputc+0x16>
    3006:	8f ef       	ldi	r24, 0xFF	; 255
    3008:	9f ef       	ldi	r25, 0xFF	; 255
    300a:	2c c0       	rjmp	.+88     	; 0x3064 <fputc+0x6e>
    300c:	22 ff       	sbrs	r18, 2
    300e:	16 c0       	rjmp	.+44     	; 0x303c <fputc+0x46>
    3010:	46 81       	ldd	r20, Z+6	; 0x06
    3012:	57 81       	ldd	r21, Z+7	; 0x07
    3014:	24 81       	ldd	r18, Z+4	; 0x04
    3016:	35 81       	ldd	r19, Z+5	; 0x05
    3018:	42 17       	cp	r20, r18
    301a:	53 07       	cpc	r21, r19
    301c:	44 f4       	brge	.+16     	; 0x302e <fputc+0x38>
    301e:	a0 81       	ld	r26, Z
    3020:	b1 81       	ldd	r27, Z+1	; 0x01
    3022:	9d 01       	movw	r18, r26
    3024:	2f 5f       	subi	r18, 0xFF	; 255
    3026:	3f 4f       	sbci	r19, 0xFF	; 255
    3028:	31 83       	std	Z+1, r19	; 0x01
    302a:	20 83       	st	Z, r18
    302c:	8c 93       	st	X, r24
    302e:	26 81       	ldd	r18, Z+6	; 0x06
    3030:	37 81       	ldd	r19, Z+7	; 0x07
    3032:	2f 5f       	subi	r18, 0xFF	; 255
    3034:	3f 4f       	sbci	r19, 0xFF	; 255
    3036:	37 83       	std	Z+7, r19	; 0x07
    3038:	26 83       	std	Z+6, r18	; 0x06
    303a:	14 c0       	rjmp	.+40     	; 0x3064 <fputc+0x6e>
    303c:	8b 01       	movw	r16, r22
    303e:	ec 01       	movw	r28, r24
    3040:	fb 01       	movw	r30, r22
    3042:	00 84       	ldd	r0, Z+8	; 0x08
    3044:	f1 85       	ldd	r31, Z+9	; 0x09
    3046:	e0 2d       	mov	r30, r0
    3048:	09 95       	icall
    304a:	89 2b       	or	r24, r25
    304c:	e1 f6       	brne	.-72     	; 0x3006 <fputc+0x10>
    304e:	d8 01       	movw	r26, r16
    3050:	16 96       	adiw	r26, 0x06	; 6
    3052:	8d 91       	ld	r24, X+
    3054:	9c 91       	ld	r25, X
    3056:	17 97       	sbiw	r26, 0x07	; 7
    3058:	01 96       	adiw	r24, 0x01	; 1
    305a:	17 96       	adiw	r26, 0x07	; 7
    305c:	9c 93       	st	X, r25
    305e:	8e 93       	st	-X, r24
    3060:	16 97       	sbiw	r26, 0x06	; 6
    3062:	ce 01       	movw	r24, r28
    3064:	df 91       	pop	r29
    3066:	cf 91       	pop	r28
    3068:	1f 91       	pop	r17
    306a:	0f 91       	pop	r16
    306c:	08 95       	ret

0000306e <__ultoa_invert>:
    306e:	fa 01       	movw	r30, r20
    3070:	aa 27       	eor	r26, r26
    3072:	28 30       	cpi	r18, 0x08	; 8
    3074:	51 f1       	breq	.+84     	; 0x30ca <__ultoa_invert+0x5c>
    3076:	20 31       	cpi	r18, 0x10	; 16
    3078:	81 f1       	breq	.+96     	; 0x30da <__ultoa_invert+0x6c>
    307a:	e8 94       	clt
    307c:	6f 93       	push	r22
    307e:	6e 7f       	andi	r22, 0xFE	; 254
    3080:	6e 5f       	subi	r22, 0xFE	; 254
    3082:	7f 4f       	sbci	r23, 0xFF	; 255
    3084:	8f 4f       	sbci	r24, 0xFF	; 255
    3086:	9f 4f       	sbci	r25, 0xFF	; 255
    3088:	af 4f       	sbci	r26, 0xFF	; 255
    308a:	b1 e0       	ldi	r27, 0x01	; 1
    308c:	3e d0       	rcall	.+124    	; 0x310a <__ultoa_invert+0x9c>
    308e:	b4 e0       	ldi	r27, 0x04	; 4
    3090:	3c d0       	rcall	.+120    	; 0x310a <__ultoa_invert+0x9c>
    3092:	67 0f       	add	r22, r23
    3094:	78 1f       	adc	r23, r24
    3096:	89 1f       	adc	r24, r25
    3098:	9a 1f       	adc	r25, r26
    309a:	a1 1d       	adc	r26, r1
    309c:	68 0f       	add	r22, r24
    309e:	79 1f       	adc	r23, r25
    30a0:	8a 1f       	adc	r24, r26
    30a2:	91 1d       	adc	r25, r1
    30a4:	a1 1d       	adc	r26, r1
    30a6:	6a 0f       	add	r22, r26
    30a8:	71 1d       	adc	r23, r1
    30aa:	81 1d       	adc	r24, r1
    30ac:	91 1d       	adc	r25, r1
    30ae:	a1 1d       	adc	r26, r1
    30b0:	20 d0       	rcall	.+64     	; 0x30f2 <__ultoa_invert+0x84>
    30b2:	09 f4       	brne	.+2      	; 0x30b6 <__ultoa_invert+0x48>
    30b4:	68 94       	set
    30b6:	3f 91       	pop	r19
    30b8:	2a e0       	ldi	r18, 0x0A	; 10
    30ba:	26 9f       	mul	r18, r22
    30bc:	11 24       	eor	r1, r1
    30be:	30 19       	sub	r19, r0
    30c0:	30 5d       	subi	r19, 0xD0	; 208
    30c2:	31 93       	st	Z+, r19
    30c4:	de f6       	brtc	.-74     	; 0x307c <__ultoa_invert+0xe>
    30c6:	cf 01       	movw	r24, r30
    30c8:	08 95       	ret
    30ca:	46 2f       	mov	r20, r22
    30cc:	47 70       	andi	r20, 0x07	; 7
    30ce:	40 5d       	subi	r20, 0xD0	; 208
    30d0:	41 93       	st	Z+, r20
    30d2:	b3 e0       	ldi	r27, 0x03	; 3
    30d4:	0f d0       	rcall	.+30     	; 0x30f4 <__ultoa_invert+0x86>
    30d6:	c9 f7       	brne	.-14     	; 0x30ca <__ultoa_invert+0x5c>
    30d8:	f6 cf       	rjmp	.-20     	; 0x30c6 <__ultoa_invert+0x58>
    30da:	46 2f       	mov	r20, r22
    30dc:	4f 70       	andi	r20, 0x0F	; 15
    30de:	40 5d       	subi	r20, 0xD0	; 208
    30e0:	4a 33       	cpi	r20, 0x3A	; 58
    30e2:	18 f0       	brcs	.+6      	; 0x30ea <__ultoa_invert+0x7c>
    30e4:	49 5d       	subi	r20, 0xD9	; 217
    30e6:	31 fd       	sbrc	r19, 1
    30e8:	40 52       	subi	r20, 0x20	; 32
    30ea:	41 93       	st	Z+, r20
    30ec:	02 d0       	rcall	.+4      	; 0x30f2 <__ultoa_invert+0x84>
    30ee:	a9 f7       	brne	.-22     	; 0x30da <__ultoa_invert+0x6c>
    30f0:	ea cf       	rjmp	.-44     	; 0x30c6 <__ultoa_invert+0x58>
    30f2:	b4 e0       	ldi	r27, 0x04	; 4
    30f4:	a6 95       	lsr	r26
    30f6:	97 95       	ror	r25
    30f8:	87 95       	ror	r24
    30fa:	77 95       	ror	r23
    30fc:	67 95       	ror	r22
    30fe:	ba 95       	dec	r27
    3100:	c9 f7       	brne	.-14     	; 0x30f4 <__ultoa_invert+0x86>
    3102:	00 97       	sbiw	r24, 0x00	; 0
    3104:	61 05       	cpc	r22, r1
    3106:	71 05       	cpc	r23, r1
    3108:	08 95       	ret
    310a:	9b 01       	movw	r18, r22
    310c:	ac 01       	movw	r20, r24
    310e:	0a 2e       	mov	r0, r26
    3110:	06 94       	lsr	r0
    3112:	57 95       	ror	r21
    3114:	47 95       	ror	r20
    3116:	37 95       	ror	r19
    3118:	27 95       	ror	r18
    311a:	ba 95       	dec	r27
    311c:	c9 f7       	brne	.-14     	; 0x3110 <__ultoa_invert+0xa2>
    311e:	62 0f       	add	r22, r18
    3120:	73 1f       	adc	r23, r19
    3122:	84 1f       	adc	r24, r20
    3124:	95 1f       	adc	r25, r21
    3126:	a0 1d       	adc	r26, r0
    3128:	08 95       	ret

0000312a <eeprom_read_byte>:
    312a:	f9 99       	sbic	0x1f, 1	; 31
    312c:	fe cf       	rjmp	.-4      	; 0x312a <eeprom_read_byte>
    312e:	92 bd       	out	0x22, r25	; 34
    3130:	81 bd       	out	0x21, r24	; 33
    3132:	f8 9a       	sbi	0x1f, 0	; 31
    3134:	99 27       	eor	r25, r25
    3136:	80 b5       	in	r24, 0x20	; 32
    3138:	08 95       	ret

0000313a <eeprom_read_dword>:
    313a:	a6 e1       	ldi	r26, 0x16	; 22
    313c:	b0 e0       	ldi	r27, 0x00	; 0
    313e:	44 e0       	ldi	r20, 0x04	; 4
    3140:	50 e0       	ldi	r21, 0x00	; 0
    3142:	0c 94 c6 18 	jmp	0x318c	; 0x318c <eeprom_read_blraw>

00003146 <eeprom_read_word>:
    3146:	a8 e1       	ldi	r26, 0x18	; 24
    3148:	b0 e0       	ldi	r27, 0x00	; 0
    314a:	42 e0       	ldi	r20, 0x02	; 2
    314c:	50 e0       	ldi	r21, 0x00	; 0
    314e:	0c 94 c6 18 	jmp	0x318c	; 0x318c <eeprom_read_blraw>

00003152 <eeprom_write_byte>:
    3152:	26 2f       	mov	r18, r22

00003154 <eeprom_write_r18>:
    3154:	f9 99       	sbic	0x1f, 1	; 31
    3156:	fe cf       	rjmp	.-4      	; 0x3154 <eeprom_write_r18>
    3158:	1f ba       	out	0x1f, r1	; 31
    315a:	92 bd       	out	0x22, r25	; 34
    315c:	81 bd       	out	0x21, r24	; 33
    315e:	20 bd       	out	0x20, r18	; 32
    3160:	0f b6       	in	r0, 0x3f	; 63
    3162:	f8 94       	cli
    3164:	fa 9a       	sbi	0x1f, 2	; 31
    3166:	f9 9a       	sbi	0x1f, 1	; 31
    3168:	0f be       	out	0x3f, r0	; 63
    316a:	01 96       	adiw	r24, 0x01	; 1
    316c:	08 95       	ret

0000316e <eeprom_write_dword>:
    316e:	24 2f       	mov	r18, r20
    3170:	0e 94 aa 18 	call	0x3154	; 0x3154 <eeprom_write_r18>
    3174:	25 2f       	mov	r18, r21
    3176:	0e 94 aa 18 	call	0x3154	; 0x3154 <eeprom_write_r18>
    317a:	0c 94 bf 18 	jmp	0x317e	; 0x317e <eeprom_write_word>

0000317e <eeprom_write_word>:
    317e:	0e 94 a9 18 	call	0x3152	; 0x3152 <eeprom_write_byte>
    3182:	27 2f       	mov	r18, r23
    3184:	0c 94 aa 18 	jmp	0x3154	; 0x3154 <eeprom_write_r18>

00003188 <eeprom_read_block>:
    3188:	dc 01       	movw	r26, r24
    318a:	cb 01       	movw	r24, r22

0000318c <eeprom_read_blraw>:
    318c:	fc 01       	movw	r30, r24
    318e:	f9 99       	sbic	0x1f, 1	; 31
    3190:	fe cf       	rjmp	.-4      	; 0x318e <eeprom_read_blraw+0x2>
    3192:	06 c0       	rjmp	.+12     	; 0x31a0 <eeprom_read_blraw+0x14>
    3194:	f2 bd       	out	0x22, r31	; 34
    3196:	e1 bd       	out	0x21, r30	; 33
    3198:	f8 9a       	sbi	0x1f, 0	; 31
    319a:	31 96       	adiw	r30, 0x01	; 1
    319c:	00 b4       	in	r0, 0x20	; 32
    319e:	0d 92       	st	X+, r0
    31a0:	41 50       	subi	r20, 0x01	; 1
    31a2:	50 40       	sbci	r21, 0x00	; 0
    31a4:	b8 f7       	brcc	.-18     	; 0x3194 <eeprom_read_blraw+0x8>
    31a6:	08 95       	ret

000031a8 <__prologue_saves__>:
    31a8:	2f 92       	push	r2
    31aa:	3f 92       	push	r3
    31ac:	4f 92       	push	r4
    31ae:	5f 92       	push	r5
    31b0:	6f 92       	push	r6
    31b2:	7f 92       	push	r7
    31b4:	8f 92       	push	r8
    31b6:	9f 92       	push	r9
    31b8:	af 92       	push	r10
    31ba:	bf 92       	push	r11
    31bc:	cf 92       	push	r12
    31be:	df 92       	push	r13
    31c0:	ef 92       	push	r14
    31c2:	ff 92       	push	r15
    31c4:	0f 93       	push	r16
    31c6:	1f 93       	push	r17
    31c8:	cf 93       	push	r28
    31ca:	df 93       	push	r29
    31cc:	cd b7       	in	r28, 0x3d	; 61
    31ce:	de b7       	in	r29, 0x3e	; 62
    31d0:	ca 1b       	sub	r28, r26
    31d2:	db 0b       	sbc	r29, r27
    31d4:	0f b6       	in	r0, 0x3f	; 63
    31d6:	f8 94       	cli
    31d8:	de bf       	out	0x3e, r29	; 62
    31da:	0f be       	out	0x3f, r0	; 63
    31dc:	cd bf       	out	0x3d, r28	; 61
    31de:	09 94       	ijmp

000031e0 <__epilogue_restores__>:
    31e0:	2a 88       	ldd	r2, Y+18	; 0x12
    31e2:	39 88       	ldd	r3, Y+17	; 0x11
    31e4:	48 88       	ldd	r4, Y+16	; 0x10
    31e6:	5f 84       	ldd	r5, Y+15	; 0x0f
    31e8:	6e 84       	ldd	r6, Y+14	; 0x0e
    31ea:	7d 84       	ldd	r7, Y+13	; 0x0d
    31ec:	8c 84       	ldd	r8, Y+12	; 0x0c
    31ee:	9b 84       	ldd	r9, Y+11	; 0x0b
    31f0:	aa 84       	ldd	r10, Y+10	; 0x0a
    31f2:	b9 84       	ldd	r11, Y+9	; 0x09
    31f4:	c8 84       	ldd	r12, Y+8	; 0x08
    31f6:	df 80       	ldd	r13, Y+7	; 0x07
    31f8:	ee 80       	ldd	r14, Y+6	; 0x06
    31fa:	fd 80       	ldd	r15, Y+5	; 0x05
    31fc:	0c 81       	ldd	r16, Y+4	; 0x04
    31fe:	1b 81       	ldd	r17, Y+3	; 0x03
    3200:	aa 81       	ldd	r26, Y+2	; 0x02
    3202:	b9 81       	ldd	r27, Y+1	; 0x01
    3204:	ce 0f       	add	r28, r30
    3206:	d1 1d       	adc	r29, r1
    3208:	0f b6       	in	r0, 0x3f	; 63
    320a:	f8 94       	cli
    320c:	de bf       	out	0x3e, r29	; 62
    320e:	0f be       	out	0x3f, r0	; 63
    3210:	cd bf       	out	0x3d, r28	; 61
    3212:	ed 01       	movw	r28, r26
    3214:	08 95       	ret

00003216 <_exit>:
    3216:	f8 94       	cli

00003218 <__stop_program>:
    3218:	ff cf       	rjmp	.-2      	; 0x3218 <__stop_program>
