#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 27 16:37:47 2022
# Process ID: 100325
# Current directory: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC
# Command line: vivado /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.xpr
# Log file: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/vivado.log
# Journal file: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/Common.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/i2c_user.vhd] -no_script -reset -force -quiet
remove_files  /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/i2c_user.vhd
launch_simulation
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/cora_wrapper_behav.wcfg
source cora_wrapper.tcl
add_force {/cora_wrapper/btn_n} -radix hex {1 0ns}
add_force {/cora_wrapper/clk} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
run 5000 us
save_wave_config {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/cora_wrapper_behav.wcfg}
save_wave_config {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/cora_wrapper_behav.wcfg}
close_sim
close_project
open_project /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_LCD/I2C_LCD/I2C_LCD.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_LCD/Common.vhd
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_LCD/I2C_LCD/cora_wrapper_behav.wcfg
source cora_wrapper.tcl
close_sim
open_project /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.xpr
update_compile_order -fileset sources_1
current_project I2C_LCD
launch_simulation
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/I2C_LCD/I2C_LCD/cora_wrapper_behav.wcfg
source cora_wrapper.tcl
add_force {/cora_wrapper/btn_n} -radix hex {1 0ns}
add_force {/cora_wrapper/clk} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
run 5000 us
create_project clock_gen /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen -part xc7z010clg400-1
set_property board_part digilentinc.com:cora-z7-10:part0:1.0 [current_project]
add_files -norecurse /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clock_gen [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
source clock_gen.tcl
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/data_i} -radix hex {125 0ns}
add_force {/clock_gen/data_i} -radix unsigned {125 0ns}
run 5000 us
add_force {/clock_gen/reset_n} -radix hex {0 0ns}
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
run 5000 us
run 5000 us
relaunch_sim
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 5000 us
relaunch_sim
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 5000 us
run 5000 us
run 5000 us
run 5000 us
run 5000 us
run 5000 us
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 5000 us
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 5000 us
run 5000 us
run 5000 us
run 5000 us
run 5000 us
run 1 s
relaunch_sim
file mkdir /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen/clock_gen.srcs/sources_1/new
close [ open /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen/clock_gen.srcs/sources_1/new/math_real.vhd w ]
add_files /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen/clock_gen.srcs/sources_1/new/math_real.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 1 s
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 1 s
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {30 0ns}
run 1 s
add_force {/clock_gen/data_i} -radix hex {FF 0ns}
run 1 s
add_force {/clock_gen/data_i} -radix hex {0 0ns}
run 1 s
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen/clock_gen.srcs/sources_1/new/math_real.vhd] -no_script -reset -force -quiet
remove_files  /home/spixy/Documents/College/EE316/EE316P3/EE316P3/Clock_Gen/clock_gen/clock_gen.srcs/sources_1/new/math_real.vhd
relaunch_sim
add_force {/clock_gen/clk_i} -radix hex {1 0ns} {0 4000ps} -repeat_every 8000ps
add_force {/clock_gen/reset_n} -radix hex {1 0ns}
add_force {/clock_gen/data_i} -radix hex {FF 0ns}
run 1 s
relaunch_sim
