{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745595979500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745595979506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 10:46:19 2025 " "Processing started: Fri Apr 25 10:46:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745595979506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595979506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595979506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745595979847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745595979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "RippleCarryAdder/Full_Adder.v" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/RippleCarryAdder/Full_Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/fabehavsv/fabehavsv.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/fabehavsv/fabehavsv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "Exponent_Inc/FAbehavSV/FAbehavSV.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/FAbehavSV/FAbehavSV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "Exponent_Inc/halfADDER.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/halfADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/controlled_incr_decr.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/controlled_incr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controlled_incr_decr " "Found entity 1: Controlled_incr_decr" {  } { { "Exponent_Inc/Controlled_incr_decr.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/Controlled_incr_decr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter/rightshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter/rightshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter " "Found entity 1: rightShifter" {  } { { "rightShifter/rightShifter.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/rightShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter/mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "rightShifter/mux2x1.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/rc_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/rc_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RC_Sub " "Found entity 1: RC_Sub" {  } { { "expo_subtractor/RC_Sub.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/RC_Sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/five_bit_expo.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/five_bit_expo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Bit_Expo " "Found entity 1: Five_Bit_Expo" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/conv_two.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/conv_two.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_two " "Found entity 1: conv_two" {  } { { "expo_subtractor/conv_two.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/conv_two.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/clock_div/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/clock_div/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Keypad_Input/clock_div/clock_div.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/clock_div/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_base/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_base/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_decoder/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_decoder/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Keypad_Input/keypad_decoder/keypad_decoder.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_decoder/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_fsm/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_fsm/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Keypad_Input/keypad_fsm/keypad_fsm.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_fsm/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/shift_reg/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/shift_reg/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Keypad_Input/shift_reg/shift_reg.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/shift_reg/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keypad_Input " "Found entity 1: Keypad_Input" {  } { { "../Keypad_Input/Keypad_Input.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987415 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745595987417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../LCD/bin2bcd.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_board_test_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_board_test_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Board_Test_LCD " "Found entity 1: LCD_Board_Test_LCD" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987424 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "NBitRegister.sv " "Can't analyze file -- file NBitRegister.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745595987428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder/ripple_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadder/ripple_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Carry " "Found entity 1: Ripple_Carry" {  } { { "RippleCarryAdder/Ripple_Carry.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/RippleCarryAdder/Ripple_Carry.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter " "Found entity 1: leftShifter" {  } { { "leftShifter.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/leftShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745595987429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig_sig LCD_Board_Test_LCD.sv(53) " "Verilog HDL Implicit Net warning at LCD_Board_Test_LCD.sv(53): created implicit net for \"trig_sig\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987429 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(70) " "Verilog HDL Instantiation warning at LCD.sv(70): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745595987431 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(83) " "Verilog HDL Instantiation warning at LCD.sv(83): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745595987433 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(106) " "Verilog HDL Instantiation warning at LCD.sv(106): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745595987433 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD_Board_Test_LCD.sv(185) " "Verilog HDL Instantiation warning at LCD_Board_Test_LCD.sv(185): instance has no name" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745595987434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_Board_Test_LCD " "Elaborating entity \"LCD_Board_Test_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745595987457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SA LCD_Board_Test_LCD.sv(41) " "Verilog HDL or VHDL warning at LCD_Board_Test_LCD.sv(41): object \"SA\" assigned a value but never read" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 LCD_Board_Test_LCD.sv(64) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(64): truncated value with size 20 to match size of target (16)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 LCD_Board_Test_LCD.sv(65) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(65): truncated value with size 20 to match size of target (16)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 LCD_Board_Test_LCD.sv(66) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(66): truncated value with size 11 to match size of target (10)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Areg LCD_Board_Test_LCD.sv(56) " "Verilog HDL Always Construct warning at LCD_Board_Test_LCD.sv(56): inferring latch(es) for variable \"Areg\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg LCD_Board_Test_LCD.sv(56) " "Verilog HDL Always Construct warning at LCD_Board_Test_LCD.sv(56): inferring latch(es) for variable \"Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_Board_LED LCD_Board_Test_LCD.sv(16) " "Output port \"LCD_Board_LED\" at LCD_Board_Test_LCD.sv(16) has no driver" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[0\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[0\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[1\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[1\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[2\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[2\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[3\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[3\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[4\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[4\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[5\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[5\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[6\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[6\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[7\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[7\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[8\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[8\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[9\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[9\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[10\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[10\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[11\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[11\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987463 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[12\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[12\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[13\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[13\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[14\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[14\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[15\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[15\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[0\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[0\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[1\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[1\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[2\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[2\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[3\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[3\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[4\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[4\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[5\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[5\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[6\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[6\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[7\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[7\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[8\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[8\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[9\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[9\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[10\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[10\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[11\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[11\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[12\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[12\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[13\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[13\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[14\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[14\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[15\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[15\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 "|LCD_Board_Test_LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keypad_Input Keypad_Input:Keypad_Input_inst " "Elaborating entity \"Keypad_Input\" for hierarchy \"Keypad_Input:Keypad_Input_inst\"" {  } { { "LCD_Board_Test_LCD.sv" "Keypad_Input_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\"" {  } { { "../Keypad_Input/Keypad_Input.sv" "keypad_base" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_fsm" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg Keypad_Input:Keypad_Input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|shift_reg:shift_reg\"" {  } { { "../Keypad_Input/Keypad_Input.sv" "shift_reg" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_Bit_Expo Five_Bit_Expo:Exponent_Subtractor " "Elaborating entity \"Five_Bit_Expo\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\"" {  } { { "LCD_Board_Test_LCD.sv" "Exponent_Subtractor" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC_Sub Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst " "Elaborating entity \"RC_Sub\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\"" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "RC_Sub_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\|Full_Adder:s0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\|Full_Adder:s0\"" {  } { { "expo_subtractor/RC_Sub.sv" "s0" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/RC_Sub.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_two Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst " "Elaborating entity \"conv_two\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\"" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "conv_two_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "expo_subtractor/conv_two.sv" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/conv_two.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter rightShifter:Mantissa_Right_Shifter " "Elaborating entity \"rightShifter\" for hierarchy \"rightShifter:Mantissa_Right_Shifter\"" {  } { { "LCD_Board_Test_LCD.sv" "Mantissa_Right_Shifter" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 rightShifter:Mantissa_Right_Shifter\|mux2x1:ins0_0 " "Elaborating entity \"mux2x1\" for hierarchy \"rightShifter:Mantissa_Right_Shifter\|mux2x1:ins0_0\"" {  } { { "rightShifter/rightShifter.sv" "ins0_0" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/rightShifter.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ripple_Carry Ripple_Carry:RippleCarry_Adder " "Elaborating entity \"Ripple_Carry\" for hierarchy \"Ripple_Carry:RippleCarry_Adder\"" {  } { { "LCD_Board_Test_LCD.sv" "RippleCarry_Adder" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlled_incr_decr Controlled_incr_decr:Controlled_Exponent_Incrementor " "Elaborating entity \"Controlled_incr_decr\" for hierarchy \"Controlled_incr_decr:Controlled_Exponent_Incrementor\"" {  } { { "LCD_Board_Test_LCD.sv" "Controlled_Exponent_Incrementor" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav Controlled_incr_decr:Controlled_Exponent_Incrementor\|FAbehav:FA " "Elaborating entity \"FAbehav\" for hierarchy \"Controlled_incr_decr:Controlled_Exponent_Incrementor\|FAbehav:FA\"" {  } { { "Exponent_Inc/Controlled_incr_decr.sv" "FA" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/Controlled_incr_decr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter leftShifter:Mantissa_Normalizer_LShifter " "Elaborating entity \"leftShifter\" for hierarchy \"leftShifter:Mantissa_Normalizer_LShifter\"" {  } { { "LCD_Board_Test_LCD.sv" "Mantissa_Normalizer_LShifter" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:comb_293 " "Elaborating entity \"LCD\" for hierarchy \"LCD:comb_293\"" {  } { { "LCD_Board_Test_LCD.sv" "comb_293" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987487 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_sign 0 LCD.sv(22) " "Net \"a_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745595987503 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_sign 0 LCD.sv(22) " "Net \"b_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745595987503 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_sign 0 LCD.sv(22) " "Net \"c_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745595987503 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745595987503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCD:comb_293\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCD:comb_293\|bcd2disp:a_bcd2disp\"" {  } { { "../LCD/LCD.sv" "a_bcd2disp" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leading_zero bcd2disp.sv(11) " "Verilog HDL or VHDL warning at bcd2disp.sv(11): object \"leading_zero\" assigned a value but never read" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(29) " "Verilog HDL Case Statement warning at bcd2disp.sv(29): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(30) " "Verilog HDL Case Statement warning at bcd2disp.sv(30): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(31) " "Verilog HDL Case Statement warning at bcd2disp.sv(31): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(32) " "Verilog HDL Case Statement warning at bcd2disp.sv(32): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(33) " "Verilog HDL Case Statement warning at bcd2disp.sv(33): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(34) " "Verilog HDL Case Statement warning at bcd2disp.sv(34): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(35) " "Verilog HDL Case Statement warning at bcd2disp.sv(35): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(36) " "Verilog HDL Case Statement warning at bcd2disp.sv(36): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987505 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCD:comb_293\|calculator_operation_display:comb_483 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCD:comb_293\|calculator_operation_display:comb_483\"" {  } { { "../LCD/LCD.sv" "comb_483" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987506 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(142) " "Verilog HDL Case Statement warning at LCD.sv(142): case item expression never matches the case expression" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 142 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745595987508 "|LCD_Board_Test_LCD|LCD:comb_268|calculator_operation_display:comb_483"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCD:comb_293\|LCD_Initilizer:comb_484 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCD:comb_293\|LCD_Initilizer:comb_484\"" {  } { { "../LCD/LCD.sv" "comb_484" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD:comb_293\|LCD_Driver:comb_1125 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD:comb_293\|LCD_Driver:comb_1125\"" {  } { { "../LCD/LCD.sv" "comb_1125" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595987512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (6)" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745595987513 "|LCD_Board_Test_LCD|LCD:comb_268|LCD_Driver:comb_1125"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745595987515 "|LCD_Board_Test_LCD|LCD:comb_268|LCD_Driver:comb_1125"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745595987515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745595987515 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[0\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[0\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[1\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[1\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[2\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[2\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[3\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[3\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[4\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[4\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[5\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[5\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[6\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[6\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[7\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[7\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745595987780 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745595987780 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Keypad_Input/keypad_decoder/keypad_decoder.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_decoder/keypad_decoder.sv" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1745595988056 "|LCD_Board_Test_LCD|Keypad_Input:Keypad_Input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1745595988056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745595988230 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745595988246 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745595988246 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[0\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[0\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[1\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[1\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[2\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[2\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[3\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[3\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[4\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[4\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[5\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[5\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[7\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[7\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745595988246 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745595988246 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595988500 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745595988500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[7\] GND " "Pin \"LCD_Board_LED\[7\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[6\] GND " "Pin \"LCD_Board_LED\[6\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[5\] GND " "Pin \"LCD_Board_LED\[5\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[4\] GND " "Pin \"LCD_Board_LED\[4\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[3\] GND " "Pin \"LCD_Board_LED\[3\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[2\] GND " "Pin \"LCD_Board_LED\[2\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[1\] GND " "Pin \"LCD_Board_LED\[1\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[0\] GND " "Pin \"LCD_Board_LED\[0\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|LCD_Board_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745595988500 "|LCD_Board_Test_LCD|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745595988500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745595988566 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745595989373 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]~14 " "Logic cell \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]~14\"" {  } { { "../LCD/Driver.sv" "DATA\[6\]~14" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989384 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745595989384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.map.smsg " "Generated suppressed messages file C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595989427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745595989583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745595989583 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[11\] " "No output dependent on input pin \"LCD_Board_PB\[11\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[10\] " "No output dependent on input pin \"LCD_Board_PB\[10\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[9\] " "No output dependent on input pin \"LCD_Board_PB\[9\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[8\] " "No output dependent on input pin \"LCD_Board_PB\[8\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[7\] " "No output dependent on input pin \"LCD_Board_PB\[7\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[6\] " "No output dependent on input pin \"LCD_Board_PB\[6\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[5\] " "No output dependent on input pin \"LCD_Board_PB\[5\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[4\] " "No output dependent on input pin \"LCD_Board_PB\[4\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[3\] " "No output dependent on input pin \"LCD_Board_PB\[3\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_PB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[4\] " "No output dependent on input pin \"LCD_Board_SW\[4\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[3\] " "No output dependent on input pin \"LCD_Board_SW\[3\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[2\] " "No output dependent on input pin \"LCD_Board_SW\[2\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[1\] " "No output dependent on input pin \"LCD_Board_SW\[1\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[0\] " "No output dependent on input pin \"LCD_Board_SW\[0\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|LCD_Board_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "target_line\[0\] " "No output dependent on input pin \"target_line\[0\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|target_line[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "target_line\[1\] " "No output dependent on input pin \"target_line\[1\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745595989668 "|LCD_Board_Test_LCD|target_line[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745595989668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "818 " "Implemented 818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745595989668 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745595989668 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745595989668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745595989668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745595989668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745595989707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 10:46:29 2025 " "Processing ended: Fri Apr 25 10:46:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745595989707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745595989707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745595989707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745595989707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745595990867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745595990867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 10:46:30 2025 " "Processing started: Fri Apr 25 10:46:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745595990867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745595990867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745595990867 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745595990962 ""}
{ "Info" "0" "" "Project  = LCD_Board_Test_LCD" {  } {  } 0 0 "Project  = LCD_Board_Test_LCD" 0 0 "Fitter" 0 0 1745595990962 ""}
{ "Info" "0" "" "Revision = LCD_Board_Test_LCD" {  } {  } 0 0 "Revision = LCD_Board_Test_LCD" 0 0 "Fitter" 0 0 1745595990962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745595991064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745595991064 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_Board_Test_LCD 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LCD_Board_Test_LCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745595991074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745595991090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745595991090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745595991266 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745595991266 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745595991361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745595991361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745595991361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745595991393 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 53 " "No exact pin location assignment(s) for 4 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745595991667 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_Board_Test_LCD.sdc " "Synopsys Design Constraints File file not found: 'LCD_Board_Test_LCD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745595992171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745595992224 ""}  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745595992224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Board_PB\[2\]~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node LCD_Board_PB\[2\]~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745595992224 ""}  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745595992224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Breg\[0\]~0  " "Automatically promoted node Breg\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745595992224 ""}  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745595992224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|valid  " "Automatically promoted node Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745595992224 ""}  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745595992224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745595992588 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745595992599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745595992599 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745595992599 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1745595992615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1745595992615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1745595992615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 33 15 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 12 36 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 4 48 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745595992615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1745595992615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1745595992615 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745595992694 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745595992727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745595993991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745595994197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745595994228 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745595996650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745595996650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745595997135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745595998530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745595998530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745596000344 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745596000344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745596000344 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745596000521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745596000523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745596001012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745596001012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745596001649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745596002444 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[0\] a permanently enabled " "Pin lcd_data\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[1\] a permanently enabled " "Pin lcd_data\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[2\] a permanently enabled " "Pin lcd_data\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[3\] a permanently enabled " "Pin lcd_data\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[4\] a permanently enabled " "Pin lcd_data\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[5\] a permanently enabled " "Pin lcd_data\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[6\] a permanently enabled " "Pin lcd_data\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[7\] a permanently enabled " "Pin lcd_data\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745596002655 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1745596002655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.fit.smsg " "Generated suppressed messages file C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745596002719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5660 " "Peak virtual memory: 5660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745596003259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 10:46:43 2025 " "Processing ended: Fri Apr 25 10:46:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745596003259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745596003259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745596003259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745596003259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745596004456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745596004456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 10:46:44 2025 " "Processing started: Fri Apr 25 10:46:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745596004456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745596004456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745596004456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745596004738 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745596006110 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745596006203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745596007030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 10:46:47 2025 " "Processing ended: Fri Apr 25 10:46:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745596007030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745596007030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745596007030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745596007030 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745596007651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745596008510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745596008510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 10:46:47 2025 " "Processing started: Fri Apr 25 10:46:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745596008510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745596008510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_Board_Test_LCD -c LCD_Board_Test_LCD " "Command: quartus_sta LCD_Board_Test_LCD -c LCD_Board_Test_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745596008510 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745596008650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745596008792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745596008792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596008824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596008824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1745596009025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_Board_Test_LCD.sdc " "Synopsys Design Constraints File file not found: 'LCD_Board_Test_LCD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745596009093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596009093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745596009093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Board_PB\[2\] LCD_Board_PB\[2\] " "create_clock -period 1.000 -name LCD_Board_PB\[2\] LCD_Board_PB\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745596009093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Board_PB\[0\] LCD_Board_PB\[0\] " "create_clock -period 1.000 -name LCD_Board_PB\[0\] LCD_Board_PB\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745596009093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row_sig\[0\] row_sig\[0\] " "create_clock -period 1.000 -name row_sig\[0\] row_sig\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745596009093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745596009093 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745596009093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745596009093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745596009093 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745596009093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745596009125 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1745596009144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745596009146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.556 " "Worst-case setup slack is -12.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.556            -185.174 LCD_Board_PB\[2\]  " "  -12.556            -185.174 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.904            -723.315 clk  " "   -7.904            -723.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.622            -142.379 LCD_Board_PB\[0\]  " "   -5.622            -142.379 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778             -38.175 row_sig\[0\]  " "   -2.778             -38.175 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.883             -11.673 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.883             -11.673 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596009157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk  " "    0.329               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 row_sig\[0\]  " "    0.621               0.000 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 LCD_Board_PB\[0\]  " "    0.959               0.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 LCD_Board_PB\[2\]  " "    1.033               0.000 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596009160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596009173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596009189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 clk  " "   -3.000            -248.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.574 row_sig\[0\]  " "   -3.000             -80.574 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 LCD_Board_PB\[2\]  " "   -3.000             -25.448 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LCD_Board_PB\[0\]  " "   -3.000              -3.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596009189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596009189 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745596009223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745596009237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745596010013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745596010141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745596010154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.545 " "Worst-case setup slack is -11.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.545            -170.203 LCD_Board_PB\[2\]  " "  -11.545            -170.203 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.154            -646.600 clk  " "   -7.154            -646.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.158            -130.393 LCD_Board_PB\[0\]  " "   -5.158            -130.393 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.542             -34.057 row_sig\[0\]  " "   -2.542             -34.057 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -10.369 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.728             -10.369 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clk  " "    0.295               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 row_sig\[0\]  " "    0.493               0.000 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 LCD_Board_PB\[0\]  " "    0.935               0.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015               0.000 LCD_Board_PB\[2\]  " "    1.015               0.000 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596010186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596010193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 clk  " "   -3.000            -248.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.919 row_sig\[0\]  " "   -3.000             -74.919 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 LCD_Board_PB\[2\]  " "   -3.000             -25.448 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LCD_Board_PB\[0\]  " "   -3.000              -3.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010202 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745596010222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745596010377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745596010377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.676 " "Worst-case setup slack is -4.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.676             -68.053 LCD_Board_PB\[2\]  " "   -4.676             -68.053 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744            -211.934 clk  " "   -2.744            -211.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023             -50.917 LCD_Board_PB\[0\]  " "   -2.023             -50.917 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262             -17.239 row_sig\[0\]  " "   -1.262             -17.239 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -2.759 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.721              -2.759 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.115               0.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 row_sig\[0\]  " "    0.207               0.000 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 LCD_Board_PB\[0\]  " "    0.296               0.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 LCD_Board_PB\[2\]  " "    0.683               0.000 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596010409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745596010417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -184.459 clk  " "   -3.000            -184.459 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.248 row_sig\[0\]  " "   -3.000             -49.248 row_sig\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.478 LCD_Board_PB\[2\]  " "   -3.000             -19.478 LCD_Board_PB\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LCD_Board_PB\[0\]  " "   -3.000              -3.000 LCD_Board_PB\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745596010424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745596010424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745596011076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745596011076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745596011196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 10:46:51 2025 " "Processing ended: Fri Apr 25 10:46:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745596011196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745596011196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745596011196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745596011196 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 109 s " "Quartus Prime Full Compilation was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745596011866 ""}
