strict digraph "" {
	node [label="\N"];
	"17:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f06fec91310>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['wclk', 'wrst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['g_wptr_next', 'b_wptr_next', 'wrst_n']"];
	"17:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06fec91ed0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	 [cond="[]",
		lineno=None];
	"18:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06fec91f10>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	 [cond="[]",
		lineno=None];
	"18:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06fec95310>",
		fillcolor=turquoise,
		label="18:BL
b_wptr <= 0;
g_wptr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fec95350>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f06fec95490>]",
		style=filled,
		typ=Block];
	"18:IF" -> "18:BL"	 [cond="['wrst_n']",
		label="(!wrst_n)",
		lineno=18];
	"22:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06fec91f90>",
		fillcolor=turquoise,
		label="22:BL
b_wptr <= b_wptr_next;
g_wptr <= g_wptr_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fec91fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f06fec95190>]",
		style=filled,
		typ=Block];
	"18:IF" -> "22:BL"	 [cond="['wrst_n']",
		label="!((!wrst_n))",
		lineno=18];
	"Leaf_17:AL"	 [def_var="['g_wptr', 'b_wptr']",
		label="Leaf_17:AL"];
	"18:BL" -> "Leaf_17:AL"	 [cond="[]",
		lineno=None];
	"22:BL" -> "Leaf_17:AL"	 [cond="[]",
		lineno=None];
}
