{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718444367667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718444367668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 10:39:27 2024 " "Processing started: Sat Jun 15 10:39:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718444367668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444367668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444367668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718444367970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718444367976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Behavioral " "Found design unit 1: VIC-Behavioral" {  } { { "../src/vic.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/vic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373704 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "../src/vic.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/vic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement_b-struct " "Found design unit 1: UniteDeTraitement_b-struct" {  } { { "../src/unite_de_traitement_b.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement_b " "Found entity 1: UniteDeTraitement_b" {  } { { "../src/unite_de_traitement_b.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement_a-struct " "Found design unit 1: UniteDeTraitement_a-struct" {  } { { "../src/unite_de_traitement_a.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement_a " "Found entity 1: UniteDeTraitement_a" {  } { { "../src/unite_de_traitement_a.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement-struct " "Found design unit 1: UniteDeTraitement-struct" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement " "Found entity 1: UniteDeTraitement" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteGestionInstructionsInterruptions-Behavioral " "Found design unit 1: UniteGestionInstructionsInterruptions-Behavioral" {  } { { "../src/unite_de_gestion_des_instructions_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteGestionInstructionsInterruptions " "Found entity 1: UniteGestionInstructionsInterruptions" {  } { { "../src/unite_de_gestion_des_instructions_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteGestionInstructions-Behavioral " "Found design unit 1: UniteGestionInstructions-Behavioral" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteGestionInstructions " "Found entity 1: UniteGestionInstructions" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/ual_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/ual_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL_32bits-behavior " "Found design unit 1: UAL_32bits-behavior" {  } { { "../src/ual_32bits.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/ual_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL_32bits " "Found entity 1: UAL_32bits" {  } { { "../src/ual_32bits.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/ual_32bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/top_level_interruptions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/top_level_interruptions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_interruptions-struct " "Found design unit 1: top_level_interruptions-struct" {  } { { "../src/top_level_interruptions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level_interruptions.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_interruptions " "Found entity 1: top_level_interruptions" {  } { { "../src/top_level_interruptions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level_interruptions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-struct " "Found design unit 1: top_level-struct" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-Behavioral " "Found design unit 1: SignExtender-Behavioral" {  } { { "../src/sign_extender.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/sign_extender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "../src/sign_extender.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/registre_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/registre_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterPSR-Behavioral " "Found design unit 1: RegisterPSR-Behavioral" {  } { { "../src/registre_PSR.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/registre_PSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterPSR " "Found entity 1: RegisterPSR" {  } { { "../src/registre_PSR.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/registre_PSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-Behavioral " "Found design unit 1: RegisterBank-Behavioral" {  } { { "../src/register_bank.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "../src/register_bank.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/mux2v1_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/mux2v1_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "../src/mux2v1_gen.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/mux2v1_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/mux2v1_gen.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/mux2v1_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/instruction_memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/instruction_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decodeur_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decodeur_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderInterruption-Behavioral " "Found design unit 1: DecoderInterruption-Behavioral" {  } { { "../src/decodeur_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_interruption.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderInterruption " "Found entity 1: DecoderInterruption" {  } { { "../src/decodeur_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_interruption.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decodeur_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decodeur_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373724 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../src/decoder.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/decoder.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/cpu_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/cpu_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUInterruption-struct " "Found design unit 1: CPUInterruption-struct" {  } { { "../src/cpu_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu_interruption.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUInterruption " "Found entity 1: CPUInterruption" {  } { { "../src/cpu_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu_interruption.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373729 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444373729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373729 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "instruction_memory_IRQ work unite_de_gestion_des_instructions_interruption.vhd(79) " "VHDL Use Clause error at unite_de_gestion_des_instructions_interruption.vhd(79): design library \"work\" does not contain primary unit \"instruction_memory_IRQ\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../src/unite_de_gestion_des_instructions_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" 79 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1718444373729 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718444373811 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 15 10:39:33 2024 " "Processing ended: Sat Jun 15 10:39:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718444373811 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718444373811 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718444373811 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444373811 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444374488 ""}
