{
  "name": "ostd::arch::timer::hpet::Hpet::main_counter_is_64bits",
  "span": "ostd/src/arch/x86/timer/hpet.rs:121:5: 121:49",
  "mir": "fn ostd::arch::timer::hpet::Hpet::main_counter_is_64bits(_1: &arch::timer::hpet::Hpet) -> bool {\n    let mut _0: bool;\n    let mut _2: u32;\n    let mut _3: u32;\n    let mut _4: volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>;\n    let mut _5: &volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).0: volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>);\n        _4 = volatile::VolatileRef::<'_, u32, volatile::access::ReadOnly>::as_ptr(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _3 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>>::read(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _2 = BitAnd(move _3, 8192_u32);\n        StorageDead(_3);\n        _0 = Ne(move _2, 0_u32);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}