/*******************************************************************************
INTEL CORPORATION CONFIDENTIAL Copyright(c) 2015-2021 Intel Corporation. All Rights Reserved.

The source code contained or described herein and all documents related to the
source code ("Material") are owned by Intel Corporation or its suppliers or
licensors. Title to the Material remains with Intel Corporation or its suppliers
and licensors. The Material contains trade secrets and proprietary and
confidential information of Intel or its suppliers and licensors. The Material
is protected by worldwide copyright and trade secret laws and treaty provisions.
No part of the Material may be used, copied, reproduced, modified, published,
uploaded, posted, transmitted, distributed, or disclosed in any way without
Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual
property right is granted to or conferred upon you by disclosure or delivery of
the Materials, either expressly, by implication, inducement, estoppel or
otherwise. Any license under such intellectual property rights must be express
and approved by Intel in writing.
*******************************************************************************/

#ifndef _ICE_MMU_INNER_REGS_H_
#define _ICE_MMU_INNER_REGS_H_
#define ICE_MMU_BASE 0x1000
#define ICE_MMU_MMU_CONFIG_MMOFFSET 0x0
#define ICE_MMU_TLC_DSP_STREAM_MAPPING_MMOFFSET 0x4
#define ICE_MMU_ASIP_STREAM_MAPPING_MMOFFSET 0x8
#define ICE_MMU_DSE_SURFACE_0_3_STREAM_MAPPING_MMOFFSET 0x0C
#define ICE_MMU_DSE_SURFACE_4_7_STREAM_MAPPING_MMOFFSET 0x10
#define ICE_MMU_DSE_SURFACE_8_11_STREAM_MAPPING_MMOFFSET 0x14
#define ICE_MMU_DSE_SURFACE_12_15_STREAM_MAPPING_MMOFFSET 0x18
#define ICE_MMU_DSE_SURFACE_16_19_STREAM_MAPPING_MMOFFSET 0x1C
#define ICE_MMU_DSE_SURFACE_20_23_STREAM_MAPPING_MMOFFSET 0x20
#define ICE_MMU_DSE_SURFACE_24_27_STREAM_MAPPING_MMOFFSET 0x24
#define ICE_MMU_DSE_SURFACE_28_31_STREAM_MAPPING_MMOFFSET 0x28
#define ICE_MMU_DELPHI_STREAM_MAPPING_MMOFFSET 0x2C
#define ICE_MMU_INITIATOR_PRIORITY_MMOFFSET 0x30
#define ICE_MMU_MMU_FAULT_DETAILS_MMOFFSET 0x34
#define ICE_MMU_MMU_FAULT_HANDLING_MMOFFSET 0x38
#define ICE_MMU_FAULT_LINEAR_ADDRESS_MMOFFSET 0x3C
#define ICE_MMU_FAULT_PHYSICAL_ADDRESS_MMOFFSET 0x40
#define ICE_MMU_MMU_CHICKEN_BITS_MMOFFSET 0x44
#define ICE_MMU_ATU_MISSES_MMOFFSET 0x48
#define ICE_MMU_ATU_TRANSACTIONS_MMOFFSET 0x58
#define ICE_MMU_READ_ISSUED_MMOFFSET 0x68
#define ICE_MMU_WRITE_ISSUED_MMOFFSET 0x6C
#define ICE_MMU_PAGE_SIZES_MMOFFSET 0x70
#define ICE_MMU_PAGE_WALK_AXI_ATTRIBUTES_MMOFFSET 0x270
#define ICE_MMU_TLC_AXI_ATTRIBUTES_MMOFFSET 0x274
#define ICE_MMU_ASIP_AXI_ATTRIBUTES_MMOFFSET 0x278
#define ICE_MMU_DSP_AXI_ATTRIBUTES_MMOFFSET 0x27C
#define ICE_MMU_TLC_AXI_USER_MMOFFSET 0x280
#define ICE_MMU_ASIP_AXI_USER_MMOFFSET 0x284
#define ICE_MMU_DSP_AXI_USER_MMOFFSET 0x288
#define ICE_MMU_AXI_ATTRIBUTES_TABLE_MMOFFSET 0x28C
#define ICE_MMU_AXI_TABLE_PT_INDEX_BITS_MMOFFSET 0x29C
#ifndef ICE_MMU_INNER_MEM_MMU_CONFIG_FLAG
#define ICE_MMU_INNER_MEM_MMU_CONFIG_FLAG

/*  MMU_CONFIG desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Main configuration register */
/* for */
/* MMU [br]*/
union ICE_MMU_INNER_MEM_MMU_CONFIG_t {
	struct {
uint32_t  ACTIVATE_PERFORMANCE_COUNTERS :   1;
/*   When set, Performance */
/* Counters are enabled.*/
uint32_t  BLOCK_ENTRANCE       :   1;
/*   When set, Initiators from ICE */
/* side will not be allowed to*/
/* send transactions.*/
uint32_t  ACTIVE_TRANSACTIONS  :   1;
/*   When set, there are active */
/* transactions in MMU, relevant*/
/* only when BLOCK_ENTRANCE is*/
/* set.*/
uint32_t  IGNORE_NONE_PERMISSION_BIT :   1;
/*   When set, the NONE permission */
/* bit (which must be zero for*/
/* page table) isn't checked.*/
uint32_t  IGNORE_READ_PERMISSION_BIT :   1;
/*   When set, the READ permission */
/* bit isn't checked.*/
uint32_t  IGNORE_WRITE_PERMISSION_BIT :   1;
/*   When set, the WRITE */
/* permission bit isn't checked.*/
uint32_t  IGNORE_EXECUTE_PERMISSION_BIT :   1;
/*   When set, the EXECUTE */
/* permission bit isn't checked.*/
uint32_t  ATU_WITH_LARGER_LINEAR_ADDRESS :   4;
/*   A bit per ATU:When set, the */
/* ATU would accept linear*/
/* address larger than 32b but*/
/* the minumum page size is*/
/* 4KB*2^(#linear address*/
/* bits-32)*/
uint32_t  RSVD_0               :  21;
/*  Nebulon auto filled RSVD [31:11] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_MMU_CONFIG_OFFSET 0x00
#define ICE_MMU_INNER_MEM_MMU_CONFIG_SCOPE 0x01
#define ICE_MMU_INNER_MEM_MMU_CONFIG_SIZE 32
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BITFIELD_COUNT 0x08
#define ICE_MMU_INNER_MEM_MMU_CONFIG_RESET 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVATE_PERFORMANCE_COUNTERS_LSB 0x0000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVATE_PERFORMANCE_COUNTERS_MSB 0x0000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVATE_PERFORMANCE_COUNTERS_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVATE_PERFORMANCE_COUNTERS_MASK 0x00000001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVATE_PERFORMANCE_COUNTERS_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BLOCK_ENTRANCE_LSB 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BLOCK_ENTRANCE_MSB 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BLOCK_ENTRANCE_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BLOCK_ENTRANCE_MASK 0x00000002
#define ICE_MMU_INNER_MEM_MMU_CONFIG_BLOCK_ENTRANCE_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVE_TRANSACTIONS_LSB 0x0002
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVE_TRANSACTIONS_MSB 0x0002
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVE_TRANSACTIONS_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVE_TRANSACTIONS_MASK 0x00000004
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ACTIVE_TRANSACTIONS_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_NONE_PERMISSION_BIT_LSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_NONE_PERMISSION_BIT_MSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_NONE_PERMISSION_BIT_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_NONE_PERMISSION_BIT_MASK 0x00000008
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_NONE_PERMISSION_BIT_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_READ_PERMISSION_BIT_LSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_READ_PERMISSION_BIT_MSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_READ_PERMISSION_BIT_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_READ_PERMISSION_BIT_MASK 0x00000010
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_READ_PERMISSION_BIT_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_WRITE_PERMISSION_BIT_LSB 0x0005
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_WRITE_PERMISSION_BIT_MSB 0x0005
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_WRITE_PERMISSION_BIT_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_WRITE_PERMISSION_BIT_MASK 0x00000020
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_WRITE_PERMISSION_BIT_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_EXECUTE_PERMISSION_BIT_LSB 0x0006
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_EXECUTE_PERMISSION_BIT_MSB 0x0006
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_EXECUTE_PERMISSION_BIT_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_EXECUTE_PERMISSION_BIT_MASK 0x00000040
#define ICE_MMU_INNER_MEM_MMU_CONFIG_IGNORE_EXECUTE_PERMISSION_BIT_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ATU_WITH_LARGER_LINEAR_ADDRESS_LSB 0x0007
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ATU_WITH_LARGER_LINEAR_ADDRESS_MSB 0x000a
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ATU_WITH_LARGER_LINEAR_ADDRESS_RANGE 0x0004
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ATU_WITH_LARGER_LINEAR_ADDRESS_MASK 0x00000780
#define ICE_MMU_INNER_MEM_MMU_CONFIG_ATU_WITH_LARGER_LINEAR_ADDRESS_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_FLAG

/*  TLC_DSP_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the TLC and DSP */
/* */

/*  initiators - which ATU to use and which Stream ID(s) in that ATU */
/* [br] */

/*  Register is split into data read, data write and instruction (both */
/* */
/* read and write). [br]*/
union ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_t {
	struct {
uint32_t  TLC_ATU              :   2;
/*   ATU number to use for TLC */
uint32_t  TLC_STREAM_ID_R      :   3;
/*   Stream ID to use inside ATU */
/* for TLC data read accesses*/
uint32_t  TLC_STREAM_ID_W      :   3;
/*   Stream ID to use inside ATU */
/* for TLC data write accesses*/
uint32_t  TLC_STREAM_ID_I      :   3;
/*   Stream ID to use inside ATU */
/* for TLC instruction read or*/
/* write*/
uint32_t  RSVD_0               :   5;
/*  Nebulon auto filled RSVD [15:11] */
uint32_t  DSP_ATU              :   2;
/*   ATU number to use for DSP */
uint32_t  DSP_STREAM_ID_R      :   3;
/*   Stream ID to use inside ATU */
/* for DSP data read accesses*/
uint32_t  DSP_STREAM_ID_W      :   3;
/*   Stream ID to use inside ATU */
/* for DSP data write accesses*/
uint32_t  DSP_STREAM_ID_I      :   3;
/*   Stream ID to use inside ATU */
/* for DSP instruction read or*/
/* write*/
uint32_t  RSVD_1               :   5;
/*  Nebulon auto filled RSVD [31:27] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_OFFSET 0x04
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_BITFIELD_COUNT 0x08
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_RESET 0x06fa06fb
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_ATU_LSB 0x0000
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_ATU_MSB 0x0001
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_ATU_RANGE 0x0002
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_ATU_MASK 0x00000003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_ATU_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_R_LSB 0x0002
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_R_MSB 0x0004
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_R_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_R_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_R_RESET_VALUE 0x00000006
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_W_LSB 0x0005
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_W_MSB 0x0007
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_W_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_W_MASK 0x000000e0
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_W_RESET_VALUE 0x00000007
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_I_LSB 0x0008
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_I_MSB 0x000a
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_I_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_I_MASK 0x00000700
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_TLC_STREAM_ID_I_RESET_VALUE 0x00000006
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_ATU_LSB 0x0010
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_ATU_MSB 0x0011
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_ATU_RANGE 0x0002
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_ATU_MASK 0x00030000
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_ATU_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_R_LSB 0x0012
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_R_MSB 0x0014
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_R_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_R_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_R_RESET_VALUE 0x00000006
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_W_LSB 0x0015
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_W_MSB 0x0017
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_W_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_W_MASK 0x00e00000
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_W_RESET_VALUE 0x00000007
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_I_LSB 0x0018
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_I_MSB 0x001a
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_I_RANGE 0x0003
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_I_MASK 0x07000000
#define ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_DSP_STREAM_ID_I_RESET_VALUE 0x00000006

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_FLAG

/*  ASIP_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the ASIP */
/* initiators */

/*  - which ATU to use and which Stream ID(s) in that ATU [br] */
/* Register is */

/*  split into data read, data write and instruction (both read and */
/* */
/* write). [br]*/
union ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_t {
	struct {
uint32_t  ASIP0_ATU            :   2;
/*   ATU number to use for ASIP0 */
uint32_t  ASIP0_STREAM_ID_R    :   3;
/*   Stream ID to use inside ATU */
/* for ASIP0 data read accesses*/
uint32_t  ASIP0_STREAM_ID_W    :   3;
/*   Stream ID to use inside ATU */
/* for ASIP0 data write accesses*/
uint32_t  ASIP0_STREAM_ID_I    :   3;
/*   Stream ID to use inside ATU */
/* for ASIP0 instruction read or*/
/* write*/
uint32_t  RSVD_0               :  21;
/*  Nebulon auto filled RSVD [31:11] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_OFFSET 0x08
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_BITFIELD_COUNT 0x04
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_RESET 0x000006f9
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_ATU_LSB 0x0000
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_ATU_MSB 0x0001
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_ATU_RANGE 0x0002
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_ATU_MASK 0x00000003
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_ATU_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_R_LSB 0x0002
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_R_MSB 0x0004
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_R_RANGE 0x0003
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_R_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_R_RESET_VALUE 0x00000006
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_W_LSB 0x0005
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_W_MSB 0x0007
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_W_RANGE 0x0003
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_W_MASK 0x000000e0
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_W_RESET_VALUE 0x00000007
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_I_LSB 0x0008
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_I_MSB 0x000a
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_I_RANGE 0x0003
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_I_MASK 0x00000700
#define ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_ASIP0_STREAM_ID_I_RESET_VALUE 0x00000006

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_0_3_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] */
/* Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 0 till 3 - which ATU to use and which Stream ID(s) in that */
/* ATU */

/*  [br] Each entry corresponds to Surface ID (starting from surface */
/* 0) */

/*  which is coming from DSE and can be mapped to specific ATU and */
/* Stream */
/* ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_OFFSET 0x0c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_RESET 0x23222120
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_4_7_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] */
/* Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 4 till 7 - which ATU to use and which Stream ID(s) in that */
/* ATU */

/*  [br] Each entry corresponds to Surface ID (starting from surface */
/* 4) */

/*  which is coming from DSE and can be mapped to specific ATU and */
/* Stream */
/* ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_OFFSET 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_RESET 0x07060504
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_8_11_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] */
/* Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 8 till 11 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  11) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_OFFSET 0x14
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_RESET 0x0b0a0908
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_12_15_STREAM_MAPPING desc:  Power Domain: ICE */
/* Gated[br] Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 12 till 15 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  12) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_OFFSET 0x18
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_RESET 0x0f0e0d0c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_16_19_STREAM_MAPPING desc:  Power Domain: ICE */
/* Gated[br] Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 16 till 19 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  16) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_OFFSET 0x1c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_RESET 0x03020100
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_20_23_STREAM_MAPPING desc:  Power Domain: ICE */
/* Gated[br] Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 20 till 23 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  20) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_OFFSET 0x20
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_RESET 0x07060504
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_24_27_STREAM_MAPPING desc:  Power Domain: ICE */
/* Gated[br] Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 24 till 27 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  24) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_OFFSET 0x24
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_RESET 0x0b0a0908
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_FLAG

/*  DSE_SURFACE_28_31_STREAM_MAPPING desc:  Power Domain: ICE */
/* Gated[br] Reset Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DSE */
/* initiator */

/*  Surface 28 till 31 - which ATU to use and which Stream ID(s) in */
/* that */

/*  ATU [br] Each entry corresponds to Surface ID (starting from */
/* surface */

/*  28) which is coming from DSE and can be mapped to specific ATU and */
/* */
/* Stream ID [br]*/
union ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_t {
	struct {
uint32_t  ATU0                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID0           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED0 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED0 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :   1;
/*  Nebulon auto filled RSVD [7:7] */
uint32_t  ATU1                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID1           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED1 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED1 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_1               :   1;
/*  Nebulon auto filled RSVD [15:15] */
uint32_t  ATU2                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID2           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED2 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED2 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_2               :   1;
/*  Nebulon auto filled RSVD [23:23] */
uint32_t  ATU3                 :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID3           :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED3 :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED3 :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_3               :   1;
/*  Nebulon auto filled RSVD [31:31] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_OFFSET 0x28
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_BITFIELD_COUNT 0x10
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_RESET 0x0f0e0d0c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU0_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU0_MSB 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU0_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU0_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID0_LSB 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID0_MSB 0x0004
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID0_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID0_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_LSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MSB 0x0005
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_LSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MSB 0x0006
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED0_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU1_LSB 0x0008
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU1_MSB 0x0009
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU1_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU1_MASK 0x00000300
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU1_RESET_VALUE 0x00000001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID1_LSB 0x000a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID1_MSB 0x000c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID1_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID1_MASK 0x00001c00
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID1_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_LSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MSB 0x000d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_MASK 0x00002000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_LSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MSB 0x000e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_MASK 0x00004000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED1_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU2_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU2_MSB 0x0011
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU2_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU2_MASK 0x00030000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU2_RESET_VALUE 0x00000002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID2_LSB 0x0012
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID2_MSB 0x0014
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID2_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID2_MASK 0x001c0000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID2_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_LSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MSB 0x0015
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_MASK 0x00200000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_LSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MSB 0x0016
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_MASK 0x00400000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED2_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU3_LSB 0x0018
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU3_MSB 0x0019
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU3_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU3_MASK 0x03000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID3_LSB 0x001a
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID3_MSB 0x001c
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID3_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID3_MASK 0x1c000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_STREAM_ID3_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_LSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MSB 0x001d
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_MASK 0x20000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_READ_IS_ADDRESS_BASED3_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_LSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MSB 0x001e
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_MASK 0x40000000
#define ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_FLAG
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_FLAG

/*  DELPHI_STREAM_MAPPING desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Describes for the DELPHI */
/* initiator */
/* - which ATU to use and which Stream ID in that ATU [br]*/
union ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_t {
	struct {
uint32_t  ATU                  :   2;    /*  ATU number to use*/
uint32_t  STREAM_ID            :   3;
/*   Stream ID to use inside ATU */
uint32_t  READ_IS_ADDRESS_BASED :   1;
/*   When this bit is set read */
/* accesses are sent to ATU based*/
/* on linear address bits [17:16]*/
/* , Stream number is still used*/
uint32_t  ATU_AND_STREAM_ARE_ADDRESS_BASED :   1;
/*   When this bit is set the ATU */
/* is selected based on linear*/
/* address bits [17:16] , stream*/
/* number is selected based on*/
/* linear address bits [20:18]*/
uint32_t  RSVD_0               :  25;
/*  Nebulon auto filled RSVD [31:7] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_OFFSET 0x2c
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_SIZE 32
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_BITFIELD_COUNT 0x04
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_RESET 0x00000000
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_LSB 0x0000
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_MSB 0x0001
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_RANGE 0x0002
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_MASK 0x00000003
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_STREAM_ID_LSB 0x0002
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_STREAM_ID_MSB 0x0004
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_STREAM_ID_RANGE 0x0003
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_STREAM_ID_MASK 0x0000001c
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_STREAM_ID_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_READ_IS_ADDRESS_BASED_LSB 0x0005
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_READ_IS_ADDRESS_BASED_MSB 0x0005
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_READ_IS_ADDRESS_BASED_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_READ_IS_ADDRESS_BASED_MASK 0x00000020
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_READ_IS_ADDRESS_BASED_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED_LSB 0x0006
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED_MSB 0x0006
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED_RANGE 0x0001
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED_MASK 0x00000040
#define ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_ATU_AND_STREAM_ARE_ADDRESS_BASED_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_FLAG
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_FLAG

/*  INITIATOR_PRIORITY desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Priority per ICE initiator for */
/* */

/*  selection logic for translation unit,zero is the highest */
/* priority[br] */
union ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_t {
	struct {
uint32_t  DSE                  :   3;
/*   3-bit priority for DSE */
uint32_t  TLC                  :   3;
/*   3-bit priority for TLC */
uint32_t  DSP                  :   3;
/*   3-bit priority for DSP */
uint32_t  ASIP0                :   3;
/*   3-bit priority for ASIP0 */
uint32_t  DELPHI               :   3;
/*   3-bit priority for DELPHI */
uint32_t  RSVD_0               :  17;
/*  Nebulon auto filled RSVD [31:15] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_OFFSET 0x30
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_SCOPE 0x01
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_SIZE 32
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_BITFIELD_COUNT 0x05
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_RESET 0x000036c7
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSE_LSB 0x0000
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSE_MSB 0x0002
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSE_RANGE 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSE_MASK 0x00000007
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSE_RESET_VALUE 0x00000007
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_TLC_LSB 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_TLC_MSB 0x0005
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_TLC_RANGE 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_TLC_MASK 0x00000038
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_TLC_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSP_LSB 0x0006
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSP_MSB 0x0008
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSP_RANGE 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSP_MASK 0x000001c0
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DSP_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_ASIP0_LSB 0x0009
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_ASIP0_MSB 0x000b
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_ASIP0_RANGE 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_ASIP0_MASK 0x00000e00
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_ASIP0_RESET_VALUE 0x00000003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DELPHI_LSB 0x000c
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DELPHI_MSB 0x000e
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DELPHI_RANGE 0x0003
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DELPHI_MASK 0x00007000
#define ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_DELPHI_RESET_VALUE 0x00000003

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_FLAG
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_FLAG

/*  MMU_FAULT_DETAILS desc:  Power Domain: ICE Gated[br] Reset Domain: */
/* ICE Reset[br] Function */

/*  Domain: ICE Info[br] [br] Stores the details of a transaction that */
/* */
/* faulted.[br] This includes initiator ID and Read or Write*/
/* indication.[br]*/
union ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_t {
	struct {
uint32_t  ORIGINATOR           :   3;    /*  Identify originator*/
/* (TLC=0,ASIP=1,DSP=2,DSE=3,DELPHI=4)*/
uint32_t  RW_N                 :   1;
/*   One for read transaction, */
/* zero for write*/
uint32_t  L1                   :   1;
/*   One for Layer one (page */
/* directory) fault if page fault*/
uint32_t  RSVD_0               :  27;
/*  Nebulon auto filled RSVD [31:5] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_OFFSET 0x34
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_SIZE 32
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_BITFIELD_COUNT 0x03
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RESET 0x00000000
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_ORIGINATOR_LSB 0x0000
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_ORIGINATOR_MSB 0x0002
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_ORIGINATOR_RANGE 0x0003
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_ORIGINATOR_MASK 0x00000007
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_ORIGINATOR_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RW_N_LSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RW_N_MSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RW_N_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RW_N_MASK 0x00000008
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_RW_N_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_L1_LSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_L1_MSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_L1_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_L1_MASK 0x00000010
#define ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_L1_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_FLAG
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_FLAG

/*  MMU_FAULT_HANDLING desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Info[br] [br] Control how MMU handles faults per */
/* internal */
/* ICE initiator.[br]*/
union ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_t {
	struct {
uint32_t  PAGE_FAULT           :   5;
/*   Handler for page fault: */
/* 0=Raise interrupt,1=return to*/
/* initiator.[br]Field is bit*/
/* vector (bit per initiator)*/
uint32_t  SOC_FAULT            :   5;
/*   Handler for SoC error return: */
/* 0=Raise interrupt,1=return to*/
/* initiator.[br]Field is bit*/
/* vector (bit per initiator)*/
uint32_t  RSVD_0               :  22;
/*  Nebulon auto filled RSVD [31:10] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_OFFSET 0x38
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SCOPE 0x01
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SIZE 32
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_RESET 0x000000e7
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_PAGE_FAULT_LSB 0x0000
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_PAGE_FAULT_MSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_PAGE_FAULT_RANGE 0x0005
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_PAGE_FAULT_MASK 0x0000001f
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_PAGE_FAULT_RESET_VALUE 0x00000007
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SOC_FAULT_LSB 0x0005
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SOC_FAULT_MSB 0x0009
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SOC_FAULT_RANGE 0x0005
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SOC_FAULT_MASK 0x000003e0
#define ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_SOC_FAULT_RESET_VALUE 0x00000007

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_FLAG
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_FLAG

/*  FAULT_LINEAR_ADDRESS desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Info[br] [br] Stores the linear address of a */
/* transaction */

/*  that faulted.[br] This includes linear address for page */
/* faults.[br] In */
/* case of bus error this would be the inner transaction ID.[br]*/
union ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_OFFSET 0x3c
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_SIZE 32
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_RESET 0x00000000
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_FLAG
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_FLAG

/*  FAULT_PHYSICAL_ADDRESS desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Info[br] [br] Stores the physical address of a */
/* transaction */

/*  that faulted.[br] This includes physical address for page */
/* faults.[br] */

/*  In case of bus error this would be the outer transaction ID.[br] */
/* */
union ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_OFFSET 0x40
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_SIZE 32
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_RESET 0x00000000
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FLAG
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FLAG

/*  MMU_CHICKEN_BITS desc:  Power Domain: ICE Gated[br] Reset Domain: */
/* ICE Reset[br] Function */

/*  Domain: ICE Info[br] [br] Various chicken bits for survivability. */
/* */
union ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_t {
	struct {
uint32_t  RSVD_0               : 2;
/*  Nebulon auto filled RSVD [0:1] */
uint32_t  DISABLE_MASTER       :   1;
/*   Disables all accesses to SoC. */
/* Note: setting this will*/
/* prevent MMU from accessing*/
/* memory.*/
uint32_t  FAULT_AND_CONTINUE   :   1;
/*   When this bit is set, MMU */
/* will not stall on most faults.*/
/* All other fault behavior*/
/* remains the same: interrupt is*/
/* sent and*/
/* FAULT_ADDRESS_REGISTER is*/
/* updated.*/
uint32_t  ONE_SHOT             :   1;
/*   When set, MMU handles */
/* requests one at a time. Any*/
/* incoming request will wait at*/
/* the input FIFO's for all prior*/
/* requests to complete before it*/
/* is admitted to MMU.*/
uint32_t  ATU_SET_ASSOCIATIVE  :   4;
/*   Bit set for each ATU, when */
/* set ATU Stream ID will be*/
/* mapped to virtual address bits*/
/* [18:16] (overriding*/
/* stream-mapping). Each set will*/
/* still have FIFO replacement*/
/* policy. it is recommended that*/
/* block/stream will be equal for*/
/* all 8 streams.*/
uint32_t  ATU_INVALIDATE_PER_TRANSACTION :   1;
/*   When set ATU will be */
/* automatically invalidated*/
/* after each*/
/* translation,ONE_SHOT must also*/
/* be enabled in this mode*/
uint32_t  DISABLE_CLOCK_GATING :   1;
/*   When set clock gating will be */
/* disabled*/
uint32_t  RSVD_1               :  21;
/*  Nebulon auto filled RSVD [31:11] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_OFFSET 0x44
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_SIZE 32
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_BITFIELD_COUNT 0x06
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_RESET 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_MASTER_LSB 0x0002
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_MASTER_MSB 0x0002
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_MASTER_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_MASTER_MASK 0x00000004
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_MASTER_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FAULT_AND_CONTINUE_LSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FAULT_AND_CONTINUE_MSB 0x0003
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FAULT_AND_CONTINUE_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FAULT_AND_CONTINUE_MASK 0x00000008
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_FAULT_AND_CONTINUE_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ONE_SHOT_LSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ONE_SHOT_MSB 0x0004
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ONE_SHOT_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ONE_SHOT_MASK 0x00000010
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ONE_SHOT_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_SET_ASSOCIATIVE_LSB 0x0005
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_SET_ASSOCIATIVE_MSB 0x0008
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_SET_ASSOCIATIVE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_SET_ASSOCIATIVE_MASK 0x000001e0
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_SET_ASSOCIATIVE_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_INVALIDATE_PER_TRANSACTION_LSB 0x0009
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_INVALIDATE_PER_TRANSACTION_MSB 0x0009
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_INVALIDATE_PER_TRANSACTION_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_INVALIDATE_PER_TRANSACTION_MASK 0x00000200
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_ATU_INVALIDATE_PER_TRANSACTION_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_CLOCK_GATING_LSB 0x000a
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_CLOCK_GATING_MSB 0x000a
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_CLOCK_GATING_RANGE 0x0001
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_CLOCK_GATING_MASK 0x00000400
#define ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_DISABLE_CLOCK_GATING_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_ATU_MISSES_FLAG
#define ICE_MMU_INNER_MEM_ATU_MISSES_FLAG

/*  ATU_MISSES desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */
/* Domain: ICE Info[br] [br] Number of misses per ATU[br]*/
union ICE_MMU_INNER_MEM_ATU_MISSES_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_ATU_MISSES_OFFSET 0x48
#define ICE_MMU_INNER_MEM_ATU_MISSES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_ATU_MISSES_SIZE 32
#define ICE_MMU_INNER_MEM_ATU_MISSES_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_ATU_MISSES_RESET 0x00000000
#define ICE_MMU_INNER_MEM_ATU_MISSES_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_ATU_MISSES_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_ATU_MISSES_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_ATU_MISSES_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_ATU_MISSES_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_FLAG
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_FLAG

/*  ATU_TRANSACTIONS desc:  Power Domain: ICE Gated[br] Reset Domain: */
/* ICE Reset[br] Function */
/* Domain: ICE Info[br] [br] Number of hits per ATU[br]*/
union ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_OFFSET 0x58
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_SIZE 32
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_RESET 0x00000000
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_READ_ISSUED_FLAG
#define ICE_MMU_INNER_MEM_READ_ISSUED_FLAG

/*  READ_ISSUED desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Info[br] [br] Number of read requests (in byte units) */
/* */
/* issued towards SoC[br]*/
union ICE_MMU_INNER_MEM_READ_ISSUED_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_READ_ISSUED_OFFSET 0x68
#define ICE_MMU_INNER_MEM_READ_ISSUED_SCOPE 0x01
#define ICE_MMU_INNER_MEM_READ_ISSUED_SIZE 32
#define ICE_MMU_INNER_MEM_READ_ISSUED_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_READ_ISSUED_RESET 0x00000000
#define ICE_MMU_INNER_MEM_READ_ISSUED_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_READ_ISSUED_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_READ_ISSUED_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_READ_ISSUED_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_READ_ISSUED_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_WRITE_ISSUED_FLAG
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_FLAG

/*  WRITE_ISSUED desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Info[br] [br] Number of write requests (in byte units) */
/* */
/* issued towards SoC[br]*/
union ICE_MMU_INNER_MEM_WRITE_ISSUED_t {
	struct {
uint32_t  DATA                 :  32;
/*   integral number value */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_OFFSET 0x6c
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_SCOPE 0x01
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_SIZE 32
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_BITFIELD_COUNT 0x01
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_RESET 0x00000000
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_DATA_LSB 0x0000
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_DATA_MSB 0x001f
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_DATA_RANGE 0x0020
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_DATA_MASK 0xffffffff
#define ICE_MMU_INNER_MEM_WRITE_ISSUED_DATA_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_PAGE_SIZES_FLAG
#define ICE_MMU_INNER_MEM_PAGE_SIZES_FLAG

/*  PAGE_SIZES desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Page Sizes for each of the */
/* 1024 */

/*  page directory entry[br] 128 registers x 8 entries per register */
/* [br] */
union ICE_MMU_INNER_MEM_PAGE_SIZES_t {
	struct {
uint32_t  SIZE0_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE1_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE2_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE3_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE4_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE5_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE6_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
uint32_t  SIZE7_2_POW          :   4;
/*   4KB * 2^(SIZE_2_POW) yields */
/* page size*/
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_PAGE_SIZES_OFFSET 0x70
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE 32
#define ICE_MMU_INNER_MEM_PAGE_SIZES_BITFIELD_COUNT 0x08
#define ICE_MMU_INNER_MEM_PAGE_SIZES_RESET 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE0_2_POW_LSB 0x0000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE0_2_POW_MSB 0x0003
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE0_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE0_2_POW_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE0_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE1_2_POW_LSB 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE1_2_POW_MSB 0x0007
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE1_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE1_2_POW_MASK 0x000000f0
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE1_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE2_2_POW_LSB 0x0008
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE2_2_POW_MSB 0x000b
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE2_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE2_2_POW_MASK 0x00000f00
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE2_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE3_2_POW_LSB 0x000c
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE3_2_POW_MSB 0x000f
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE3_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE3_2_POW_MASK 0x0000f000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE3_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE4_2_POW_LSB 0x0010
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE4_2_POW_MSB 0x0013
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE4_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE4_2_POW_MASK 0x000f0000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE4_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE5_2_POW_LSB 0x0014
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE5_2_POW_MSB 0x0017
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE5_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE5_2_POW_MASK 0x00f00000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE5_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE6_2_POW_LSB 0x0018
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE6_2_POW_MSB 0x001b
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE6_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE6_2_POW_MASK 0x0f000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE6_2_POW_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE7_2_POW_LSB 0x001c
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE7_2_POW_MSB 0x001f
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE7_2_POW_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE7_2_POW_MASK 0xf0000000
#define ICE_MMU_INNER_MEM_PAGE_SIZES_SIZE7_2_POW_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_FLAG
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_FLAG

/*  PAGE_WALK_AXI_ATTRIBUTES desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] ARCACHE attributes sent on AXI */
/* */
/* read bus outside ICE for pagewalk[br]*/
union ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_t {
	struct {
uint32_t  ARCACHE              :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE for*/
/* pagewalk*/
uint32_t  ARUSER               :  16;
/*   ARUSER attributes sent on AXI */
/* read bus outside ICE for*/
/* pagewalk*/
uint32_t  RSVD_0               :  12;
/*  Nebulon auto filled RSVD [31:20] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_OFFSET 0x70
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_SIZE 32
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_RESET 0x0000000f
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARCACHE_LSB 0x0000
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARCACHE_MSB 0x0003
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARCACHE_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARCACHE_RESET_VALUE 0x0000000f
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARUSER_LSB 0x0004
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARUSER_MSB 0x0013
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARUSER_MASK 0x000ffff0
#define ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_ARUSER_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_FLAG
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_FLAG

/*  TLC_AXI_ATTRIBUTES desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] When selected AXI attributes */
/* table */

/*  indicates the 'special' value and the initiator is TLC then the */
/* values */

/*  used in this register would be sent on current transaction */
/* AxCACHE[br] */
union ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_t {
	struct {
uint32_t  ARCACHE              :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE              :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  RSVD_0               :  24;
/*  Nebulon auto filled RSVD [31:8] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_OFFSET 0x74
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_SIZE 32
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_RESET 0x000000ff
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_ARCACHE_LSB 0x0000
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_ARCACHE_MSB 0x0003
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_ARCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_ARCACHE_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_ARCACHE_RESET_VALUE 0x0000000f
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_AWCACHE_LSB 0x0004
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_AWCACHE_MSB 0x0007
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_AWCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_AWCACHE_MASK 0x000000f0
#define ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_AWCACHE_RESET_VALUE 0x0000000f

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_FLAG
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_FLAG

/*  ASIP_AXI_ATTRIBUTES desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] When selected AXI attributes */
/* table */

/*  indicates the 'special' value and the initiator is ASIP then the */
/* */

/*  values used in this register would be sent on current transaction */
/* */
/* AxCACHE[br]*/
union ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_t {
	struct {
uint32_t  ARCACHE              :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE              :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  RSVD_0               :  24;
/*  Nebulon auto filled RSVD [31:8] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_OFFSET 0x78
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_SIZE 32
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_RESET 0x000000ff
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_ARCACHE_LSB 0x0000
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_ARCACHE_MSB 0x0003
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_ARCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_ARCACHE_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_ARCACHE_RESET_VALUE 0x0000000f
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_AWCACHE_LSB 0x0004
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_AWCACHE_MSB 0x0007
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_AWCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_AWCACHE_MASK 0x000000f0
#define ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_AWCACHE_RESET_VALUE 0x0000000f

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_FLAG
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_FLAG

/*  DSP_AXI_ATTRIBUTES desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] When selected AXI attributes */
/* table */

/*  indicates the 'special' value and the initiator is DSP then the */
/* values */

/*  used in this register would be sent on current transaction */
/* AxCACHE[br] */
union ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_t {
	struct {
uint32_t  ARCACHE              :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE              :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  RSVD_0               :  24;
/*  Nebulon auto filled RSVD [31:8] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_OFFSET 0x7c
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_SIZE 32
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_RESET 0x000000ff
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_ARCACHE_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_ARCACHE_MSB 0x0003
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_ARCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_ARCACHE_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_ARCACHE_RESET_VALUE 0x0000000f
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_AWCACHE_LSB 0x0004
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_AWCACHE_MSB 0x0007
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_AWCACHE_RANGE 0x0004
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_AWCACHE_MASK 0x000000f0
#define ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_AWCACHE_RESET_VALUE 0x0000000f

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_TLC_AXI_USER_FLAG
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_FLAG

/*  TLC_AXI_USER desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] If the initiator is TLC then */
/* the */

/*  values used in this register would be sent on current transaction */
/* */
/* AxUSER[br]*/
union ICE_MMU_INNER_MEM_TLC_AXI_USER_t {
	struct {
uint32_t  ARUSER               :  16;
/*   ARUSER attributes sent on AXI */
/* read bus outside ICE*/
uint32_t  AWUSER               :  16;
/*   AWUSER attributes sent on AXI */
/* write bus outside ICE*/
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_OFFSET 0x80
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_SCOPE 0x01
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_SIZE 32
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_RESET 0x00000000
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_ARUSER_LSB 0x0000
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_ARUSER_MSB 0x000f
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_ARUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_ARUSER_MASK 0x0000ffff
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_ARUSER_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_AWUSER_LSB 0x0010
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_AWUSER_MSB 0x001f
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_AWUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_AWUSER_MASK 0xffff0000
#define ICE_MMU_INNER_MEM_TLC_AXI_USER_AWUSER_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_ASIP_AXI_USER_FLAG
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_FLAG

/*  ASIP_AXI_USER desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] If the initiator is ASIP then */
/* the */

/*  values used in this register would be sent on current transaction */
/* */
/* AxUSER[br]*/
union ICE_MMU_INNER_MEM_ASIP_AXI_USER_t {
	struct {
uint32_t  ARUSER               :  16;
/*   ARUSER attributes sent on AXI */
/* read bus outside ICE*/
uint32_t  AWUSER               :  16;
/*   AWUSER attributes sent on AXI */
/* write bus outside ICE*/
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_OFFSET 0x84
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_SCOPE 0x01
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_SIZE 32
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_RESET 0x00000000
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_ARUSER_LSB 0x0000
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_ARUSER_MSB 0x000f
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_ARUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_ARUSER_MASK 0x0000ffff
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_ARUSER_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_AWUSER_LSB 0x0010
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_AWUSER_MSB 0x001f
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_AWUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_AWUSER_MASK 0xffff0000
#define ICE_MMU_INNER_MEM_ASIP_AXI_USER_AWUSER_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_DSP_AXI_USER_FLAG
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_FLAG

/*  DSP_AXI_USER desc:  Power Domain: ICE Gated[br] Reset Domain: ICE */
/* Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] If the initiator is DSP then */
/* the */

/*  values used in this register would be sent on current transaction */
/* */
/* AxUSER[br]*/
union ICE_MMU_INNER_MEM_DSP_AXI_USER_t {
	struct {
uint32_t  ARUSER               :  16;
/*   ARUSER attributes sent on AXI */
/* read bus outside ICE*/
uint32_t  AWUSER               :  16;
/*   AWUSER attributes sent on AXI */
/* write bus outside ICE*/
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_OFFSET 0x88
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_SCOPE 0x01
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_SIZE 32
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_BITFIELD_COUNT 0x02
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_RESET 0x00000000
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_ARUSER_LSB 0x0000
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_ARUSER_MSB 0x000f
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_ARUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_ARUSER_MASK 0x0000ffff
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_ARUSER_RESET_VALUE 0x00000000
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_AWUSER_LSB 0x0010
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_AWUSER_MSB 0x001f
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_AWUSER_RANGE 0x0010
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_AWUSER_MASK 0xffff0000
#define ICE_MMU_INNER_MEM_DSP_AXI_USER_AWUSER_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_FLAG
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_FLAG

/*  AXI_ATTRIBUTES_TABLE desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] DEFINES HOW TO SET AXI */
/* ATTRIBUTES */

/*  (AXCACHE) OUTSIDE ICE[br] Array of four registers, each register */
/* with */
/* four entries forming a 16 entry table which contains AXI*/

/*  attributes[br] Each entry has read and write attributes which are */
/* sent */

/*  on ARCACHE or AWCACHE respectively outside ICE.[br] A special */
/* value of */

/*  ARCACHE=0x0 and AWCACHE=0xF is reserved to mean (per ICE internal */
/* */

/*  initiator):[br] * DSE,Delphi : Take AxCACHE from internal ICE */
/* bus[br] */

/*  * TLC : Use TLC_AXI_ATTRIBUTES[br] * DSP : Use */
/* DSP_AXI_ATTRIBUTES[br] */

/*  * ASIP : Use ASIP_AXI_ATTRIBUTES[br] [br] Note: The defaults in */
/* this */

/*  documentation are incorrect due to automation tool error, please */
/* see */

/*  the MMU HAS (Section Attribute handling) for the correct defaults */
/* of */
/* this table[br]*/
union ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_t {
	struct {
uint32_t  ARCACHE_0            :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE_0            :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  ARCACHE_1            :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE_1            :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  ARCACHE_2            :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE_2            :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
uint32_t  ARCACHE_3            :   4;
/*   ARCACHE attributes sent on */
/* AXI read bus outside ICE*/
uint32_t  AWCACHE_3            :   4;
/*   AWCACHE attributes sent on */
/* AXI write bus outside ICE*/
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_OFFSET 0x8c
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_SCOPE 0x01
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_SIZE 32
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_BITFIELD_COUNT 0x08
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_RESET 0xaaaaaaaa
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_0_LSB 0x0000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_0_MSB 0x0003
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_0_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_0_MASK 0x0000000f
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_0_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_0_LSB 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_0_MSB 0x0007
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_0_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_0_MASK 0x000000f0
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_0_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_1_LSB 0x0008
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_1_MSB 0x000b
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_1_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_1_MASK 0x00000f00
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_1_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_1_LSB 0x000c
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_1_MSB 0x000f
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_1_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_1_MASK 0x0000f000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_1_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_2_LSB 0x0010
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_2_MSB 0x0013
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_2_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_2_MASK 0x000f0000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_2_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_2_LSB 0x0014
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_2_MSB 0x0017
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_2_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_2_MASK 0x00f00000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_2_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_3_LSB 0x0018
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_3_MSB 0x001b
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_3_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_3_MASK 0x0f000000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_ARCACHE_3_RESET_VALUE 0x0000000a
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_3_LSB 0x001c
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_3_MSB 0x001f
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_3_RANGE 0x0004
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_3_MASK 0xf0000000
#define ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_AWCACHE_3_RESET_VALUE 0x0000000a

/*  ------------------------------------------------------------------ */
/* */
#ifndef ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_FLAG
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_FLAG

/*  AXI_TABLE_PT_INDEX_BITS desc:  Power Domain: ICE Gated[br] Reset */
/* Domain: ICE Reset[br] Function */

/*  Domain: ICE Initialization[br] [br] Contains bit location in page */
/* */

/*  table for forming four bits (or less) from 32 bit page table */
/* entry[br] */

/*  When translating address, MMU will inspect the page table */
/* entry,[br] */

/*  MMU will form the index from these bits {3,2,1,0} and use the */
/* unsigned */

/*  integral value as index for accessing the attributes table[br] The */
/* */

/*  entry in the attributes table would be used (either read or write) */
/* to */
/* attain the attributes used for the AXI bus[br] Example:[br] **/

/*  Assuming default values (i.e: index is formed from bits 27:24 of */
/* page */
/* table entry)[br] * Page table entry has the following value:*/

/*  0xE0812345[br] * Value 0xE mean the permission and SW bits[br] * */
/* */

/*  Value 0x0 mean the index as it is formed from bits 27:24[br] * */
/* Value */

/*  0x12345 mean the page base address[br] The eight entry in the */
/* table */

/*  (AXI_ATTRIBUTES_TABLE[1].AXCACHE_0) would be sent outside ICE[br] */
/* */
/* (Unless it has the value [0x0,0x8])*/
union ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_t {
	struct {
uint32_t  TABLE_INDEX_BIT0     :   6;
/*   Bit number in page table */
/* entry for forming attributes*/
/* table index bit number 0[br]*/
/* value larger than 32 means*/
/* value used would be 0*/
uint32_t  TABLE_INDEX_BIT1     :   6;
/*   Bit number in page table */
/* entry for forming attributes*/
/* table index bit number 1[br]*/
/* value larger than 32 means*/
/* value used would be 0*/
uint32_t  TABLE_INDEX_BIT2     :   6;
/*   Bit number in page table */
/* entry for forming attributes*/
/* table index bit number 2[br]*/
/* value larger than 32 means*/
/* value used would be 0*/
uint32_t  TABLE_INDEX_BIT3     :   6;
/*   Bit number in page table */
/* entry for forming attributes*/
/* table index bit number 3[br]*/
/* value larger than 32 means*/
/* value used would be 0*/
uint32_t  RSVD_0               :   8;
/*  Nebulon auto filled RSVD [31:24] */
	}                                field;
uint32_t                         val;
};
#endif
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_OFFSET 0x9c
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_SCOPE 0x01
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_SIZE 32
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_BITFIELD_COUNT 0x04
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_RESET 0x006da658
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT0_LSB 0x0000
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT0_MSB 0x0005
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT0_RANGE 0x0006
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT0_MASK 0x0000003f
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT0_RESET_VALUE 0x00000018
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT1_LSB 0x0006
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT1_MSB 0x000b
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT1_RANGE 0x0006
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT1_MASK 0x00000fc0
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT1_RESET_VALUE 0x00000019
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT2_LSB 0x000c
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT2_MSB 0x0011
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT2_RANGE 0x0006
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT2_MASK 0x0003f000
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT2_RESET_VALUE 0x0000001a
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT3_LSB 0x0012
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT3_MSB 0x0017
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT3_RANGE 0x0006
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT3_MASK 0x00fc0000
#define ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_TABLE_INDEX_BIT3_RESET_VALUE 0x0000001b

/*  ------------------------------------------------------------------ */
/* */
/* starting the array instantiation section*/
struct ice_mmu_inner_t {
union ICE_MMU_INNER_MEM_MMU_CONFIG_t MMU_CONFIG;
/*  offset 4'h0, width 32 */
union ICE_MMU_INNER_MEM_TLC_DSP_STREAM_MAPPING_t TLC_DSP_STREAM_MAPPING;
/*  offset 4'h4, width 32 */
union ICE_MMU_INNER_MEM_ASIP_STREAM_MAPPING_t ASIP_STREAM_MAPPING;
/*  offset 4'h8, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_0_3_STREAM_MAPPING_t DSE_SURFACE_0_3_STREAM_MAPPING;
/*  offset 8'h0C, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_4_7_STREAM_MAPPING_t DSE_SURFACE_4_7_STREAM_MAPPING;
/*  offset 8'h10, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_8_11_STREAM_MAPPING_t DSE_SURFACE_8_11_STREAM_MAPPING;
/*  offset 8'h14, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_12_15_STREAM_MAPPING_t DSE_SURFACE_12_15_STREAM_MAPPING;
/*  offset 8'h18, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_16_19_STREAM_MAPPING_t DSE_SURFACE_16_19_STREAM_MAPPING;
/*  offset 8'h1C, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_20_23_STREAM_MAPPING_t DSE_SURFACE_20_23_STREAM_MAPPING;
/*  offset 8'h20, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_24_27_STREAM_MAPPING_t DSE_SURFACE_24_27_STREAM_MAPPING;
/*  offset 8'h24, width 32 */
union ICE_MMU_INNER_MEM_DSE_SURFACE_28_31_STREAM_MAPPING_t DSE_SURFACE_28_31_STREAM_MAPPING;
/*  offset 8'h28, width 32 */
union ICE_MMU_INNER_MEM_DELPHI_STREAM_MAPPING_t DELPHI_STREAM_MAPPING;
/*  offset 8'h2C, width 32 */
union ICE_MMU_INNER_MEM_INITIATOR_PRIORITY_t INITIATOR_PRIORITY;
/*  offset 8'h30, width 32 */
union ICE_MMU_INNER_MEM_MMU_FAULT_DETAILS_t MMU_FAULT_DETAILS;
/*  offset 8'h34, width 32 */
union ICE_MMU_INNER_MEM_MMU_FAULT_HANDLING_t MMU_FAULT_HANDLING;
/*  offset 8'h38, width 32 */
union ICE_MMU_INNER_MEM_FAULT_LINEAR_ADDRESS_t FAULT_LINEAR_ADDRESS;
/*  offset 8'h3C, width 32 */
union ICE_MMU_INNER_MEM_FAULT_PHYSICAL_ADDRESS_t FAULT_PHYSICAL_ADDRESS;
/*  offset 8'h40, width 32 */
union ICE_MMU_INNER_MEM_MMU_CHICKEN_BITS_t MMU_CHICKEN_BITS;
/*  offset 8'h44, width 32 */
union ICE_MMU_INNER_MEM_ATU_MISSES_t ATU_MISSES[4];
/*  offset 8'h48, width 32 */
union ICE_MMU_INNER_MEM_ATU_TRANSACTIONS_t ATU_TRANSACTIONS[4];
/*  offset 8'h58, width 32 */
union ICE_MMU_INNER_MEM_READ_ISSUED_t READ_ISSUED;
/*  offset 8'h68, width 32 */
union ICE_MMU_INNER_MEM_WRITE_ISSUED_t WRITE_ISSUED;
/*  offset 8'h6C, width 32 */
union ICE_MMU_INNER_MEM_PAGE_SIZES_t PAGE_SIZES[128];
/*  offset 8'h70, width 32 */
union ICE_MMU_INNER_MEM_PAGE_WALK_AXI_ATTRIBUTES_t PAGE_WALK_AXI_ATTRIBUTES;
/*  offset 12'h270, width 32 */
union ICE_MMU_INNER_MEM_TLC_AXI_ATTRIBUTES_t TLC_AXI_ATTRIBUTES;
/*  offset 12'h274, width 32 */
union ICE_MMU_INNER_MEM_ASIP_AXI_ATTRIBUTES_t ASIP_AXI_ATTRIBUTES;
/*  offset 12'h278, width 32 */
union ICE_MMU_INNER_MEM_DSP_AXI_ATTRIBUTES_t DSP_AXI_ATTRIBUTES;
/*  offset 12'h27C, width 32 */
union ICE_MMU_INNER_MEM_TLC_AXI_USER_t TLC_AXI_USER;
/*  offset 12'h280, width 32 */
union ICE_MMU_INNER_MEM_ASIP_AXI_USER_t ASIP_AXI_USER;
/*  offset 12'h284, width 32 */
union ICE_MMU_INNER_MEM_DSP_AXI_USER_t DSP_AXI_USER;
/*  offset 12'h288, width 32 */
union ICE_MMU_INNER_MEM_AXI_ATTRIBUTES_TABLE_t AXI_ATTRIBUTES_TABLE[4];
/*  offset 12'h28C, width 32 */
union ICE_MMU_INNER_MEM_AXI_TABLE_PT_INDEX_BITS_t AXI_TABLE_PT_INDEX_BITS;
/*  offset 12'h29C, width 32 */
};

#define ICE_MMU_MMU_CONFIG                                     0
#define ICE_MMU_TLC_DSP_STREAM_MAPPING                         1
#define ICE_MMU_ASIP_STREAM_MAPPING                            2
#define ICE_MMU_DSE_SURFACE_0_3_STREAM_MAPPING                 3
#define ICE_MMU_DSE_SURFACE_4_7_STREAM_MAPPING                 4
#define ICE_MMU_DSE_SURFACE_8_11_STREAM_MAPPING                5
#define ICE_MMU_DSE_SURFACE_12_15_STREAM_MAPPING               6
#define ICE_MMU_DSE_SURFACE_16_19_STREAM_MAPPING               7
#define ICE_MMU_DSE_SURFACE_20_23_STREAM_MAPPING               8
#define ICE_MMU_DSE_SURFACE_24_27_STREAM_MAPPING               9
#define ICE_MMU_DSE_SURFACE_28_31_STREAM_MAPPING              10
#define ICE_MMU_DELPHI_STREAM_MAPPING                         11
#define ICE_MMU_INITIATOR_PRIORITY                            12
#define ICE_MMU_MMU_FAULT_DETAILS                             13
#define ICE_MMU_MMU_FAULT_HANDLING                            14
#define ICE_MMU_FAULT_LINEAR_ADDRESS                          15
#define ICE_MMU_FAULT_PHYSICAL_ADDRESS                        16
#define ICE_MMU_MMU_CHICKEN_BITS                              17
#define ICE_MMU_ATU_MISSES                                    18
#define ICE_MMU_ATU_TRANSACTIONS                              22
#define ICE_MMU_READ_ISSUED                                   26
#define ICE_MMU_WRITE_ISSUED                                  27
#define ICE_MMU_PAGE_SIZES                                    28
#define ICE_MMU_PAGE_WALK_AXI_ATTRIBUTES                     156
#define ICE_MMU_TLC_AXI_ATTRIBUTES                           157
#define ICE_MMU_ASIP_AXI_ATTRIBUTES                          158
#define ICE_MMU_DSP_AXI_ATTRIBUTES                           159
#define ICE_MMU_TLC_AXI_USER                                 160
#define ICE_MMU_ASIP_AXI_USER                                161
#define ICE_MMU_DSP_AXI_USER                                 162
#define ICE_MMU_AXI_ATTRIBUTES_TABLE                         163
#define ICE_MMU_AXI_TABLE_PT_INDEX_BITS                      167

#endif // _ICE_MMU_INNER_REGS_H_
