<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3845" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3845{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3845{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3845{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3845{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3845{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3845{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t7_3845{left:70px;bottom:1043px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_3845{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t9_3845{left:70px;bottom:1010px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_3845{left:70px;bottom:983px;}
#tb_3845{left:96px;bottom:987px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tc_3845{left:531px;bottom:987px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#td_3845{left:96px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3845{left:70px;bottom:658px;}
#tf_3845{left:96px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3845{left:564px;bottom:661px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#th_3845{left:96px;bottom:644px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ti_3845{left:148px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3845{left:148px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3845{left:148px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3845{left:148px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3845{left:148px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3845{left:148px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3845{left:148px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_3845{left:148px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3845{left:96px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3845{left:96px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3845{left:70px;bottom:383px;}
#tt_3845{left:96px;bottom:386px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tu_3845{left:441px;bottom:386px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#tv_3845{left:96px;bottom:369px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_3845{left:96px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3845{left:96px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3845{left:96px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tz_3845{left:96px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_3845{left:70px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t11_3845{left:70px;bottom:261px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3845{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3845{left:70px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t14_3845{left:70px;bottom:177px;letter-spacing:-0.09px;}
#t15_3845{left:156px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t16_3845{left:70px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_3845{left:70px;bottom:136px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#t18_3845{left:70px;bottom:120px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3845{left:287px;bottom:705px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1a_3845{left:389px;bottom:705px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1b_3845{left:283px;bottom:917px;letter-spacing:-0.16px;}
#t1c_3845{left:227px;bottom:834px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1d_3845{left:227px;bottom:820px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1e_3845{left:228px;bottom:805px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1f_3845{left:227px;bottom:791px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1g_3845{left:587px;bottom:917px;}
#t1h_3845{left:687px;bottom:917px;}
#t1i_3845{left:227px;bottom:777px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1j_3845{left:227px;bottom:763px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1k_3845{left:478px;bottom:917px;letter-spacing:-0.54px;word-spacing:-0.6px;}
#t1l_3845{left:428px;bottom:917px;letter-spacing:-0.61px;}
#t1m_3845{left:413px;bottom:917px;letter-spacing:-0.52px;}
#t1n_3845{left:381px;bottom:917px;letter-spacing:-0.61px;}
#t1o_3845{left:274px;bottom:741px;letter-spacing:0.11px;}
#t1p_3845{left:577px;bottom:917px;}
#t1q_3845{left:637px;bottom:917px;}
#t1r_3845{left:627px;bottom:917px;}
#t1s_3845{left:656px;bottom:889px;letter-spacing:-0.24px;}
#t1t_3845{left:599px;bottom:889px;letter-spacing:-0.23px;}
#t1u_3845{left:576px;bottom:897px;}
#t1v_3845{left:576px;bottom:887px;}
#t1w_3845{left:577px;bottom:877px;}
#t1x_3845{left:448px;bottom:889px;letter-spacing:-0.22px;}
#t1y_3845{left:391px;bottom:889px;letter-spacing:-0.23px;}
#t1z_3845{left:368px;bottom:896px;}
#t20_3845{left:368px;bottom:886px;}
#t21_3845{left:369px;bottom:877px;}
#t22_3845{left:366px;bottom:917px;letter-spacing:-0.61px;}
#t23_3845{left:352px;bottom:917px;letter-spacing:-0.61px;}
#t24_3845{left:562px;bottom:917px;letter-spacing:-0.25px;}

.s1_3845{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3845{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3845{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3845{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3845{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3845{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3845{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3845{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3845{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3845" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3845Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3845" style="-webkit-user-select: none;"><object width="935" height="1210" data="3845/3845.svg" type="image/svg+xml" id="pdf3845" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3845" class="t s1_3845">Vol. 3B </span><span id="t2_3845" class="t s1_3845">20-137 </span>
<span id="t3_3845" class="t s2_3845">PERFORMANCE MONITORING </span>
<span id="t4_3845" class="t s3_3845">20.6.9.1 </span><span id="t5_3845" class="t s3_3845">Control and Event Select Register (CESR) </span>
<span id="t6_3845" class="t s4_3845">The 32-bit control and event select MSR (CESR) controls the operation of performance-monitoring counters CTR0 </span>
<span id="t7_3845" class="t s4_3845">and CTR1 and the associated pins (see Figure 20-64). To control each counter, the CESR register contains a 6-bit </span>
<span id="t8_3845" class="t s4_3845">event select field (ES0 and ES1), a pin control flag (PC0 and PC1), and a 3-bit counter control field (CC0 and CC1). </span>
<span id="t9_3845" class="t s4_3845">The functions of these fields are as follows: </span>
<span id="ta_3845" class="t s5_3845">• </span><span id="tb_3845" class="t s6_3845">ES0 and ES1 (event select) fields (bits 0-5, bits 16-21) — </span><span id="tc_3845" class="t s4_3845">Selects (by entering an event code in the field) </span>
<span id="td_3845" class="t s4_3845">up to two events to be monitored. </span>
<span id="te_3845" class="t s5_3845">• </span><span id="tf_3845" class="t s6_3845">CC0 and CC1 (counter control) fields (bits 6-8, bits 22-24) — </span><span id="tg_3845" class="t s4_3845">Controls the operation of the counter. </span>
<span id="th_3845" class="t s4_3845">Control codes are as follows: </span>
<span id="ti_3845" class="t s4_3845">000 — Count nothing (counter disabled). </span>
<span id="tj_3845" class="t s4_3845">001 — Count the selected event while CPL is 0, 1, or 2. </span>
<span id="tk_3845" class="t s4_3845">010 — Count the selected event while CPL is 3. </span>
<span id="tl_3845" class="t s4_3845">011 — Count the selected event regardless of CPL. </span>
<span id="tm_3845" class="t s4_3845">100 — Count nothing (counter disabled). </span>
<span id="tn_3845" class="t s4_3845">101 — Count clocks (duration) while CPL is 0, 1, or 2. </span>
<span id="to_3845" class="t s4_3845">110 — Count clocks (duration) while CPL is 3. </span>
<span id="tp_3845" class="t s4_3845">111 — Count clocks (duration) regardless of CPL. </span>
<span id="tq_3845" class="t s4_3845">The highest order bit selects between counting events and counting clocks (duration); the middle bit enables </span>
<span id="tr_3845" class="t s4_3845">counting when the CPL is 3; and the low-order bit enables counting when the CPL is 0, 1, or 2. </span>
<span id="ts_3845" class="t s5_3845">• </span><span id="tt_3845" class="t s6_3845">PC0 and PC1 (pin control) flags (bits 9, 25) — </span><span id="tu_3845" class="t s4_3845">Selects the function of the external performance-monitoring </span>
<span id="tv_3845" class="t s4_3845">counter pin (PM0/BP0 and PM1/BP1). Setting one of these flags to 1 causes the processor to assert its </span>
<span id="tw_3845" class="t s4_3845">associated pin when the counter has overflowed; setting the flag to 0 causes the pin to be asserted when the </span>
<span id="tx_3845" class="t s4_3845">counter has been incremented. These flags permit the pins to be individually programmed to indicate the </span>
<span id="ty_3845" class="t s4_3845">overflow or incremented condition. The external signaling of the event on the pins will lag the internal event by </span>
<span id="tz_3845" class="t s4_3845">a few clocks as the signals are latched and buffered. </span>
<span id="t10_3845" class="t s4_3845">While a counter need not be stopped to sample its contents, it must be stopped and cleared or preset before </span>
<span id="t11_3845" class="t s4_3845">switching to a new event. It is not possible to set one counter separately. If only one event needs to be changed, </span>
<span id="t12_3845" class="t s4_3845">the CESR register must be read, the appropriate bits modified, and all bits must then be written back to CESR. At </span>
<span id="t13_3845" class="t s4_3845">reset, all bits in the CESR register are cleared. </span>
<span id="t14_3845" class="t s3_3845">20.6.9.2 </span><span id="t15_3845" class="t s3_3845">Use of the Performance-Monitoring Pins </span>
<span id="t16_3845" class="t s4_3845">When performance-monitor pins PM0/BP0 and/or PM1/BP1 are configured to indicate when the performance- </span>
<span id="t17_3845" class="t s4_3845">monitor counter has incremented and an “occurrence event” is being counted, the associated pin is asserted (high) </span>
<span id="t18_3845" class="t s4_3845">each time the event occurs. When a “duration event” is being counted, the associated PM pin is asserted for the </span>
<span id="t19_3845" class="t s7_3845">Figure 20-64. </span><span id="t1a_3845" class="t s7_3845">CESR MSR (Pentium Processor Only) </span>
<span id="t1b_3845" class="t s8_3845">31 </span>
<span id="t1c_3845" class="t s9_3845">PC1—Pin control 1 </span>
<span id="t1d_3845" class="t s9_3845">CC1—Counter control 1 </span>
<span id="t1e_3845" class="t s9_3845">ES1—Event select 1 </span>
<span id="t1f_3845" class="t s9_3845">PC0—Pin control 0 </span>
<span id="t1g_3845" class="t s8_3845">8 </span><span id="t1h_3845" class="t s8_3845">0 </span>
<span id="t1i_3845" class="t s9_3845">CC0—Counter control 0 </span>
<span id="t1j_3845" class="t s9_3845">ES0—Event select 0 </span>
<span id="t1k_3845" class="t s8_3845">16 15 </span><span id="t1l_3845" class="t s8_3845">21 </span><span id="t1m_3845" class="t s8_3845">22 </span><span id="t1n_3845" class="t s8_3845">24 </span>
<span id="t1o_3845" class="t s9_3845">Reserved </span>
<span id="t1p_3845" class="t s8_3845">9 </span><span id="t1q_3845" class="t s8_3845">5 </span><span id="t1r_3845" class="t s8_3845">6 </span>
<span id="t1s_3845" class="t s8_3845">ESO </span><span id="t1t_3845" class="t s8_3845">CC0 </span>
<span id="t1u_3845" class="t s8_3845">P </span>
<span id="t1v_3845" class="t s8_3845">C </span>
<span id="t1w_3845" class="t s8_3845">0 </span>
<span id="t1x_3845" class="t s8_3845">ES1 </span><span id="t1y_3845" class="t s8_3845">CC1 </span>
<span id="t1z_3845" class="t s8_3845">P </span>
<span id="t20_3845" class="t s8_3845">C </span>
<span id="t21_3845" class="t s8_3845">1 </span>
<span id="t22_3845" class="t s8_3845">25 </span><span id="t23_3845" class="t s8_3845">26 </span><span id="t24_3845" class="t s8_3845">10 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
