{
  "module_name": "pinctrl-vt8500.c",
  "hash_id": "41c8818e3fdd0853615b68506a469ab339597908c8abe68e9551497287b9197e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/vt8500/pinctrl-vt8500.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/init.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include \"pinctrl-wmt.h\"\n\n \nstatic const struct wmt_pinctrl_bank_registers vt8500_banks[] = {\n\tWMT_PINCTRL_BANK(NO_REG, 0x3C, 0x5C, 0x7C, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x00, 0x20, 0x40, 0x60, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x04, 0x24, 0x44, 0x64, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x08, 0x28, 0x48, 0x68, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x0C, 0x2C, 0x4C, 0x6C, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x10, 0x30, 0x50, 0x70, NO_REG, NO_REG),\t \n\tWMT_PINCTRL_BANK(0x14, 0x34, 0x54, 0x74, NO_REG, NO_REG),\t \n};\n\n \n#define WMT_PIN_EXTGPIO0\tWMT_PIN(0, 0)\n#define WMT_PIN_EXTGPIO1\tWMT_PIN(0, 1)\n#define WMT_PIN_EXTGPIO2\tWMT_PIN(0, 2)\n#define WMT_PIN_EXTGPIO3\tWMT_PIN(0, 3)\n#define WMT_PIN_EXTGPIO4\tWMT_PIN(0, 4)\n#define WMT_PIN_EXTGPIO5\tWMT_PIN(0, 5)\n#define WMT_PIN_EXTGPIO6\tWMT_PIN(0, 6)\n#define WMT_PIN_EXTGPIO7\tWMT_PIN(0, 7)\n#define WMT_PIN_EXTGPIO8\tWMT_PIN(0, 8)\n#define WMT_PIN_UART0RTS\tWMT_PIN(1, 0)\n#define WMT_PIN_UART0TXD\tWMT_PIN(1, 1)\n#define WMT_PIN_UART0CTS\tWMT_PIN(1, 2)\n#define WMT_PIN_UART0RXD\tWMT_PIN(1, 3)\n#define WMT_PIN_UART1RTS\tWMT_PIN(1, 4)\n#define WMT_PIN_UART1TXD\tWMT_PIN(1, 5)\n#define WMT_PIN_UART1CTS\tWMT_PIN(1, 6)\n#define WMT_PIN_UART1RXD\tWMT_PIN(1, 7)\n#define WMT_PIN_SPI0CLK\t\tWMT_PIN(1, 8)\n#define WMT_PIN_SPI0SS\t\tWMT_PIN(1, 9)\n#define WMT_PIN_SPI0MISO\tWMT_PIN(1, 10)\n#define WMT_PIN_SPI0MOSI\tWMT_PIN(1, 11)\n#define WMT_PIN_SPI1CLK\t\tWMT_PIN(1, 12)\n#define WMT_PIN_SPI1SS\t\tWMT_PIN(1, 13)\n#define WMT_PIN_SPI1MISO\tWMT_PIN(1, 14)\n#define WMT_PIN_SPI1MOSI\tWMT_PIN(1, 15)\n#define WMT_PIN_SPI2CLK\t\tWMT_PIN(1, 16)\n#define WMT_PIN_SPI2SS\t\tWMT_PIN(1, 17)\n#define WMT_PIN_SPI2MISO\tWMT_PIN(1, 18)\n#define WMT_PIN_SPI2MOSI\tWMT_PIN(1, 19)\n#define WMT_PIN_SDDATA0\t\tWMT_PIN(2, 0)\n#define WMT_PIN_SDDATA1\t\tWMT_PIN(2, 1)\n#define WMT_PIN_SDDATA2\t\tWMT_PIN(2, 2)\n#define WMT_PIN_SDDATA3\t\tWMT_PIN(2, 3)\n#define WMT_PIN_MMCDATA0\tWMT_PIN(2, 4)\n#define WMT_PIN_MMCDATA1\tWMT_PIN(2, 5)\n#define WMT_PIN_MMCDATA2\tWMT_PIN(2, 6)\n#define WMT_PIN_MMCDATA3\tWMT_PIN(2, 7)\n#define WMT_PIN_SDCLK\t\tWMT_PIN(2, 8)\n#define WMT_PIN_SDWP\t\tWMT_PIN(2, 9)\n#define WMT_PIN_SDCMD\t\tWMT_PIN(2, 10)\n#define WMT_PIN_MSDATA0\t\tWMT_PIN(2, 16)\n#define WMT_PIN_MSDATA1\t\tWMT_PIN(2, 17)\n#define WMT_PIN_MSDATA2\t\tWMT_PIN(2, 18)\n#define WMT_PIN_MSDATA3\t\tWMT_PIN(2, 19)\n#define WMT_PIN_MSCLK\t\tWMT_PIN(2, 20)\n#define WMT_PIN_MSBS\t\tWMT_PIN(2, 21)\n#define WMT_PIN_MSINS\t\tWMT_PIN(2, 22)\n#define WMT_PIN_I2C0SCL\t\tWMT_PIN(2, 24)\n#define WMT_PIN_I2C0SDA\t\tWMT_PIN(2, 25)\n#define WMT_PIN_I2C1SCL\t\tWMT_PIN(2, 26)\n#define WMT_PIN_I2C1SDA\t\tWMT_PIN(2, 27)\n#define WMT_PIN_MII0RXD0\tWMT_PIN(3, 0)\n#define WMT_PIN_MII0RXD1\tWMT_PIN(3, 1)\n#define WMT_PIN_MII0RXD2\tWMT_PIN(3, 2)\n#define WMT_PIN_MII0RXD3\tWMT_PIN(3, 3)\n#define WMT_PIN_MII0RXCLK\tWMT_PIN(3, 4)\n#define WMT_PIN_MII0RXDV\tWMT_PIN(3, 5)\n#define WMT_PIN_MII0RXERR\tWMT_PIN(3, 6)\n#define WMT_PIN_MII0PHYRST\tWMT_PIN(3, 7)\n#define WMT_PIN_MII0TXD0\tWMT_PIN(3, 8)\n#define WMT_PIN_MII0TXD1\tWMT_PIN(3, 9)\n#define WMT_PIN_MII0TXD2\tWMT_PIN(3, 10)\n#define WMT_PIN_MII0TXD3\tWMT_PIN(3, 11)\n#define WMT_PIN_MII0TXCLK\tWMT_PIN(3, 12)\n#define WMT_PIN_MII0TXEN\tWMT_PIN(3, 13)\n#define WMT_PIN_MII0TXERR\tWMT_PIN(3, 14)\n#define WMT_PIN_MII0PHYPD\tWMT_PIN(3, 15)\n#define WMT_PIN_MII0COL\t\tWMT_PIN(3, 16)\n#define WMT_PIN_MII0CRS\t\tWMT_PIN(3, 17)\n#define WMT_PIN_MII0MDIO\tWMT_PIN(3, 18)\n#define WMT_PIN_MII0MDC\t\tWMT_PIN(3, 19)\n#define WMT_PIN_SEECS\t\tWMT_PIN(3, 20)\n#define WMT_PIN_SEECK\t\tWMT_PIN(3, 21)\n#define WMT_PIN_SEEDI\t\tWMT_PIN(3, 22)\n#define WMT_PIN_SEEDO\t\tWMT_PIN(3, 23)\n#define WMT_PIN_IDEDREQ0\tWMT_PIN(3, 24)\n#define WMT_PIN_IDEDREQ1\tWMT_PIN(3, 25)\n#define WMT_PIN_IDEIOW\t\tWMT_PIN(3, 26)\n#define WMT_PIN_IDEIOR\t\tWMT_PIN(3, 27)\n#define WMT_PIN_IDEDACK\t\tWMT_PIN(3, 28)\n#define WMT_PIN_IDEIORDY\tWMT_PIN(3, 29)\n#define WMT_PIN_IDEINTRQ\tWMT_PIN(3, 30)\n#define WMT_PIN_VDIN0\t\tWMT_PIN(4, 0)\n#define WMT_PIN_VDIN1\t\tWMT_PIN(4, 1)\n#define WMT_PIN_VDIN2\t\tWMT_PIN(4, 2)\n#define WMT_PIN_VDIN3\t\tWMT_PIN(4, 3)\n#define WMT_PIN_VDIN4\t\tWMT_PIN(4, 4)\n#define WMT_PIN_VDIN5\t\tWMT_PIN(4, 5)\n#define WMT_PIN_VDIN6\t\tWMT_PIN(4, 6)\n#define WMT_PIN_VDIN7\t\tWMT_PIN(4, 7)\n#define WMT_PIN_VDOUT0\t\tWMT_PIN(4, 8)\n#define WMT_PIN_VDOUT1\t\tWMT_PIN(4, 9)\n#define WMT_PIN_VDOUT2\t\tWMT_PIN(4, 10)\n#define WMT_PIN_VDOUT3\t\tWMT_PIN(4, 11)\n#define WMT_PIN_VDOUT4\t\tWMT_PIN(4, 12)\n#define WMT_PIN_VDOUT5\t\tWMT_PIN(4, 13)\n#define WMT_PIN_NANDCLE0\tWMT_PIN(4, 14)\n#define WMT_PIN_NANDCLE1\tWMT_PIN(4, 15)\n#define WMT_PIN_VDOUT6_7\tWMT_PIN(4, 16)\n#define WMT_PIN_VHSYNC\t\tWMT_PIN(4, 17)\n#define WMT_PIN_VVSYNC\t\tWMT_PIN(4, 18)\n#define WMT_PIN_TSDIN0\t\tWMT_PIN(5, 8)\n#define WMT_PIN_TSDIN1\t\tWMT_PIN(5, 9)\n#define WMT_PIN_TSDIN2\t\tWMT_PIN(5, 10)\n#define WMT_PIN_TSDIN3\t\tWMT_PIN(5, 11)\n#define WMT_PIN_TSDIN4\t\tWMT_PIN(5, 12)\n#define WMT_PIN_TSDIN5\t\tWMT_PIN(5, 13)\n#define WMT_PIN_TSDIN6\t\tWMT_PIN(5, 14)\n#define WMT_PIN_TSDIN7\t\tWMT_PIN(5, 15)\n#define WMT_PIN_TSSYNC\t\tWMT_PIN(5, 16)\n#define WMT_PIN_TSVALID\t\tWMT_PIN(5, 17)\n#define WMT_PIN_TSCLK\t\tWMT_PIN(5, 18)\n#define WMT_PIN_LCDD0\t\tWMT_PIN(6, 0)\n#define WMT_PIN_LCDD1\t\tWMT_PIN(6, 1)\n#define WMT_PIN_LCDD2\t\tWMT_PIN(6, 2)\n#define WMT_PIN_LCDD3\t\tWMT_PIN(6, 3)\n#define WMT_PIN_LCDD4\t\tWMT_PIN(6, 4)\n#define WMT_PIN_LCDD5\t\tWMT_PIN(6, 5)\n#define WMT_PIN_LCDD6\t\tWMT_PIN(6, 6)\n#define WMT_PIN_LCDD7\t\tWMT_PIN(6, 7)\n#define WMT_PIN_LCDD8\t\tWMT_PIN(6, 8)\n#define WMT_PIN_LCDD9\t\tWMT_PIN(6, 9)\n#define WMT_PIN_LCDD10\t\tWMT_PIN(6, 10)\n#define WMT_PIN_LCDD11\t\tWMT_PIN(6, 11)\n#define WMT_PIN_LCDD12\t\tWMT_PIN(6, 12)\n#define WMT_PIN_LCDD13\t\tWMT_PIN(6, 13)\n#define WMT_PIN_LCDD14\t\tWMT_PIN(6, 14)\n#define WMT_PIN_LCDD15\t\tWMT_PIN(6, 15)\n#define WMT_PIN_LCDD16\t\tWMT_PIN(6, 16)\n#define WMT_PIN_LCDD17\t\tWMT_PIN(6, 17)\n#define WMT_PIN_LCDCLK\t\tWMT_PIN(6, 18)\n#define WMT_PIN_LCDDEN\t\tWMT_PIN(6, 19)\n#define WMT_PIN_LCDLINE\t\tWMT_PIN(6, 20)\n#define WMT_PIN_LCDFRM\t\tWMT_PIN(6, 21)\n#define WMT_PIN_LCDBIAS\t\tWMT_PIN(6, 22)\n\nstatic const struct pinctrl_pin_desc vt8500_pins[] = {\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO0, \"extgpio0\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO1, \"extgpio1\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO2, \"extgpio2\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO3, \"extgpio3\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO4, \"extgpio4\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO5, \"extgpio5\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO6, \"extgpio6\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO7, \"extgpio7\"),\n\tPINCTRL_PIN(WMT_PIN_EXTGPIO8, \"extgpio8\"),\n\tPINCTRL_PIN(WMT_PIN_UART0RTS, \"uart0_rts\"),\n\tPINCTRL_PIN(WMT_PIN_UART0TXD, \"uart0_txd\"),\n\tPINCTRL_PIN(WMT_PIN_UART0CTS, \"uart0_cts\"),\n\tPINCTRL_PIN(WMT_PIN_UART0RXD, \"uart0_rxd\"),\n\tPINCTRL_PIN(WMT_PIN_UART1RTS, \"uart1_rts\"),\n\tPINCTRL_PIN(WMT_PIN_UART1TXD, \"uart1_txd\"),\n\tPINCTRL_PIN(WMT_PIN_UART1CTS, \"uart1_cts\"),\n\tPINCTRL_PIN(WMT_PIN_UART1RXD, \"uart1_rxd\"),\n\tPINCTRL_PIN(WMT_PIN_SPI0CLK, \"spi0_clk\"),\n\tPINCTRL_PIN(WMT_PIN_SPI0SS, \"spi0_ss\"),\n\tPINCTRL_PIN(WMT_PIN_SPI0MISO, \"spi0_miso\"),\n\tPINCTRL_PIN(WMT_PIN_SPI0MOSI, \"spi0_mosi\"),\n\tPINCTRL_PIN(WMT_PIN_SPI1CLK, \"spi1_clk\"),\n\tPINCTRL_PIN(WMT_PIN_SPI1SS, \"spi1_ss\"),\n\tPINCTRL_PIN(WMT_PIN_SPI1MISO, \"spi1_miso\"),\n\tPINCTRL_PIN(WMT_PIN_SPI1MOSI, \"spi1_mosi\"),\n\tPINCTRL_PIN(WMT_PIN_SPI2CLK, \"spi2_clk\"),\n\tPINCTRL_PIN(WMT_PIN_SPI2SS, \"spi2_ss\"),\n\tPINCTRL_PIN(WMT_PIN_SPI2MISO, \"spi2_miso\"),\n\tPINCTRL_PIN(WMT_PIN_SPI2MOSI, \"spi2_mosi\"),\n\tPINCTRL_PIN(WMT_PIN_SDDATA0, \"sd_data0\"),\n\tPINCTRL_PIN(WMT_PIN_SDDATA1, \"sd_data1\"),\n\tPINCTRL_PIN(WMT_PIN_SDDATA2, \"sd_data2\"),\n\tPINCTRL_PIN(WMT_PIN_SDDATA3, \"sd_data3\"),\n\tPINCTRL_PIN(WMT_PIN_MMCDATA0, \"mmc_data0\"),\n\tPINCTRL_PIN(WMT_PIN_MMCDATA1, \"mmc_data1\"),\n\tPINCTRL_PIN(WMT_PIN_MMCDATA2, \"mmc_data2\"),\n\tPINCTRL_PIN(WMT_PIN_MMCDATA3, \"mmc_data3\"),\n\tPINCTRL_PIN(WMT_PIN_SDCLK, \"sd_clk\"),\n\tPINCTRL_PIN(WMT_PIN_SDWP, \"sd_wp\"),\n\tPINCTRL_PIN(WMT_PIN_SDCMD, \"sd_cmd\"),\n\tPINCTRL_PIN(WMT_PIN_MSDATA0, \"ms_data0\"),\n\tPINCTRL_PIN(WMT_PIN_MSDATA1, \"ms_data1\"),\n\tPINCTRL_PIN(WMT_PIN_MSDATA2, \"ms_data2\"),\n\tPINCTRL_PIN(WMT_PIN_MSDATA3, \"ms_data3\"),\n\tPINCTRL_PIN(WMT_PIN_MSCLK, \"ms_clk\"),\n\tPINCTRL_PIN(WMT_PIN_MSBS, \"ms_bs\"),\n\tPINCTRL_PIN(WMT_PIN_MSINS, \"ms_ins\"),\n\tPINCTRL_PIN(WMT_PIN_I2C0SCL, \"i2c0_scl\"),\n\tPINCTRL_PIN(WMT_PIN_I2C0SDA, \"i2c0_sda\"),\n\tPINCTRL_PIN(WMT_PIN_I2C1SCL, \"i2c1_scl\"),\n\tPINCTRL_PIN(WMT_PIN_I2C1SDA, \"i2c1_sda\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXD0, \"mii0_rxd0\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXD1, \"mii0_rxd1\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXD2, \"mii0_rxd2\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXD3, \"mii0_rxd3\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXCLK, \"mii0_rxclk\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXDV, \"mii0_rxdv\"),\n\tPINCTRL_PIN(WMT_PIN_MII0RXERR, \"mii0_rxerr\"),\n\tPINCTRL_PIN(WMT_PIN_MII0PHYRST, \"mii0_phyrst\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXD0, \"mii0_txd0\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXD1, \"mii0_txd1\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXD2, \"mii0_txd2\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXD3, \"mii0_txd3\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXCLK, \"mii0_txclk\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXEN, \"mii0_txen\"),\n\tPINCTRL_PIN(WMT_PIN_MII0TXERR, \"mii0_txerr\"),\n\tPINCTRL_PIN(WMT_PIN_MII0PHYPD, \"mii0_phypd\"),\n\tPINCTRL_PIN(WMT_PIN_MII0COL, \"mii0_col\"),\n\tPINCTRL_PIN(WMT_PIN_MII0CRS, \"mii0_crs\"),\n\tPINCTRL_PIN(WMT_PIN_MII0MDIO, \"mii0_mdio\"),\n\tPINCTRL_PIN(WMT_PIN_MII0MDC, \"mii0_mdc\"),\n\tPINCTRL_PIN(WMT_PIN_SEECS, \"see_cs\"),\n\tPINCTRL_PIN(WMT_PIN_SEECK, \"see_ck\"),\n\tPINCTRL_PIN(WMT_PIN_SEEDI, \"see_di\"),\n\tPINCTRL_PIN(WMT_PIN_SEEDO, \"see_do\"),\n\tPINCTRL_PIN(WMT_PIN_IDEDREQ0, \"ide_dreq0\"),\n\tPINCTRL_PIN(WMT_PIN_IDEDREQ1, \"ide_dreq1\"),\n\tPINCTRL_PIN(WMT_PIN_IDEIOW, \"ide_iow\"),\n\tPINCTRL_PIN(WMT_PIN_IDEIOR, \"ide_ior\"),\n\tPINCTRL_PIN(WMT_PIN_IDEDACK, \"ide_dack\"),\n\tPINCTRL_PIN(WMT_PIN_IDEIORDY, \"ide_iordy\"),\n\tPINCTRL_PIN(WMT_PIN_IDEINTRQ, \"ide_intrq\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN0, \"vdin0\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN1, \"vdin1\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN2, \"vdin2\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN3, \"vdin3\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN4, \"vdin4\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN5, \"vdin5\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN6, \"vdin6\"),\n\tPINCTRL_PIN(WMT_PIN_VDIN7, \"vdin7\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT0, \"vdout0\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT1, \"vdout1\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT2, \"vdout2\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT3, \"vdout3\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT4, \"vdout4\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT5, \"vdout5\"),\n\tPINCTRL_PIN(WMT_PIN_NANDCLE0, \"nand_cle0\"),\n\tPINCTRL_PIN(WMT_PIN_NANDCLE1, \"nand_cle1\"),\n\tPINCTRL_PIN(WMT_PIN_VDOUT6_7, \"vdout6_7\"),\n\tPINCTRL_PIN(WMT_PIN_VHSYNC, \"vhsync\"),\n\tPINCTRL_PIN(WMT_PIN_VVSYNC, \"vvsync\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN0, \"tsdin0\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN1, \"tsdin1\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN2, \"tsdin2\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN3, \"tsdin3\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN4, \"tsdin4\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN5, \"tsdin5\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN6, \"tsdin6\"),\n\tPINCTRL_PIN(WMT_PIN_TSDIN7, \"tsdin7\"),\n\tPINCTRL_PIN(WMT_PIN_TSSYNC, \"tssync\"),\n\tPINCTRL_PIN(WMT_PIN_TSVALID, \"tsvalid\"),\n\tPINCTRL_PIN(WMT_PIN_TSCLK, \"tsclk\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD0, \"lcd_d0\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD1, \"lcd_d1\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD2, \"lcd_d2\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD3, \"lcd_d3\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD4, \"lcd_d4\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD5, \"lcd_d5\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD6, \"lcd_d6\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD7, \"lcd_d7\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD8, \"lcd_d8\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD9, \"lcd_d9\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD10, \"lcd_d10\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD11, \"lcd_d11\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD12, \"lcd_d12\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD13, \"lcd_d13\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD14, \"lcd_d14\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD15, \"lcd_d15\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD16, \"lcd_d16\"),\n\tPINCTRL_PIN(WMT_PIN_LCDD17, \"lcd_d17\"),\n\tPINCTRL_PIN(WMT_PIN_LCDCLK, \"lcd_clk\"),\n\tPINCTRL_PIN(WMT_PIN_LCDDEN, \"lcd_den\"),\n\tPINCTRL_PIN(WMT_PIN_LCDLINE, \"lcd_line\"),\n\tPINCTRL_PIN(WMT_PIN_LCDFRM, \"lcd_frm\"),\n\tPINCTRL_PIN(WMT_PIN_LCDBIAS, \"lcd_bias\"),\n};\n\n \nstatic const char * const vt8500_groups[] = {\n\t\"extgpio0\",\n\t\"extgpio1\",\n\t\"extgpio2\",\n\t\"extgpio3\",\n\t\"extgpio4\",\n\t\"extgpio5\",\n\t\"extgpio6\",\n\t\"extgpio7\",\n\t\"extgpio8\",\n\t\"uart0_rts\",\n\t\"uart0_txd\",\n\t\"uart0_cts\",\n\t\"uart0_rxd\",\n\t\"uart1_rts\",\n\t\"uart1_txd\",\n\t\"uart1_cts\",\n\t\"uart1_rxd\",\n\t\"spi0_clk\",\n\t\"spi0_ss\",\n\t\"spi0_miso\",\n\t\"spi0_mosi\",\n\t\"spi1_clk\",\n\t\"spi1_ss\",\n\t\"spi1_miso\",\n\t\"spi1_mosi\",\n\t\"spi2_clk\",\n\t\"spi2_ss\",\n\t\"spi2_miso\",\n\t\"spi2_mosi\",\n\t\"sd_data0\",\n\t\"sd_data1\",\n\t\"sd_data2\",\n\t\"sd_data3\",\n\t\"mmc_data0\",\n\t\"mmc_data1\",\n\t\"mmc_data2\",\n\t\"mmc_data3\",\n\t\"sd_clk\",\n\t\"sd_wp\",\n\t\"sd_cmd\",\n\t\"ms_data0\",\n\t\"ms_data1\",\n\t\"ms_data2\",\n\t\"ms_data3\",\n\t\"ms_clk\",\n\t\"ms_bs\",\n\t\"ms_ins\",\n\t\"i2c0_scl\",\n\t\"i2c0_sda\",\n\t\"i2c1_scl\",\n\t\"i2c1_sda\",\n\t\"mii0_rxd0\",\n\t\"mii0_rxd1\",\n\t\"mii0_rxd2\",\n\t\"mii0_rxd3\",\n\t\"mii0_rxclk\",\n\t\"mii0_rxdv\",\n\t\"mii0_rxerr\",\n\t\"mii0_phyrst\",\n\t\"mii0_txd0\",\n\t\"mii0_txd1\",\n\t\"mii0_txd2\",\n\t\"mii0_txd3\",\n\t\"mii0_txclk\",\n\t\"mii0_txen\",\n\t\"mii0_txerr\",\n\t\"mii0_phypd\",\n\t\"mii0_col\",\n\t\"mii0_crs\",\n\t\"mii0_mdio\",\n\t\"mii0_mdc\",\n\t\"see_cs\",\n\t\"see_ck\",\n\t\"see_di\",\n\t\"see_do\",\n\t\"ide_dreq0\",\n\t\"ide_dreq1\",\n\t\"ide_iow\",\n\t\"ide_ior\",\n\t\"ide_dack\",\n\t\"ide_iordy\",\n\t\"ide_intrq\",\n\t\"vdin0\",\n\t\"vdin1\",\n\t\"vdin2\",\n\t\"vdin3\",\n\t\"vdin4\",\n\t\"vdin5\",\n\t\"vdin6\",\n\t\"vdin7\",\n\t\"vdout0\",\n\t\"vdout1\",\n\t\"vdout2\",\n\t\"vdout3\",\n\t\"vdout4\",\n\t\"vdout5\",\n\t\"nand_cle0\",\n\t\"nand_cle1\",\n\t\"vdout6_7\",\n\t\"vhsync\",\n\t\"vvsync\",\n\t\"tsdin0\",\n\t\"tsdin1\",\n\t\"tsdin2\",\n\t\"tsdin3\",\n\t\"tsdin4\",\n\t\"tsdin5\",\n\t\"tsdin6\",\n\t\"tsdin7\",\n\t\"tssync\",\n\t\"tsvalid\",\n\t\"tsclk\",\n\t\"lcd_d0\",\n\t\"lcd_d1\",\n\t\"lcd_d2\",\n\t\"lcd_d3\",\n\t\"lcd_d4\",\n\t\"lcd_d5\",\n\t\"lcd_d6\",\n\t\"lcd_d7\",\n\t\"lcd_d8\",\n\t\"lcd_d9\",\n\t\"lcd_d10\",\n\t\"lcd_d11\",\n\t\"lcd_d12\",\n\t\"lcd_d13\",\n\t\"lcd_d14\",\n\t\"lcd_d15\",\n\t\"lcd_d16\",\n\t\"lcd_d17\",\n\t\"lcd_clk\",\n\t\"lcd_den\",\n\t\"lcd_line\",\n\t\"lcd_frm\",\n\t\"lcd_bias\",\n};\n\nstatic int vt8500_pinctrl_probe(struct platform_device *pdev)\n{\n\tstruct wmt_pinctrl_data *data;\n\n\tdata = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);\n\tif (!data)\n\t\treturn -ENOMEM;\n\n\tdata->banks = vt8500_banks;\n\tdata->nbanks = ARRAY_SIZE(vt8500_banks);\n\tdata->pins = vt8500_pins;\n\tdata->npins = ARRAY_SIZE(vt8500_pins);\n\tdata->groups = vt8500_groups;\n\tdata->ngroups = ARRAY_SIZE(vt8500_groups);\n\n\treturn wmt_pinctrl_probe(pdev, data);\n}\n\nstatic const struct of_device_id wmt_pinctrl_of_match[] = {\n\t{ .compatible = \"via,vt8500-pinctrl\" },\n\t{   },\n};\n\nstatic struct platform_driver wmt_pinctrl_driver = {\n\t.probe\t= vt8500_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"pinctrl-vt8500\",\n\t\t.of_match_table\t= wmt_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n};\nbuiltin_platform_driver(wmt_pinctrl_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}