{
  "design": {
    "design_info": {
      "boundary_crc": "0xB62A82B195F62214",
      "device": "xc7z020clg400-2",
      "name": "axi4_stream_data_fifo",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_data_fifo_0": ""
    },
    "interface_ports": {
      "S_AXIS_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "axi4_stream_data_fifo_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "axi4_stream_data_fifo_m_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        }
      }
    },
    "ports": {
      "s_axis_aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi4_stream_data_fifo_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "m_axis_aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi4_stream_data_fifo_m_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axis_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "axi4_stream_data_fifo_axis_data_fifo_0_0",
        "parameters": {
          "FIFO_MEMORY_TYPE": {
            "value": "block"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "M_AXIS_0",
          "axis_data_fifo_0/M_AXIS"
        ]
      },
      "S_AXIS_0_1": {
        "interface_ports": [
          "S_AXIS_0",
          "axis_data_fifo_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "s_axis_aclk_0_1": {
        "ports": [
          "s_axis_aclk_0",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "m_axis_aclk_0_1": {
        "ports": [
          "m_axis_aclk_0",
          "axis_data_fifo_0/m_axis_aclk"
        ]
      },
      "s_axis_aresetn_0_1": {
        "ports": [
          "s_axis_aresetn_0",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      }
    }
  }
}