<stg><name>Bert_layer</name>


<trans_list>

<trans id="245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="19" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="23" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="27" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="31" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %j9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %v220 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %v221 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v221"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %v222 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v222"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %v223 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v223"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %v224 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v224"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %v225 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v225"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %v226 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %v227 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v227"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %v228 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v228"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %v229 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %v230 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:51 %call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:56 %store_ln179 = store i14 0, i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:57 %store_ln179 = store i4 0, i4 %i9

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:58 %store_ln179 = store i10 0, i10 %j9

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:51 %call_ln382 = call void @Linear_layer_qkv, i32 %v202, i32 %v203, i32 %v204, i32 %v220

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2, i32 %v224

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:52 %call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:52 %call_ln384 = call void @Linear_layer_qkv, i32 %v202, i32 %v205, i32 %v206, i32 %v221

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:53 %call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222

]]></Node>
<StgValue><ssdm name="call_ln386"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:53 %call_ln386 = call void @Linear_layer_qkv, i32 %v202, i32 %v207, i32 %v208, i32 %v222

]]></Node>
<StgValue><ssdm name="call_ln386"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:54 %call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223

]]></Node>
<StgValue><ssdm name="call_ln388"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln361 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln361"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v202, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v203, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v203

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v205, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v205

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v206, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v207, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v208, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v210, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v211, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v211

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v212, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v212

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v213, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v213

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v214, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v215, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v216

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v217

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:54 %call_ln388 = call void @Self_attention, i32 %v220, i32 %v221, i32 %v222, i32 %v223

]]></Node>
<StgValue><ssdm name="call_ln388"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
entry:59 %br_ln179 = br void %l_S_k_0_k3.i

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
l_S_k_0_k3.i:0 %indvar_flatten6_load = load i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_0_k3.i:1 %icmp_ln179 = icmp_eq  i14 %indvar_flatten6_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_0_k3.i:2 %add_ln179_1 = add i14 %indvar_flatten6_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_0_k3.i:3 %br_ln179 = br i1 %icmp_ln179, void %for.inc44.i, void %for.inc66.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc44.i:0 %j9_load = load i10 %j9

]]></Node>
<StgValue><ssdm name="j9_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i:1 %i9_load = load i4 %i9

]]></Node>
<StgValue><ssdm name="i9_load"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i:2 %add_ln179 = add i4 %i9_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i:5 %icmp_ln180 = icmp_eq  i10 %j9_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc44.i:6 %select_ln179 = select i1 %icmp_ln180, i10 0, i10 %j9_load

]]></Node>
<StgValue><ssdm name="select_ln179"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i:7 %select_ln179_1 = select i1 %icmp_ln180, i4 %add_ln179, i4 %i9_load

]]></Node>
<StgValue><ssdm name="select_ln179_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i:23 %add_ln180 = add i10 %select_ln179, i10 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i:24 %store_ln180 = store i14 %add_ln179_1, i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i:25 %store_ln180 = store i4 %select_ln179_1, i4 %i9

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i:26 %store_ln180 = store i10 %add_ln180, i10 %j9

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32">
<![CDATA[
for.inc66.i.preheader:0 %j14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j14"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32">
<![CDATA[
for.inc66.i.preheader:1 %i15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i15"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
for.inc66.i.preheader:2 %indvar_flatten38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i.preheader:3 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc66.i.preheader:6 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc66.i.preheader:7 %store_ln286 = store i16 0, i16 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66.i.preheader:8 %store_ln286 = store i4 0, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc66.i.preheader:9 %store_ln286 = store i12 0, i12 %j14

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc44.i:8 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln179_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc44.i:9 %tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln179_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="12">
<![CDATA[
for.inc44.i:10 %zext_ln182 = zext i12 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.i:11 %sub_ln182 = sub i14 %tmp_s, i14 %zext_ln182

]]></Node>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="10">
<![CDATA[
for.inc44.i:12 %zext_ln183 = zext i10 %select_ln179

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.i:17 %empty_374 = add i14 %sub_ln182, i14 %zext_ln183

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="14">
<![CDATA[
for.inc44.i:18 %p_cast = zext i14 %empty_374

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i:19 %v224_addr = getelementptr i32 %v224, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="v224_addr"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i:21 %v224_load = load i14 %v224_addr

]]></Node>
<StgValue><ssdm name="v224_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc44.i:13 %tmp_47 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln179, i10 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
for.inc44.i:14 %tmp_48 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln179, i8 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="18">
<![CDATA[
for.inc44.i:15 %zext_ln183_3 = zext i18 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln183_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc44.i:16 %sub_ln183 = sub i20 %tmp_47, i20 %zext_ln183_3

]]></Node>
<StgValue><ssdm name="sub_ln183"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i:21 %v224_load = load i14 %v224_addr

]]></Node>
<StgValue><ssdm name="v224_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="20" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i:22 %call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i9_l_j9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i:20 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="20" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i:22 %call_ln185 = call void @Bert_layer_Pipeline_l_S_k_0_k3, i32 %v224_load, i32 %v224, i14 %empty_374, i20 %sub_ln183, i32 %v209, i14 %sub_ln182, i32 %v223

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i:27 %br_ln180 = br void %l_S_k_0_k3.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i.preheader:3 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i10_l_j10, i32 %v224, i32 %v210

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc66.i.preheader:6 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2, i32 %v227

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc66.i.preheader:4 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc66.i.preheader:4 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11, i32 %v202, i32 %v224, i32 %v225

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc66.i.preheader:5 %call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226

]]></Node>
<StgValue><ssdm name="call_ln394"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc66.i.preheader:5 %call_ln394 = call void @Layer_norm, i32 %v225, i32 %v215, i32 %v216, i32 %v226

]]></Node>
<StgValue><ssdm name="call_ln394"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.inc66.i.preheader:10 %br_ln286 = br void %l_S_k_0_k4.i

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
l_S_k_0_k4.i:0 %indvar_flatten38_load = load i16 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="indvar_flatten38_load"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
l_S_k_0_k4.i:1 %icmp_ln286 = icmp_eq  i16 %indvar_flatten38_load, i16 36864

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l_S_k_0_k4.i:2 %add_ln286_1 = add i16 %indvar_flatten38_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln286_1"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_0_k4.i:3 %br_ln286 = br i1 %icmp_ln286, void %for.inc44.i34, void %for.inc66.i42.preheader

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc44.i34:0 %j14_load = load i12 %j14

]]></Node>
<StgValue><ssdm name="j14_load"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i34:1 %i15_load = load i4 %i15

]]></Node>
<StgValue><ssdm name="i15_load"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i34:2 %add_ln286 = add i4 %i15_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc44.i34:5 %icmp_ln287 = icmp_eq  i12 %j14_load, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc44.i34:6 %select_ln286 = select i1 %icmp_ln287, i12 0, i12 %j14_load

]]></Node>
<StgValue><ssdm name="select_ln286"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i34:7 %select_ln286_1 = select i1 %icmp_ln287, i4 %add_ln286, i4 %i15_load

]]></Node>
<StgValue><ssdm name="select_ln286_1"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc44.i34:26 %add_ln287 = add i12 %select_ln286, i12 1

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i34:27 %store_ln287 = store i16 %add_ln286_1, i16 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i34:28 %store_ln287 = store i4 %select_ln286_1, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i34:29 %store_ln287 = store i12 %add_ln287, i12 %j14

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32">
<![CDATA[
for.inc66.i42.preheader:0 %j17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j17"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32">
<![CDATA[
for.inc66.i42.preheader:1 %i18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i18"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="32">
<![CDATA[
for.inc66.i42.preheader:2 %indvar_flatten70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i42.preheader:3 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc66.i42.preheader:5 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc66.i42.preheader:6 %store_ln339 = store i14 0, i14 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66.i42.preheader:7 %store_ln339 = store i4 0, i4 %i18

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc66.i42.preheader:8 %store_ln339 = store i10 0, i10 %j17

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc44.i34:8 %tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln286_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
for.inc44.i34:9 %zext_ln289 = zext i14 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc44.i34:10 %tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln286_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="12">
<![CDATA[
for.inc44.i34:11 %zext_ln289_1 = zext i12 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln289_1"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.i34:12 %sub_ln289 = sub i14 %tmp_49, i14 %zext_ln289_1

]]></Node>
<StgValue><ssdm name="sub_ln289"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc44.i34:13 %tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln286_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.i34:14 %empty_376 = sub i16 %tmp_51, i16 %zext_ln289

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="12">
<![CDATA[
for.inc44.i34:15 %zext_ln290 = zext i12 %select_ln286

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.i34:20 %empty_377 = add i16 %empty_376, i16 %zext_ln290

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="16">
<![CDATA[
for.inc44.i34:21 %p_cast69 = zext i16 %empty_377

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i34:22 %v227_addr = getelementptr i32 %v227, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="v227_addr"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="16">
<![CDATA[
for.inc44.i34:24 %v227_load = load i16 %v227_addr

]]></Node>
<StgValue><ssdm name="v227_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
for.inc44.i34:16 %tmp_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln286, i10 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
for.inc44.i34:17 %tmp_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln286, i8 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="20">
<![CDATA[
for.inc44.i34:18 %zext_ln290_3 = zext i20 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln290_3"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc44.i34:19 %sub_ln290 = sub i22 %tmp_52, i22 %zext_ln290_3

]]></Node>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="16">
<![CDATA[
for.inc44.i34:24 %v227_load = load i16 %v227_addr

]]></Node>
<StgValue><ssdm name="v227_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="22" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i34:25 %call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i34:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i15_l_j14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i34:4 %empty_375 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i34:23 %specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln287"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="22" op_5_bw="32" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i34:25 %call_ln292 = call void @Bert_layer_Pipeline_l_S_k_0_k4, i32 %v227_load, i32 %v227, i16 %empty_377, i22 %sub_ln290, i32 %v211, i14 %sub_ln289, i32 %v226

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i34:30 %br_ln287 = br void %l_S_k_0_k4.i

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="196" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i42.preheader:3 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i16_l_j15, i32 %v227, i32 %v212

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc66.i42.preheader:5 %call_ln0 = call void @Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2, i32 %v229

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42" op_15_bw="58" op_16_bw="26" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc66.i42.preheader:4 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="199" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42" op_15_bw="58" op_16_bw="26" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc66.i42.preheader:4 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16, i32 %v227, i32 %v228, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
for.inc66.i42.preheader:9 %br_ln339 = br void %l_S_k_0_k5.i

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
l_S_k_0_k5.i:0 %indvar_flatten70_load = load i14 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="indvar_flatten70_load"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_0_k5.i:1 %icmp_ln339 = icmp_eq  i14 %indvar_flatten70_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_S_k_0_k5.i:2 %add_ln339_1 = add i14 %indvar_flatten70_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="204" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_0_k5.i:3 %br_ln339 = br i1 %icmp_ln339, void %for.inc44.i81, void %for.inc66.i89.preheader

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="205" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc44.i81:0 %j17_load = load i10 %j17

]]></Node>
<StgValue><ssdm name="j17_load"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i81:1 %i18_load = load i4 %i18

]]></Node>
<StgValue><ssdm name="i18_load"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i81:2 %add_ln339 = add i4 %i18_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i81:5 %icmp_ln340 = icmp_eq  i10 %j17_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln340"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc44.i81:6 %select_ln339 = select i1 %icmp_ln340, i10 0, i10 %j17_load

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i81:7 %select_ln339_1 = select i1 %icmp_ln340, i4 %add_ln339, i4 %i18_load

]]></Node>
<StgValue><ssdm name="select_ln339_1"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i81:26 %add_ln340 = add i10 %select_ln339, i10 1

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i81:27 %store_ln340 = store i14 %add_ln339_1, i14 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i81:28 %store_ln340 = store i4 %select_ln339_1, i4 %i18

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i81:29 %store_ln340 = store i10 %add_ln340, i10 %j17

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i89.preheader:0 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc44.i81:8 %tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln339_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc44.i81:9 %tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln339_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
for.inc44.i81:10 %zext_ln342 = zext i14 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.i81:11 %sub_ln342 = sub i16 %tmp_54, i16 %zext_ln342

]]></Node>
<StgValue><ssdm name="sub_ln342"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc44.i81:12 %tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln339_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="12">
<![CDATA[
for.inc44.i81:13 %tmp_298_cast = zext i12 %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.i81:14 %empty_379 = sub i14 %tmp_55, i14 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="10">
<![CDATA[
for.inc44.i81:15 %zext_ln343 = zext i10 %select_ln339

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.i81:20 %empty_380 = add i14 %empty_379, i14 %zext_ln343

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="14">
<![CDATA[
for.inc44.i81:21 %p_cast70 = zext i14 %empty_380

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i81:22 %v229_addr = getelementptr i32 %v229, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="v229_addr"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i81:24 %v229_load = load i14 %v229_addr

]]></Node>
<StgValue><ssdm name="v229_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
for.inc44.i81:16 %tmp_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln339, i12 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc44.i81:17 %tmp_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln339, i10 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="22" op_0_bw="20">
<![CDATA[
for.inc44.i81:18 %zext_ln343_3 = zext i20 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln343_3"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc44.i81:19 %sub_ln343 = sub i22 %tmp_57, i22 %zext_ln343_3

]]></Node>
<StgValue><ssdm name="sub_ln343"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i81:24 %v229_load = load i14 %v229_addr

]]></Node>
<StgValue><ssdm name="v229_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="22" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i81:25 %call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228

]]></Node>
<StgValue><ssdm name="call_ln345"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i81:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j17_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i81:4 %empty_378 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i81:23 %specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln340"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="22" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc44.i81:25 %call_ln345 = call void @Bert_layer_Pipeline_l_S_k_0_k5, i32 %v229_load, i32 %v229, i14 %empty_380, i22 %sub_ln343, i32 %v213, i16 %sub_ln342, i32 %v228

]]></Node>
<StgValue><ssdm name="call_ln345"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i81:30 %br_ln340 = br void %l_S_k_0_k5.i

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="239" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc66.i89.preheader:0 %call_ln0 = call void @Bert_layer_Pipeline_l_bias_i19_l_j18, i32 %v229, i32 %v214

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="240" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc66.i89.preheader:1 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="241" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc66.i89.preheader:1 %call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117, i32 %v226, i32 %v229, i32 %v230

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="242" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc66.i89.preheader:2 %call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="243" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc66.i89.preheader:2 %call_ln403 = call void @Layer_norm.1, i32 %v230, i32 %v217, i32 %v218, i32 %v219

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0">
<![CDATA[
for.inc66.i89.preheader:3 %ret_ln404 = ret

]]></Node>
<StgValue><ssdm name="ret_ln404"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
