/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __TSREC_TOP_E1A_C_HEADER_H__
#define __TSREC_TOP_E1A_C_HEADER_H__

#define TSREC_TOP_TIMER_CFG 0x0000
#define TSREC_TOP_TIMER_FIX_CLK_EN_SHIFT 0
#define TSREC_TOP_TIMER_FIX_CLK_EN_MASK (0x1 << 0)
#define TSREC_TOP_TIMER_CK_EN_SHIFT 1
#define TSREC_TOP_TIMER_CK_EN_MASK (0x1 << 1)
#define TSREC_TOP_TIMER_CLR_SHIFT 4
#define TSREC_TOP_TIMER_CLR_MASK (0x1 << 4)
#define TSREC_TOP_TIMER_LAT_SHIFT 5
#define TSREC_TOP_TIMER_LAT_MASK (0x1 << 5)
#define TSREC_TOP_TIMER_SEL_SHIFT 6
#define TSREC_TOP_TIMER_SEL_MASK (0x1 << 6)
#define TSREC_TOP_TIMER_EN_SHIFT 7
#define TSREC_TOP_TIMER_EN_MASK (0x1 << 7)

#define TSREC_TOP_TSREC_CFG 0x0004
#define TSREC_TOP_CK_EN_0_SHIFT 0
#define TSREC_TOP_CK_EN_0_MASK (0x1 << 0)
#define TSREC_TOP_CK_EN_1_SHIFT 1
#define TSREC_TOP_CK_EN_1_MASK (0x1 << 1)
#define TSREC_TOP_CK_EN_2_SHIFT 2
#define TSREC_TOP_CK_EN_2_MASK (0x1 << 2)
#define TSREC_TOP_CK_EN_3_SHIFT 3
#define TSREC_TOP_CK_EN_3_MASK (0x1 << 3)
#define TSREC_TOP_CK_EN_4_SHIFT 4
#define TSREC_TOP_CK_EN_4_MASK (0x1 << 4)
#define TSREC_TOP_CK_EN_5_SHIFT 5
#define TSREC_TOP_CK_EN_5_MASK (0x1 << 5)
#define TSREC_TOP_CK_EN_6_SHIFT 6
#define TSREC_TOP_CK_EN_6_MASK (0x1 << 6)
#define TSREC_TOP_CK_EN_7_SHIFT 7
#define TSREC_TOP_CK_EN_7_MASK (0x1 << 7)
#define TSREC_TOP_CK_EN_8_SHIFT 8
#define TSREC_TOP_CK_EN_8_MASK (0x1 << 8)
#define TSREC_TOP_CK_EN_9_SHIFT 9
#define TSREC_TOP_CK_EN_9_MASK (0x1 << 9)
#define TSREC_TOP_CK_EN_10_SHIFT 10
#define TSREC_TOP_CK_EN_10_MASK (0x1 << 10)
#define TSREC_TOP_CK_EN_11_SHIFT 11
#define TSREC_TOP_CK_EN_11_MASK (0x1 << 11)

#define TSREC_TOP_TIMER_LAT_L 0x0010
#define TSREC_TOP_TIMESTAMP_LAT_L_SHIFT 0
#define TSREC_TOP_TIMESTAMP_LAT_L_MASK (0xffffffff << 0)

#define TSREC_TOP_TIMER_LAT_M 0x0014
#define TSREC_TOP_TIMESTAMP_LAT_M_SHIFT 0
#define TSREC_TOP_TIMESTAMP_LAT_M_MASK (0xffffffff << 0)

#define TSREC_TOP_BIST_EN 0x0018
#define TSREC_TOP_BIST_RX_EN_SHIFT 0
#define TSREC_TOP_BIST_RX_EN_MASK (0x1 << 0)
#define TSREC_TOP_BIST_TX_EN_SHIFT 1
#define TSREC_TOP_BIST_TX_EN_MASK (0x1 << 1)

#define TSREC_TOP_BIST_STATUS 0x001c
#define TSREC_TOP_BIST_RX_DONE_SHIFT 0
#define TSREC_TOP_BIST_RX_DONE_MASK (0x1 << 0)
#define TSREC_TOP_BIST_RX_OK_SHIFT 1
#define TSREC_TOP_BIST_RX_OK_MASK (0x1 << 1)
#define TSREC_TOP_BIST_IN_MODE_SHIFT 16
#define TSREC_TOP_BIST_IN_MODE_MASK (0x3f << 16)

#define TSREC_TOP_INT_CFG 0x0020
#define TSREC_TOP_INT_WCLR_EN_SHIFT 0
#define TSREC_TOP_INT_WCLR_EN_MASK (0x1 << 0)

#define TSREC_TOP_CID_VIO_INT_STATUS 0x0024
#define TSREC_TOP_APB_CID_VIO_INT_SHIFT 0
#define TSREC_TOP_APB_CID_VIO_INT_MASK (0x1 << 0)

#define TSREC_TOP_CID_VIO_INT_TRIG 0x0028
#define TSREC_TOP_APB_CID_VIO_INT_TRIG_SHIFT 0
#define TSREC_TOP_APB_CID_VIO_INT_TRIG_MASK (0x1 << 0)

#define TSREC_TOP_CID_DBG 0x002c
#define TSREC_TOP_APB_CID_VIO_DBG_SHIFT 0
#define TSREC_TOP_APB_CID_VIO_DBG_MASK (0x1f << 0)

#define TSREC_TOP_SPARE_REG0 0x0030
#define TSREC_TOP_SPARE_0_SHIFT 0
#define TSREC_TOP_SPARE_0_MASK (0xffffffff << 0)

#define TSREC_TOP_SPARE_REG1 0x0034
#define TSREC_TOP_SPARE_1_SHIFT 0
#define TSREC_TOP_SPARE_1_MASK (0xffffffff << 0)

#define TSREC_TOP_TSREC_SW_RST 0x0038
#define TSREC_TOP_FUNC_RST_SHIFT 0
#define TSREC_TOP_FUNC_RST_MASK (0xfff << 0)
#define TSREC_TOP_CSR_RST_SHIFT 16
#define TSREC_TOP_CSR_RST_MASK (0xfff << 16)

#define TSREC_TOP_FLASH_SW_RST 0x003c
#define TSREC_TOP_FLASH_FUNC_RST_SHIFT 0
#define TSREC_TOP_FLASH_FUNC_RST_MASK (0xf << 0)
#define TSREC_TOP_FLASH_CSR_RST_SHIFT 16
#define TSREC_TOP_FLASH_CSR_RST_MASK (0xf << 16)

#define TSREC_TOP_SENMON_SW_RST 0x0040
#define TSREC_TOP_SENMON_FUNC_RST_SHIFT 0
#define TSREC_TOP_SENMON_FUNC_RST_MASK (0x1 << 0)
#define TSREC_TOP_SENMON_CSR_RST_SHIFT 16
#define TSREC_TOP_SENMON_CSR_RST_MASK (0x1 << 16)

#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_0 0x0044
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_0_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_0_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_1 0x0048
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_1_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_1_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_2 0x004c
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_2_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_2_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_3 0x0050
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_3_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_SEL_3_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_0 0x0054
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_0_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_0_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_1 0x0058
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_1_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_1_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_2 0x005c
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_2_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_2_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_3 0x0060
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_3_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_SEL_3_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_0 0x0064
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_0_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_0_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_1 0x0068
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_1_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_1_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_2 0x006c
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_2_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_2_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_3 0x0070
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_3_SHIFT 0
#define TSREC_TOP_DEVICE_TSREC_IRQ_CCU_SEL_3_MASK (0xfff << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_0 0x0074
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_0_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_0_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_1 0x0078
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_1_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_1_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_2 0x007c
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_2_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_2_MASK (0xf << 0)

#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_3 0x0080
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_3_SHIFT 0
#define TSREC_TOP_DEVICE_FLASH_IRQ_CCU_SEL_3_MASK (0xf << 0)

#endif
