$date
	Tue Jun 25 15:35:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! r [7:0] $end
$var wire 2 " flags [1:0] $end
$var reg 3 # op [2:0] $end
$var reg 8 $ x [7:0] $end
$var reg 8 % y [7:0] $end
$var integer 32 & test_idx [31:0] $end
$scope module UUT $end
$var wire 3 ' op_i [2:0] $end
$var wire 8 ( x_i [7:0] $end
$var wire 8 ) y_i [7:0] $end
$var reg 2 * flags_o [1:0] $end
$var reg 8 + r_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
b0 *
b1 )
b1 (
b0 '
b0 &
b1 %
b1 $
b0 #
b0 "
b10 !
$end
#10
b100 !
b100 +
b1 #
b1 '
b11 %
b11 )
b111 $
b111 (
b1 &
#20
b1 "
b1 *
b0 !
b0 +
b10 %
b10 )
b10 $
b10 (
b10 &
#30
b10 "
b10 *
b11111111 !
b11111111 +
b100 %
b100 )
b11 $
b11 (
b11 &
#40
b11 "
b11 *
b0 !
b0 +
b0 #
b0 '
b1 %
b1 )
b11111111 $
b11111111 (
b100 &
#50
b101 &
