Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 25 10:12:44 2018
| Host         : DESKTOP-MBD2KSK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.944        0.000                      0                 5072        0.010        0.000                      0                 5072        3.750        0.000                       0                  2124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.944        0.000                      0                 5072        0.010        0.000                      0                 5072        3.750        0.000                       0                  2124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 4.661ns (52.533%)  route 4.211ns (47.467%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=17, routed)          0.990     4.491    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/A[1]
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.615 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1/O
                         net (fo=2, routed)           0.587     5.202    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1_n_6
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.326 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.326    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4_n_6
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.727 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_n_6
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.949 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.609     6.558    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0_n_13
    SLICE_X18Y47         LUT2 (Prop_lut2_I0_O)        0.299     6.857 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.857    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4_n_6
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.437 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry/O[2]
                         net (fo=1, routed)           0.568     8.005    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_n_11
    SLICE_X18Y44         LUT2 (Prop_lut2_I1_O)        0.302     8.307 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.307    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_3_n_6
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.887 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0/O[2]
                         net (fo=1, routed)           0.562     9.449    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_n_11
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.302     9.751 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.751    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_2_n_6
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.001 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0/O[2]
                         net (fo=1, routed)           0.446    10.447    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/C[6]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.301    10.748 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.748    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_2_n_6
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.100 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0/O[3]
                         net (fo=1, routed)           0.450    11.549    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[7]
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.306    11.855 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.855    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_1_n_6
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.031    12.800    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 4.553ns (51.957%)  route 4.210ns (48.043%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=17, routed)          0.990     4.491    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/A[1]
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.615 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1/O
                         net (fo=2, routed)           0.587     5.202    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1_n_6
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.326 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.326    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4_n_6
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.727 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_n_6
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.949 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.609     6.558    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0_n_13
    SLICE_X18Y47         LUT2 (Prop_lut2_I0_O)        0.299     6.857 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.857    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4_n_6
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.437 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry/O[2]
                         net (fo=1, routed)           0.568     8.005    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_n_11
    SLICE_X18Y44         LUT2 (Prop_lut2_I1_O)        0.302     8.307 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.307    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_3_n_6
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.887 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0/O[2]
                         net (fo=1, routed)           0.562     9.449    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_n_11
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.302     9.751 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.751    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_2_n_6
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.001 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0/O[2]
                         net (fo=1, routed)           0.446    10.447    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/C[6]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.301    10.748 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.748    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_2_n_6
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.996 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0/O[2]
                         net (fo=1, routed)           0.448    11.444    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[6]
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.302    11.746 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.746    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[6]_i_1_n_6
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.031    12.800    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 4.038ns (47.179%)  route 4.521ns (52.821%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=17, routed)          0.990     4.491    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/A[1]
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.615 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1/O
                         net (fo=2, routed)           0.587     5.202    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1_n_6
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.326 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.326    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4_n_6
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.727 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_n_6
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.949 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.609     6.558    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0_n_13
    SLICE_X18Y47         LUT2 (Prop_lut2_I0_O)        0.299     6.857 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.857    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4_n_6
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.084 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry/O[1]
                         net (fo=1, routed)           0.567     7.650    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_n_12
    SLICE_X18Y44         LUT2 (Prop_lut2_I1_O)        0.303     7.953 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.953    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_4_n_6
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.200 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0/O[0]
                         net (fo=1, routed)           0.606     8.806    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_n_13
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.299     9.105 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.105    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_4_n_6
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.357 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0/O[0]
                         net (fo=1, routed)           0.596     9.953    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/C[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.295    10.248 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.248    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_4_n_6
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.672 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0/O[1]
                         net (fo=1, routed)           0.567    11.239    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[5]
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.303    11.542 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.542    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[5]_i_1_n_6
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.500    12.692    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.029    12.798    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 3.857ns (46.564%)  route 4.426ns (53.436%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.675     2.983    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=17, routed)          0.990     4.491    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/A[1]
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.124     4.615 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1/O
                         net (fo=2, routed)           0.587     5.202    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_1_n_6
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.326 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.326    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_i_4_n_6
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.727 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry_n_6
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.949 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0/O[0]
                         net (fo=2, routed)           0.609     6.558    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__0_carry__0_n_13
    SLICE_X18Y47         LUT2 (Prop_lut2_I0_O)        0.299     6.857 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     6.857    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_i_4_n_6
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.084 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry/O[1]
                         net (fo=1, routed)           0.567     7.650    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/result1__35_carry_n_12
    SLICE_X18Y44         LUT2 (Prop_lut2_I1_O)        0.303     7.953 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.953    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_i_4_n_6
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.200 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0/O[0]
                         net (fo=1, routed)           0.606     8.806    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum_carry__0_n_13
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.299     9.105 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.105    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0_i_4_n_6
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.357 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__21_carry__0/O[0]
                         net (fo=1, routed)           0.596     9.953    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/C[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.295    10.248 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.248    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0_i_4_n_6
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.495 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum__43_carry__0/O[0]
                         net (fo=1, routed)           0.472    10.967    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/i_sum[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.299    11.266 r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.266    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[4]_i_1_n_6
    SLICE_X16Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.499    12.691    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.265    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.077    12.879    system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_159
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[10])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_149
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[11])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_148
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[12])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_147
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[13])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_146
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 system_i/eq_0/U0/reg_341_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 4.686ns (70.654%)  route 1.946ns (29.346%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.661     2.969    system_i/eq_0/U0/ap_clk
    SLICE_X8Y24          FDRE                                         r  system_i/eq_0/U0/reg_341_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     3.447 r  system_i/eq_0/U0/reg_341_reg[3]/Q
                         net (fo=2, routed)           1.944     5.391    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/b_i[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[14])
                                                      4.208     9.599 r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product/PCOUT[14]
                         net (fo=1, routed)           0.002     9.601    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/tmp_product_n_145
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        1.575    12.767    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/ap_clk
    DSP48_X1Y9           DSP48E1                                      r  system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.343    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.993%)  route 0.156ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.561     0.902    system_i/switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.156     1.186    system_i/switches/U0/gpio_core_1/gpio_io_i_d2[3]
    SLICE_X20Y46         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.830     1.200    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y46         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.010     1.176    system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.975%)  route 0.177ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.584     0.925    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.177     1.229    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][31]
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.851     1.221    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.022     1.214    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.582     0.923    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.199     1.262    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_6_[29]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.307 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.307    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[29]
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.852     1.222    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/eq_0/U0/tmp_6_reg_281_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/tmp_12_reg_328_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.752%)  route 0.205ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.548     0.889    system_i/eq_0/U0/ap_clk
    SLICE_X23Y26         FDRE                                         r  system_i/eq_0/U0/tmp_6_reg_281_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/eq_0/U0/tmp_6_reg_281_reg[4]/Q
                         net (fo=1, routed)           0.205     1.234    system_i/eq_0/U0/tmp_6_reg_281[4]
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.818     1.188    system_i/eq_0/U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.047     1.201    system_i/eq_0/U0/tmp_12_reg_328_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/eq_0/U0/tmp_6_reg_281_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/tmp_12_reg_328_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.431%)  route 0.208ns (59.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.548     0.889    system_i/eq_0/U0/ap_clk
    SLICE_X23Y26         FDRE                                         r  system_i/eq_0/U0/tmp_6_reg_281_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/eq_0/U0/tmp_6_reg_281_reg[3]/Q
                         net (fo=1, routed)           0.208     1.237    system_i/eq_0/U0/tmp_6_reg_281[3]
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.818     1.188    system_i/eq_0/U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[3]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.047     1.201    system_i/eq_0/U0/tmp_12_reg_328_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/eq_0/U0/tmp_6_reg_281_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/tmp_12_reg_328_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.200%)  route 0.210ns (59.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.548     0.889    system_i/eq_0/U0/ap_clk
    SLICE_X23Y26         FDRE                                         r  system_i/eq_0/U0/tmp_6_reg_281_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/eq_0/U0/tmp_6_reg_281_reg[1]/Q
                         net (fo=1, routed)           0.210     1.239    system_i/eq_0/U0/tmp_6_reg_281[1]
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.818     1.188    system_i/eq_0/U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[1]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.047     1.201    system_i/eq_0/U0/tmp_12_reg_328_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/eq_0/U0/tmp_6_reg_281_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/tmp_12_reg_328_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.167%)  route 0.210ns (59.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.547     0.888    system_i/eq_0/U0/ap_clk
    SLICE_X23Y25         FDRE                                         r  system_i/eq_0/U0/tmp_6_reg_281_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/eq_0/U0/tmp_6_reg_281_reg[0]/Q
                         net (fo=1, routed)           0.210     1.239    system_i/eq_0/U0/tmp_6_reg_281[0]
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.818     1.188    system_i/eq_0/U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[0]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.046     1.200    system_i/eq_0/U0/tmp_12_reg_328_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.502%)  route 0.173ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.586     0.927    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.173     1.228    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X3Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.853     1.223    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)        -0.008     1.186    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/eq_0/U0/tmp_6_reg_281_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/eq_0/U0/tmp_12_reg_328_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.243%)  route 0.248ns (63.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.550     0.891    system_i/eq_0/U0/ap_clk
    SLICE_X23Y27         FDRE                                         r  system_i/eq_0/U0/tmp_6_reg_281_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/eq_0/U0/tmp_6_reg_281_reg[7]/Q
                         net (fo=1, routed)           0.248     1.280    system_i/eq_0/U0/tmp_6_reg_281[7]
    SLICE_X19Y29         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.820     1.190    system_i/eq_0/U0/ap_clk
    SLICE_X19Y29         FDRE                                         r  system_i/eq_0/U0/tmp_12_reg_328_reg[7]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.078     1.234    system_i/eq_0/U0/tmp_12_reg_328_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.615%)  route 0.203ns (61.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.584     0.925    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.203     1.256    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][25]
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2124, routed)        0.851     1.221    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.010     1.202    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    system_i/eq_0/U0/coeff_U/eq_coeff_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    system_i/eq_0/U0/coeff_U/eq_coeff_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y13    system_i/eq_0/U0/eq_mul_16s_32s_32_2_U1/eq_mul_16s_32s_32_2_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y11    system_i/eq_0/U0/eq_mul_16s_32s_32_2_U2/eq_mul_16s_32s_32_2_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y9     system_i/eq_0/U0/eq_mul_17s_32s_32_2_U3/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y11    system_i/eq_0/U0/eq_mul_17s_32s_32_2_U4/eq_mul_17s_32s_32_2_MulnS_1_U/p_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y9     system_i/eq_0/U0/eq_mul_16s_32s_32_2_U0/eq_mul_16s_32s_32_2_MulnS_0_U/p_tmp_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38   system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y23   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y22   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y22   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y24   system_i/eq_0/U0/x1_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   system_i/eq_0/U0/x2_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y25   system_i/eq_0/U0/x2_fix_U/eq_x1_fix_ram_U/ram_reg_0_7_10_10/SP/CLK



