OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 3514 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 273
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       397100         74088          81.34%
metal3     Horizontal     541500        146853          72.88%
metal4     Vertical       252700        177940          29.58%
metal5     Horizontal     252700        180495          28.57%
metal6     Vertical       252700        180495          28.57%
metal7     Horizontal      72200         33050          54.22%
metal8     Vertical        72200         36099          50.00%
metal9     Horizontal      36100             0          100.00%
metal10    Vertical        36100             0          100.00%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 143112
[INFO GRT-0198] Via related Steiner nodes: 6835
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 170594
[INFO GRT-0112] Final usage 3D: 743559

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           74088         40092           54.11%             0 /  0 /  0
metal3          146853         73847           50.29%             0 /  0 /  0
metal4          177940         69173           38.87%             0 /  0 /  0
metal5          180495         41345           22.91%             0 /  0 /  0
metal6          180495          6680            3.70%             0 /  0 /  0
metal7           33050           640            1.94%             0 /  0 /  0
metal8           36099             0            0.00%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           829020        231777           27.96%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 650235 um
[INFO GRT-0014] Routed nets: 31294

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_45826_/CK ^
   0.25
_45826_/CK ^
   0.21      0.00       0.04


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _41908_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.94                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  902.37                           net10 (net)
                  0.39    0.32  100.35 ^ _41908_/RN (DFFR_X2)
                                100.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   27.17                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38484_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _38484_/ZN (NAND2_X1)
     1   10.60                           _19180_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19180_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19180_/Z (BUF_X4)
     8   37.36                           clknet_0__19180_ (net)
                  0.01    0.00    0.17 v clkbuf_3_1__f__19180_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_1__f__19180_/Z (BUF_X4)
    14   29.98                           clknet_3_1__leaf__19180_ (net)
                  0.01    0.00    0.21 v net1682_1283/A (INV_X1)
                  0.01    0.01    0.22 ^ net1682_1283/ZN (INV_X1)
     1    1.49                           net1699 (net)
                  0.01    0.00    0.22 ^ _41908_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.65    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                 99.48   slack (MET)


Startpoint: _41947_ (negative level-sensitive latch clocked by clk)
Endpoint: _38820_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.05                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   55.30                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.99                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38757_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38757_/ZN (NAND2_X1)
     1   11.08                           _19321_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19321_/A (BUF_X4)
                  0.03    0.05  500.15 ^ clkbuf_0__19321_/Z (BUF_X4)
     8   41.21                           clknet_0__19321_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_4__f__19321_/A (BUF_X4)
                  0.02    0.03  500.19 ^ clkbuf_3_4__f__19321_/Z (BUF_X4)
    10   23.78                           clknet_3_4__leaf__19321_ (net)
                  0.02    0.00  500.19 ^ net1522_1114/A (INV_X1)
                  0.01    0.01  500.20 v net1522_1114/ZN (INV_X1)
     1    1.14                           net1530 (net)
                  0.01    0.00  500.20 v _41947_/GN (DLL_X1)
                  0.01    0.05  500.25 ^ _41947_/Q (DLL_X1)
     1    1.24                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.25 ^ _38820_/A2 (AND2_X1)
                                500.25   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.05                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   55.30                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.99                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38757_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38757_/ZN (NAND2_X1)
     1   11.08                           _19321_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19321_/A (BUF_X4)
                  0.03    0.05  500.15 ^ clkbuf_0__19321_/Z (BUF_X4)
     8   41.21                           clknet_0__19321_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_5__f__19321_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_5__f__19321_/Z (BUF_X4)
    14   32.11                           clknet_3_5__leaf__19321_ (net)
                  0.02    0.01  500.20 ^ _38758__1066/A (INV_X1)
                  0.01    0.01  500.21 v _38758__1066/ZN (INV_X1)
     1    1.25                           net1482 (net)
                  0.01    0.00  500.21 v _38820_/A1 (AND2_X1)
                          0.00  500.21   clock reconvergence pessimism
                          0.00  500.21   clock gating hold time
                                500.21   data required time
-----------------------------------------------------------------------------
                                500.21   data required time
                               -500.25   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _49227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46389_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39734_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _39734_/ZN (NAND2_X1)
     1    4.42                           _19440_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19440_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__19440_/Z (BUF_X4)
     2    8.36                           clknet_0__19440_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__19440_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__19440_/Z (BUF_X4)
     9   18.00                           clknet_1_1__leaf__19440_ (net)
                  0.01    0.00    0.17 v _39735__562/A (INV_X1)
                  0.01    0.01    0.18 ^ _39735__562/ZN (INV_X1)
     1    1.34                           net978 (net)
                  0.01    0.00    0.18 ^ _49227_/CK (DFFR_X2)
                  0.02    0.11    0.29 v _49227_/Q (DFFR_X2)
     1   23.20                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[14] (net)
                  0.02    0.00    0.29 v _39872_/A (INV_X16)
                  0.01    0.02    0.31 ^ _39872_/ZN (INV_X16)
    17  150.72                           _19497_ (net)
                  0.01    0.00    0.32 ^ _40196_/B1 (OAI21_X1)
                  0.01    0.01    0.33 v _40196_/ZN (OAI21_X1)
     1    1.18                           _00687_ (net)
                  0.01    0.00    0.33 v _46389_/D (DFFR_X2)
                                  0.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39210_/A1 (NAND2_X1)
                  0.02    0.04    0.13 v _39210_/ZN (NAND2_X1)
     1   11.35                           _19378_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19378_/A (BUF_X4)
                  0.01    0.04    0.18 v clkbuf_0__19378_/Z (BUF_X4)
     8   40.33                           clknet_0__19378_ (net)
                  0.01    0.00    0.18 v clkbuf_3_2__f__19378_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_2__f__19378_/Z (BUF_X4)
    12   26.64                           clknet_3_2__leaf__19378_ (net)
                  0.01    0.00    0.21 v net1042_652/A (INV_X1)
                  0.01    0.01    0.22 ^ net1042_652/ZN (INV_X1)
     1    1.24                           net1068 (net)
                  0.01    0.00    0.22 ^ _46389_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.00    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _44695_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.94                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  902.37                           net10 (net)
                  0.38    0.31  100.35 ^ _44695_/RN (DFFR_X2)
                                100.35   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   27.17                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38908_/A1 (NAND2_X1)
                  0.02    0.03 1000.13 v _38908_/ZN (NAND2_X1)
     1    9.53                           _19340_ (net)
                  0.02    0.00 1000.13 v clkbuf_0__19340_/A (BUF_X4)
                  0.01    0.04 1000.17 v clkbuf_0__19340_/Z (BUF_X4)
     8   38.19                           clknet_0__19340_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_4__f__19340_/A (BUF_X4)
                  0.01    0.03 1000.20 v clkbuf_3_4__f__19340_/Z (BUF_X4)
    10   19.90                           clknet_3_4__leaf__19340_ (net)
                  0.01    0.00 1000.20 v net1362_961/A (INV_X1)
                  0.01    0.01 1000.21 ^ net1362_961/ZN (INV_X1)
     1    1.25                           net1377 (net)
                  0.01    0.00 1000.21 ^ _44695_/CK (DFFR_X2)
                          0.00 1000.21   clock reconvergence pessimism
                          0.04 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                899.90   slack (MET)


Startpoint: _44714_ (negative level-sensitive latch clocked by clk)
Endpoint: _39150_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.05                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   55.30                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.99                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _39135_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _39135_/ZN (NAND2_X1)
     1   13.02                           _19369_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19369_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__19369_/Z (BUF_X4)
     8   49.37                           clknet_0__19369_ (net)
                  0.03    0.00  500.17 ^ clkbuf_3_1__f__19369_/A (BUF_X4)
                  0.02    0.04  500.21 ^ clkbuf_3_1__f__19369_/Z (BUF_X4)
    13   28.73                           clknet_3_1__leaf__19369_ (net)
                  0.02    0.00  500.21 ^ _39136__692/A (INV_X1)
                  0.01    0.01  500.22 v _39136__692/ZN (INV_X1)
     1    1.28                           net1108 (net)
                  0.01    0.00  500.22 v _44714_/GN (DLL_X1)
                  0.01    0.07  500.29 v _44714_/Q (DLL_X1)
     1    1.32                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00  500.29 v _39150_/A2 (AND2_X1)
                                500.29   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   14.65                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00 1000.08 ^ _39135_/A1 (NAND2_X1)
                  0.02    0.04 1000.12 v _39135_/ZN (NAND2_X1)
     1   12.62                           _19369_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__19369_/A (BUF_X4)
                  0.01    0.05 1000.16 v clkbuf_0__19369_/Z (BUF_X4)
     8   46.19                           clknet_0__19369_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_1__f__19369_/A (BUF_X4)
                  0.01    0.04 1000.20 v clkbuf_3_1__f__19369_/Z (BUF_X4)
    13   26.77                           clknet_3_1__leaf__19369_ (net)
                  0.01    0.00 1000.20 v _39136__683/A (INV_X1)
                  0.01    0.01 1000.21 ^ _39136__683/ZN (INV_X1)
     1    1.11                           net1099 (net)
                  0.01    0.00 1000.21 ^ _39150_/A1 (AND2_X1)
                          0.00 1000.21   clock reconvergence pessimism
                          0.00 1000.21   clock gating setup time
                               1000.21   data required time
-----------------------------------------------------------------------------
                               1000.21   data required time
                               -500.29   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46445_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _39361_/ZN (NAND2_X1)
     1    9.20                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   35.09                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_0__f__19397_/A (BUF_X4)
                  0.01    0.04    0.21 v clkbuf_3_0__f__19397_/Z (BUF_X4)
    16   33.59                           clknet_3_0__leaf__19397_ (net)
                  0.01    0.00    0.21 v net866_467/A (INV_X1)
                  0.01    0.01    0.22 ^ net866_467/ZN (INV_X1)
     1    1.34                           net883 (net)
                  0.01    0.00    0.22 ^ _47502_/CK (DFFR_X2)
                  0.07    0.19    0.41 ^ _47502_/Q (DFFR_X2)
    33   64.59                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[5] (net)
                  0.07    0.01    0.42 ^ _46445_/D (DLH_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _39361_/ZN (NAND2_X1)
     1    9.20                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   35.09                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_3__f__19397_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_3__f__19397_/Z (BUF_X4)
     7   16.61                           clknet_3_3__leaf__19397_ (net)
                  0.01    0.00    0.20 v _39362__425/A (INV_X1)
                  0.01    0.01    0.21 ^ _39362__425/ZN (INV_X1)
     1    1.03                           net841 (net)
                  0.01    0.00    0.21 ^ _39372_/A1 (AND2_X1)
                  0.01    0.04    0.25 ^ _39372_/ZN (AND2_X1)
     1    4.80                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/Z (BUF_X4)
     2    8.59                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_0__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_0__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/Z (BUF_X4)
     7   11.05                           clknet_1_0__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.30 ^ _46445_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.12    0.42   time borrowed from endpoint
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.02
library setup time                     -0.03
--------------------------------------------
CRPR difference                        -0.00
max time borrow                       499.96
--------------------------------------------
actual time borrow                      0.12
open edge CRPR                          0.00
--------------------------------------------
time given to startpoint                0.13
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _44695_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.94                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.03 ^ input10/Z (BUF_X32)
   272  902.37                           net10 (net)
                  0.38    0.31  100.35 ^ _44695_/RN (DFFR_X2)
                                100.35   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   27.17                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38908_/A1 (NAND2_X1)
                  0.02    0.03 1000.13 v _38908_/ZN (NAND2_X1)
     1    9.53                           _19340_ (net)
                  0.02    0.00 1000.13 v clkbuf_0__19340_/A (BUF_X4)
                  0.01    0.04 1000.17 v clkbuf_0__19340_/Z (BUF_X4)
     8   38.19                           clknet_0__19340_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_4__f__19340_/A (BUF_X4)
                  0.01    0.03 1000.20 v clkbuf_3_4__f__19340_/Z (BUF_X4)
    10   19.90                           clknet_3_4__leaf__19340_ (net)
                  0.01    0.00 1000.20 v net1362_961/A (INV_X1)
                  0.01    0.01 1000.21 ^ net1362_961/ZN (INV_X1)
     1    1.25                           net1377 (net)
                  0.01    0.00 1000.21 ^ _44695_/CK (DFFR_X2)
                          0.00 1000.21   clock reconvergence pessimism
                          0.04 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.35   data arrival time
-----------------------------------------------------------------------------
                                899.90   slack (MET)


Startpoint: _44714_ (negative level-sensitive latch clocked by clk)
Endpoint: _39150_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.05                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   55.30                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   13.99                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.07 v _39135_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _39135_/ZN (NAND2_X1)
     1   13.02                           _19369_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__19369_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__19369_/Z (BUF_X4)
     8   49.37                           clknet_0__19369_ (net)
                  0.03    0.00  500.17 ^ clkbuf_3_1__f__19369_/A (BUF_X4)
                  0.02    0.04  500.21 ^ clkbuf_3_1__f__19369_/Z (BUF_X4)
    13   28.73                           clknet_3_1__leaf__19369_ (net)
                  0.02    0.00  500.21 ^ _39136__692/A (INV_X1)
                  0.01    0.01  500.22 v _39136__692/ZN (INV_X1)
     1    1.28                           net1108 (net)
                  0.01    0.00  500.22 v _44714_/GN (DLL_X1)
                  0.01    0.07  500.29 v _44714_/Q (DLL_X1)
     1    1.32                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00  500.29 v _39150_/A2 (AND2_X1)
                                500.29   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.03 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     8   14.65                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00 1000.08 ^ _39135_/A1 (NAND2_X1)
                  0.02    0.04 1000.12 v _39135_/ZN (NAND2_X1)
     1   12.62                           _19369_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__19369_/A (BUF_X4)
                  0.01    0.05 1000.16 v clkbuf_0__19369_/Z (BUF_X4)
     8   46.19                           clknet_0__19369_ (net)
                  0.01    0.00 1000.17 v clkbuf_3_1__f__19369_/A (BUF_X4)
                  0.01    0.04 1000.20 v clkbuf_3_1__f__19369_/Z (BUF_X4)
    13   26.77                           clknet_3_1__leaf__19369_ (net)
                  0.01    0.00 1000.20 v _39136__683/A (INV_X1)
                  0.01    0.01 1000.21 ^ _39136__683/ZN (INV_X1)
     1    1.11                           net1099 (net)
                  0.01    0.00 1000.21 ^ _39150_/A1 (AND2_X1)
                          0.00 1000.21   clock reconvergence pessimism
                          0.00 1000.21   clock gating setup time
                               1000.21   data required time
-----------------------------------------------------------------------------
                               1000.21   data required time
                               -500.29   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46445_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _39361_/ZN (NAND2_X1)
     1    9.20                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   35.09                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_0__f__19397_/A (BUF_X4)
                  0.01    0.04    0.21 v clkbuf_3_0__f__19397_/Z (BUF_X4)
    16   33.59                           clknet_3_0__leaf__19397_ (net)
                  0.01    0.00    0.21 v net866_467/A (INV_X1)
                  0.01    0.01    0.22 ^ net866_467/ZN (INV_X1)
     1    1.34                           net883 (net)
                  0.01    0.00    0.22 ^ _47502_/CK (DFFR_X2)
                  0.07    0.19    0.41 ^ _47502_/Q (DFFR_X2)
    33   64.59                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[5] (net)
                  0.07    0.01    0.42 ^ _46445_/D (DLH_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.45                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   56.89                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   35.04                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _39361_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _39361_/ZN (NAND2_X1)
     1    9.20                           _19397_ (net)
                  0.02    0.00    0.13 v clkbuf_0__19397_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__19397_/Z (BUF_X4)
     8   35.09                           clknet_0__19397_ (net)
                  0.01    0.00    0.17 v clkbuf_3_3__f__19397_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_3__f__19397_/Z (BUF_X4)
     7   16.61                           clknet_3_3__leaf__19397_ (net)
                  0.01    0.00    0.20 v _39362__425/A (INV_X1)
                  0.01    0.01    0.21 ^ _39362__425/ZN (INV_X1)
     1    1.03                           net841 (net)
                  0.01    0.00    0.21 ^ _39372_/A1 (AND2_X1)
                  0.01    0.04    0.25 ^ _39372_/ZN (AND2_X1)
     1    4.80                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/Z (BUF_X4)
     2    8.59                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_0__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_0__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o/Z (BUF_X4)
     7   11.05                           clknet_1_0__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[27].cg_i.clk_o (net)
                  0.01    0.00    0.30 ^ _46445_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.12    0.42   time borrowed from endpoint
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.02
library setup time                     -0.03
--------------------------------------------
CRPR difference                        -0.00
max time borrow                       499.96
--------------------------------------------
actual time borrow                      0.12
open edge CRPR                          0.00
--------------------------------------------
time given to startpoint                0.13
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20259_/ZN                            106.81  132.00  -25.19 (VIOLATED)
_20160_/ZN                             63.32   78.01  -14.68 (VIOLATED)
_20197_/ZN                             63.32   74.89  -11.56 (VIOLATED)
_20126_/ZN                             63.32   69.85   -6.52 (VIOLATED)
_20142_/ZN                            106.81  111.13   -4.32 (VIOLATED)
_20201_/ZN                            106.81  110.45   -3.64 (VIOLATED)
_20246_/ZN                             63.32   66.41   -3.09 (VIOLATED)
_20381_/ZN                            106.81  107.98   -1.17 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.050946857780218124

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2566

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-25.191226959228516

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2358

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 8

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.4206

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.99e-05   2.74e-06   2.93e-04   3.26e-04  30.8%
Combinational          3.70e-05   3.68e-05   6.56e-04   7.30e-04  69.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.70e-05   3.96e-05   9.50e-04   1.06e-03 100.0%
                           6.3%       3.7%      89.9%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 47742 u^2 32% utilization.
Core area = 590360400000


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 950.000
[INFO FLW-0009] Clock clk slack 0.000
[INFO FLW-0011] Path endpoint count 10082
Elapsed time: 0:24.66[h:]min:sec. CPU time: user 24.32 sys 0.33 (99%). Peak memory: 501876KB.
