INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/shiftreg/shiftreg.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
