Timing Analyzer report for hs_ad_da
Thu Apr 17 19:08:49 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; hs_ad_da                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 170.82 MHz ; 170.82 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.146 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.436 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; sys_clk                                           ; 9.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.146 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.774      ;
; 4.150 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.770      ;
; 4.151 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.769      ;
; 4.257 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.663      ;
; 4.325 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.595      ;
; 4.402 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.518      ;
; 4.458 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.462      ;
; 4.484 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.436      ;
; 4.515 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.405      ;
; 4.531 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.389      ;
; 4.535 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.385      ;
; 4.536 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.384      ;
; 4.557 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.363      ;
; 4.559 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.361      ;
; 4.566 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.354      ;
; 4.567 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.353      ;
; 4.568 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.352      ;
; 4.625 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.295      ;
; 4.627 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.293      ;
; 4.634 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.286      ;
; 4.635 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.285      ;
; 4.636 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.284      ;
; 4.670 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.250      ;
; 4.804 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.116      ;
; 4.806 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.114      ;
; 4.808 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.112      ;
; 4.809 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.111      ;
; 4.810 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.110      ;
; 4.811 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.109      ;
; 4.812 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.108      ;
; 4.813 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.107      ;
; 4.813 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.107      ;
; 4.815 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.105      ;
; 4.816 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.104      ;
; 4.817 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.103      ;
; 4.817 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.103      ;
; 4.817 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.103      ;
; 4.817 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.103      ;
; 4.818 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.102      ;
; 4.818 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.102      ;
; 4.824 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.096      ;
; 4.825 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.095      ;
; 4.826 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.094      ;
; 4.843 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.077      ;
; 5.116 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.804      ;
; 5.118 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.802      ;
; 5.124 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.796      ;
; 5.125 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.795      ;
; 5.125 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.795      ;
; 5.171 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.749      ;
; 5.386 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.508      ;
; 5.452 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.494      ;
; 5.453 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.493      ;
; 5.453 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.493      ;
; 5.454 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.492      ;
; 5.460 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.486      ;
; 5.460 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.486      ;
; 5.461 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.485      ;
; 5.461 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.485      ;
; 5.461 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.485      ;
; 5.462 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.484      ;
; 5.462 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.484      ;
; 5.468 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.478      ;
; 5.469 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.477      ;
; 5.470 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.476      ;
; 5.471 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.423      ;
; 5.523 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.371      ;
; 5.623 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.323      ;
; 5.624 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.322      ;
; 5.624 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.322      ;
; 5.625 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.321      ;
; 5.627 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.267      ;
; 5.630 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.264      ;
; 5.631 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.315      ;
; 5.632 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.314      ;
; 5.632 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.314      ;
; 5.633 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.313      ;
; 5.633 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.313      ;
; 5.633 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.313      ;
; 5.634 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.312      ;
; 5.640 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.306      ;
; 5.641 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.305      ;
; 5.642 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.304      ;
; 5.662 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.284      ;
; 5.663 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.283      ;
; 5.663 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.283      ;
; 5.664 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.282      ;
; 5.669 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.225      ;
; 5.670 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.276      ;
; 5.671 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.275      ;
; 5.672 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.274      ;
; 5.791 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.103      ;
; 5.799 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.147      ;
; 5.800 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.146      ;
; 5.800 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.146      ;
; 5.801 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.145      ;
; 5.807 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.139      ;
; 5.808 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.138      ;
; 5.809 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.137      ;
; 5.833 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.113      ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.436 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.163      ;
; 0.444 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.171      ;
; 0.444 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.171      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.469 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.196      ;
; 0.537 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.264      ;
; 0.557 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.284      ;
; 0.744 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 1.049 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.098 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.108 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.117 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.120 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.413      ;
; 1.163 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.456      ;
; 1.188 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.481      ;
; 1.209 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.936      ;
; 1.223 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.976      ;
; 1.229 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.238 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.248 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.544      ;
; 1.257 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.260 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.553      ;
; 1.306 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.369 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.378 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.388 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.391 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.684      ;
; 1.400 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.693      ;
; 1.406 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.474 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.767      ;
; 1.503 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.796      ;
; 1.509 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.802      ;
; 1.515 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.808      ;
; 1.523 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.816      ;
; 1.524 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.817      ;
; 1.531 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.824      ;
; 1.543 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.836      ;
; 1.564 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.857      ;
; 1.613 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.906      ;
; 1.664 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.957      ;
; 1.683 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.976      ;
; 1.707 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.000      ;
; 1.762 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.781 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.074      ;
; 1.781 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.074      ;
; 1.781 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.074      ;
; 1.813 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.106      ;
; 1.819 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.112      ;
; 1.831 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.124      ;
; 1.831 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.124      ;
; 1.899 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.192      ;
; 1.911 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.204      ;
; 1.911 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.204      ;
; 1.914 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.207      ;
; 1.917 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.210      ;
; 1.921 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.214      ;
; 1.924 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.217      ;
; 1.925 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.218      ;
; 1.963 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.256      ;
; 1.969 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.262      ;
; 2.051 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.344      ;
; 2.054 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.347      ;
; 2.682 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.001      ;
; 2.682 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.001      ;
; 2.683 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.002      ;
; 2.690 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.009      ;
; 2.692 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.011      ;
; 2.773 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.092      ;
; 2.773 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.092      ;
; 2.774 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.093      ;
; 2.781 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.100      ;
; 2.783 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.102      ;
; 2.825 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.144      ;
; 2.825 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 3.144      ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 179.37 MHz ; 179.37 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.425 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; sys_clk                                           ; 9.943 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.425 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.504      ;
; 4.428 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.501      ;
; 4.433 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.496      ;
; 4.702 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.227      ;
; 4.704 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.225      ;
; 4.767 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.162      ;
; 4.795 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.134      ;
; 4.796 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.133      ;
; 4.799 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.130      ;
; 4.804 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.125      ;
; 4.863 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.066      ;
; 4.948 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.981      ;
; 4.969 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.960      ;
; 4.971 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.978 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.951      ;
; 4.979 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.950      ;
; 4.980 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.949      ;
; 5.018 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.911      ;
; 5.034 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.895      ;
; 5.036 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.893      ;
; 5.043 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.886      ;
; 5.044 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.885      ;
; 5.045 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.884      ;
; 5.047 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.882      ;
; 5.049 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.880      ;
; 5.050 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.879      ;
; 5.052 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.877      ;
; 5.055 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.874      ;
; 5.055 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.874      ;
; 5.056 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.873      ;
; 5.057 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.872      ;
; 5.057 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.872      ;
; 5.058 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.871      ;
; 5.059 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.870      ;
; 5.060 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.869      ;
; 5.063 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.866      ;
; 5.064 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.865      ;
; 5.065 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.864      ;
; 5.075 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.854      ;
; 5.215 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.714      ;
; 5.217 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.712      ;
; 5.224 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.705      ;
; 5.225 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.704      ;
; 5.226 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.703      ;
; 5.326 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.603      ;
; 5.328 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.601      ;
; 5.334 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.595      ;
; 5.335 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.594      ;
; 5.336 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.593      ;
; 5.363 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.567      ;
; 5.701 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.254      ;
; 5.702 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.253      ;
; 5.703 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.252      ;
; 5.704 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.251      ;
; 5.707 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.197      ;
; 5.707 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.248      ;
; 5.708 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.247      ;
; 5.709 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.246      ;
; 5.710 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.245      ;
; 5.712 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.243      ;
; 5.712 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.243      ;
; 5.713 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.242      ;
; 5.718 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.237      ;
; 5.718 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.237      ;
; 5.719 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.236      ;
; 5.804 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.100      ;
; 5.822 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.082      ;
; 5.863 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.092      ;
; 5.864 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.091      ;
; 5.865 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.090      ;
; 5.866 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.089      ;
; 5.870 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.085      ;
; 5.871 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.084      ;
; 5.872 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.083      ;
; 5.873 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.082      ;
; 5.874 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.081      ;
; 5.874 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.081      ;
; 5.875 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.080      ;
; 5.878 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.077      ;
; 5.879 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.076      ;
; 5.880 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.075      ;
; 5.880 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.024      ;
; 5.881 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.074      ;
; 5.881 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.074      ;
; 5.881 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.074      ;
; 5.882 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.073      ;
; 5.889 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.066      ;
; 5.889 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.066      ;
; 5.890 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.065      ;
; 5.942 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.962      ;
; 5.950 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.954      ;
; 6.007 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.948      ;
; 6.008 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.947      ;
; 6.009 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.946      ;
; 6.010 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.945      ;
; 6.018 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.937      ;
; 6.018 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.937      ;
; 6.019 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.936      ;
; 6.040 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.915      ;
; 6.041 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.914      ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.063      ;
; 0.422 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.070      ;
; 0.422 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.070      ;
; 0.444 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.092      ;
; 0.504 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.152      ;
; 0.525 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.173      ;
; 0.692 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.967 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 1.014 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.031 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.034 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.057 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.096 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.363      ;
; 1.108 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.756      ;
; 1.109 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.782      ;
; 1.109 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.376      ;
; 1.111 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.115 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.382      ;
; 1.137 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.153 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.190 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.457      ;
; 1.233 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.237 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.504      ;
; 1.260 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.262 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.263 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.278 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.304 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.304 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.344 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.611      ;
; 1.359 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.626      ;
; 1.369 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.637      ;
; 1.384 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.652      ;
; 1.385 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.397 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.664      ;
; 1.398 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.665      ;
; 1.409 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.677      ;
; 1.417 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.684      ;
; 1.473 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.740      ;
; 1.515 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.783      ;
; 1.533 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.801      ;
; 1.550 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.817      ;
; 1.618 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.886      ;
; 1.620 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.888      ;
; 1.633 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.901      ;
; 1.645 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.913      ;
; 1.651 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.919      ;
; 1.654 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.922      ;
; 1.681 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.948      ;
; 1.681 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.948      ;
; 1.724 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.992      ;
; 1.732 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.000      ;
; 1.741 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.009      ;
; 1.742 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.757 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.024      ;
; 1.758 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.025      ;
; 1.763 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.031      ;
; 1.772 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.040      ;
; 1.777 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.045      ;
; 1.786 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.054      ;
; 1.854 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.122      ;
; 1.863 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.131      ;
; 2.410 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.703      ;
; 2.411 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.704      ;
; 2.412 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.705      ;
; 2.419 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.712      ;
; 2.421 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.714      ;
; 2.484 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.777      ;
; 2.485 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.778      ;
; 2.486 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.779      ;
; 2.493 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.786      ;
; 2.495 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.788      ;
; 2.543 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.836      ;
; 2.544 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.837      ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.386 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.735 ; 0.000         ;
; sys_clk                                           ; 9.594 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.386 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.565      ;
; 7.397 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.554      ;
; 7.402 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.549      ;
; 7.459 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.492      ;
; 7.484 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.467      ;
; 7.514 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.437      ;
; 7.529 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.422      ;
; 7.539 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.412      ;
; 7.544 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.407      ;
; 7.555 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.396      ;
; 7.559 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.392      ;
; 7.560 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.391      ;
; 7.594 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.357      ;
; 7.596 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.355      ;
; 7.603 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.348      ;
; 7.604 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.347      ;
; 7.605 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.346      ;
; 7.614 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.337      ;
; 7.619 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.332      ;
; 7.621 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.330      ;
; 7.628 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.323      ;
; 7.629 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.322      ;
; 7.630 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.321      ;
; 7.679 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.272      ;
; 7.681 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.270      ;
; 7.687 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.264      ;
; 7.688 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.263      ;
; 7.689 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.262      ;
; 7.690 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.261      ;
; 7.690 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.261      ;
; 7.692 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.259      ;
; 7.694 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.257      ;
; 7.695 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.256      ;
; 7.696 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.255      ;
; 7.697 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.254      ;
; 7.699 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.252      ;
; 7.700 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.251      ;
; 7.701 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.250      ;
; 7.703 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.248      ;
; 7.704 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.247      ;
; 7.704 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.247      ;
; 7.705 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.246      ;
; 7.705 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.246      ;
; 7.706 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.245      ;
; 7.770 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.181      ;
; 7.822 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.129      ;
; 7.824 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.127      ;
; 7.831 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.120      ;
; 7.832 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.119      ;
; 7.833 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.118      ;
; 7.926 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.010      ;
; 7.952 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.984      ;
; 7.983 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.983      ;
; 7.983 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.983      ;
; 7.984 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.982      ;
; 7.984 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.982      ;
; 7.985 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.981      ;
; 7.985 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.981      ;
; 7.986 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.980      ;
; 7.986 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.980      ;
; 7.994 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.972      ;
; 7.994 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.972      ;
; 7.995 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.971      ;
; 7.995 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.971      ;
; 7.996 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.970      ;
; 7.996 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.970      ;
; 8.001 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.935      ;
; 8.013 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.923      ;
; 8.069 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.897      ;
; 8.069 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.897      ;
; 8.070 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.896      ;
; 8.070 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.896      ;
; 8.070 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.896      ;
; 8.071 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.895      ;
; 8.071 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.895      ;
; 8.071 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.895      ;
; 8.072 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.894      ;
; 8.072 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.894      ;
; 8.072 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.894      ;
; 8.073 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.893      ;
; 8.077 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.859      ;
; 8.080 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.886      ;
; 8.080 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.886      ;
; 8.081 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.885      ;
; 8.081 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.885      ;
; 8.081 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.885      ;
; 8.082 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.884      ;
; 8.082 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.884      ;
; 8.082 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.884      ;
; 8.083 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.853      ;
; 8.083 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.883      ;
; 8.087 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.849      ;
; 8.131 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.835      ;
; 8.132 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.834      ;
; 8.133 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.833      ;
; 8.134 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.832      ;
; 8.142 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.824      ;
; 8.143 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.823      ;
; 8.144 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.822      ;
; 8.156 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.810      ;
+-------+-----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.151 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.158 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.175 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; da_wave_send:u_da_wave_send|rd_addr[6]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.205 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.528      ;
; 0.298 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.433 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.447 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.458 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[1]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[2]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.487 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.607      ;
; 0.498 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.507 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.830      ;
; 0.508 ; da_wave_send:u_da_wave_send|rd_addr[7]  ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.846      ;
; 0.510 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.524 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[3]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[4]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.556 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.676      ;
; 0.571 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.572 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.576 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.579 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.590 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.592 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[5]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.595 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[6]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.607 ; da_wave_send:u_da_wave_send|rd_addr[5]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.616 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.736      ;
; 0.625 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.625 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.640 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.760      ;
; 0.641 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[0]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.642 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.658 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|freq_cnt[7]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.778      ;
; 0.665 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.785      ;
; 0.674 ; da_wave_send:u_da_wave_send|freq_cnt[4] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.678 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.798      ;
; 0.693 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.813      ;
; 0.713 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.717 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.723 ; da_wave_send:u_da_wave_send|rd_addr[4]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.843      ;
; 0.724 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.844      ;
; 0.728 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.751 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.752 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.766 ; da_wave_send:u_da_wave_send|freq_cnt[7] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.886      ;
; 0.767 ; da_wave_send:u_da_wave_send|freq_cnt[6] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.776 ; da_wave_send:u_da_wave_send|rd_addr[3]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.896      ;
; 0.782 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.783 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.786 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.906      ;
; 0.787 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.907      ;
; 0.789 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.791 ; da_wave_send:u_da_wave_send|rd_addr[2]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.911      ;
; 0.812 ; da_wave_send:u_da_wave_send|freq_cnt[1] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.932      ;
; 0.814 ; da_wave_send:u_da_wave_send|freq_cnt[3] ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.934      ;
; 0.849 ; da_wave_send:u_da_wave_send|rd_addr[1]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.850 ; da_wave_send:u_da_wave_send|rd_addr[0]  ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 1.149 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.284      ;
; 1.150 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.285      ;
; 1.151 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.286      ;
; 1.157 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.292      ;
; 1.159 ; da_wave_send:u_da_wave_send|freq_cnt[0] ; da_wave_send:u_da_wave_send|rd_addr[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.294      ;
; 1.193 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.328      ;
; 1.194 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.329      ;
; 1.195 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.330      ;
; 1.201 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.336      ;
; 1.201 ; da_wave_send:u_da_wave_send|freq_cnt[5] ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.336      ;
; 1.202 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.337      ;
; 1.203 ; da_wave_send:u_da_wave_send|freq_cnt[2] ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.338      ;
+-------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 4.146 ; 0.151 ; N/A      ; N/A     ; 4.718               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.146 ; 0.151 ; N/A      ; N/A     ; 4.718               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ad_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_otr                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ad_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ad_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ad_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 272      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 272      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; sys_clk                                           ; sys_clk                                           ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[3] ; u_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ad_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ad_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Apr 17 19:08:49 2025
Info: Command: quartus_sta hs_ad_da -c hs_ad_da
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hs_ad_da.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[3]} {u_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.146               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.436               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.425               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.386               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.735               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 808 megabytes
    Info: Processing ended: Thu Apr 17 19:08:49 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


