<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Vivado学习笔记一 - 编程爱好者博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Vivado学习笔记一" />
<meta property="og:description" content="Vivado开发流程 主要流程新建工程源文件仿真综合约束方法一：利用I/O Planning方法二：手动输入约束命令 设计实现 小结 主要流程 在Vivado中创建RTL设计
进行HDL编写
设置激励仿真
综合、实现、进行管脚约束
生成bit文件下载到FPGA
新建工程 1.打开Vivodo2019.1
2.点击Create Project
点击Next
为新建工程命名，注意路径和名字不要有中文
点击Next
选择RTL project，源文件之后再配置，勾选Do not specify sources at this time
选好了之后点击Next
选择FPGA版型号，Nexys4 DDR对应型号为xc7a100tcsg324-1，点击Next
点击Finish完成创建
创建完成后的界面如下
选择左上角的Add Sources
选择Add or create design sources，点击next
点击Create File以创建Source File
点击Finish完成创建
点击OK完成创建
源文件 双击test.v文件可以进行程序的编写，左上角点击保存别忘了
写一个简单的两个开关分别控制两个LED，代码如下
module test( input [1:0]SW, output [1:0]LED ); assign LED[1]=SW[1]; assign LED[0]=SW[0]; endmodule 仿真 然后写仿真程序
首先添加仿真文件，点击Add sources，选择Add or create simulation sources
双击tb_test.v文件编写程序，代码如下
`timescale 1ns / 1ps module tb_test( ); reg [1:0]SW; wire [1:0]LED; test uut( ." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bchobby.github.io/posts/61c9ceabb9bbd0257eb383bc01817ee5/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-08-06T11:25:47+08:00" />
<meta property="article:modified_time" content="2020-08-06T11:25:47+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程爱好者博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程爱好者博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Vivado学习笔记一</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-light">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>Vivado开发流程</h4> 
 <ul><li><a href="#_3" rel="nofollow">主要流程</a></li><li><ul><li><a href="#_10" rel="nofollow">新建工程</a></li><li><a href="#_47" rel="nofollow">源文件</a></li><li><a href="#_63" rel="nofollow">仿真</a></li><li><a href="#_101" rel="nofollow">综合</a></li><li><a href="#_121" rel="nofollow">约束</a></li><li><ul><li><a href="#IO_Planning_122" rel="nofollow">方法一：利用I/O Planning</a></li><li><a href="#_128" rel="nofollow">方法二：手动输入约束命令</a></li></ul> 
   </li><li><a href="#_146" rel="nofollow">设计实现</a></li></ul> 
  </li><li><a href="#_165" rel="nofollow">小结</a></li></ul> 
</div> 
<p></p> 
<h2><a id="_3"></a>主要流程</h2> 
<p>在Vivado中创建RTL设计<br> 进行HDL编写<br> 设置激励仿真<br> 综合、实现、进行管脚约束<br> 生成bit文件下载到FPGA</p> 
<h3><a id="_10"></a>新建工程</h3> 
<p>1.打开Vivodo2019.1<br> <img src="https://images2.imgbox.com/33/47/7oit1zp2_o.png" alt="在这里插入图片描述"><br> 2.点击Create Project<br> <img src="https://images2.imgbox.com/1a/35/jaM462qB_o.png" alt="在这里插入图片描述"><br> 点击Next<br> <img src="https://images2.imgbox.com/46/a2/6qBlfAyA_o.png" alt="在这里插入图片描述"><br> 为新建工程命名，注意路径和名字不要有中文<br> 点击Next<br> <img src="https://images2.imgbox.com/01/f9/oZe6QGg8_o.png" alt="在这里插入图片描述"><br> 选择RTL project，源文件之后再配置，勾选Do not specify sources at this time<br> 选好了之后点击Next<br> <img src="https://images2.imgbox.com/a6/31/QyQuBGBe_o.png" alt="在这里插入图片描述"><br> 选择FPGA版型号，Nexys4 DDR对应型号为xc7a100tcsg324-1，点击Next<br> <img src="https://images2.imgbox.com/59/81/DVTfbawo_o.png" alt="在这里插入图片描述"></p> 
<p>点击Finish完成创建<br> <img src="https://images2.imgbox.com/b5/bd/rlKpdPo3_o.png" alt="在这里插入图片描述"></p> 
<p>创建完成后的界面如下<br> <img src="https://images2.imgbox.com/e5/59/gqP4lifW_o.png" alt="在这里插入图片描述"></p> 
<p>选择左上角的Add Sources<br> <img src="https://images2.imgbox.com/6b/f5/FDnBvF03_o.png" alt="在这里插入图片描述"><br> 选择Add or create design sources，点击next<br> <img src="https://images2.imgbox.com/9d/a9/h2m7BO8I_o.png" alt="在这里插入图片描述"><br> 点击Create File以创建Source File<br> <img src="https://images2.imgbox.com/8a/2a/k4ZdBKcV_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/6e/77/e0VjfBeI_o.png" alt="在这里插入图片描述"></p> 
<p>点击Finish完成创建<br> <img src="https://images2.imgbox.com/6c/ab/jvKI7zmZ_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/0a/3a/t3ulq7ex_o.png" alt="在这里插入图片描述"><br> 点击OK完成创建</p> 
<h3><a id="_47"></a>源文件</h3> 
<p>双击test.v文件可以进行程序的编写，左上角点击保存别忘了<br> <img src="https://images2.imgbox.com/0b/6c/18PJikDZ_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/6e/b0/um9ZZNzq_o.png" alt="在这里插入图片描述"><br> 写一个简单的两个开关分别控制两个LED，代码如下</p> 
<pre><code>module test(
input [1:0]SW,
output [1:0]LED
    );
    assign LED[1]=SW[1];
    assign LED[0]=SW[0];
endmodule
</code></pre> 
<h3><a id="_63"></a>仿真</h3> 
<p>然后写仿真程序<br> 首先添加仿真文件，点击Add sources，选择Add or create simulation sources<br> <img src="https://images2.imgbox.com/0c/dc/oMZh47qZ_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/55/6b/ls45NbXs_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/07/cf/FTy3EmgV_o.png" alt="在这里插入图片描述"><br> 双击tb_test.v文件编写程序，代码如下</p> 
<pre><code>`timescale 1ns / 1ps
module tb_test(

    );
reg [1:0]SW;
wire [1:0]LED;
test uut(
.SW(SW),
.LED(LED));
initial
SW=0;
always
begin
#50
SW=2'b00;
#50;
SW=2'b01;
#50;
SW=2'b10;
#50;
SW=2'b11;
end
endmodule

</code></pre> 
<p>点击Run Simulation，选择Run Behavioral Simulation<br> <img src="https://images2.imgbox.com/92/05/eH1AX9Jl_o.png" alt="在这里插入图片描述"><br> 仿真结果如下，可以看到仿真波形没有错误<br> <img src="https://images2.imgbox.com/22/16/MC8ElZcH_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="_101"></a>综合</h3> 
<p>点击Run Synthesis进行综合<br> <img src="https://images2.imgbox.com/46/dc/ZWSHuQDO_o.png" alt="在这里插入图片描述"><br> 选择Open Synthesized Design打开综合结果<br> <img src="https://images2.imgbox.com/68/7d/IKqz4IXb_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/ad/83/4naO7Fk9_o.png" alt="在这里插入图片描述"><br> （1）Constraints Wizard（约束向导）。<br> （2）Edit Timing Constrains（编辑时序约束）：该选项用于启动时序约束标签。<br> （3）Set Up Debug（设置调试）：该选项用于启动设计调试向导，然后根据设计要求添加或删除需要观测的网络结点。<br> （4）Report Timing Summary（时序总结报告）：该选项用于生成一个默认的时钟网络报告<br> （5）Report Clock Networks （时钟网络报告）：该选项是用来创造一个时钟网络报告。<br> （6）Report Clock Interaction（时钟还能相互作用报告）：该选项用于在时钟域之间，验证路径上的约束收敛。<br> （7）Report RDC（RDC报告）：该选项用于对整个执行设计规则检查。<br> （8）Report Noise（噪声报告）：该选项针对当前的分装和引脚分配，生成同步开关噪声分析报告。<br> （9）Report Utilization（利用率报告）：该选项用于创建一个资源利用率报告。<br> （10）Report Power（报告功耗）：该选项用于生成一个详细的功耗分析报告。<br> （11）Schematic（原理图）：该选项用于打开原理图界面。选择Schematic打开综合后的原理图。</p> 
<p><img src="https://images2.imgbox.com/b6/11/XMXNeEnM_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="_121"></a>约束</h3> 
<h4><a id="IO_Planning_122"></a>方法一：利用I/O Planning</h4> 
<p><img src="https://images2.imgbox.com/96/ff/leOdZj8s_o.png" alt="在这里插入图片描述"><br> 在对应的信号后，输入对应的FPGA管教标号（或将信号拖拽到右上方Package图中对应的管脚上），并指定I/O Std，具体的FPGA约束管脚和I/O电平标准，可参考对应板卡的用户手册和原理图<br> <img src="https://images2.imgbox.com/76/98/O59Woh7M_o.png" alt="在这里插入图片描述"><br> 点击左上角“保存”按钮，保存.xdc文件<br> <img src="https://images2.imgbox.com/f4/09/FtRxSj7j_o.png" alt="在这里插入图片描述"></p> 
<h4><a id="_128"></a>方法二：手动输入约束命令</h4> 
<p>点击Add Sources，选择Add or create constraints<br> <img src="https://images2.imgbox.com/88/ad/2jkbu5Gg_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/51/60/3VeLwaqg_o.png" alt="在这里插入图片描述"><br> 创建完成后双击test.xdc文件手动输入约束命令</p> 
<pre><code>set_property PACKAGE_PIN K15 [get_ports {LED[1]}]
set_property PACKAGE_PIN H17 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property PACKAGE_PIN L16 [get_ports {SW[1]}]
set_property PACKAGE_PIN J15 [get_ports {SW[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[1]}]

</code></pre> 
<h3><a id="_146"></a>设计实现</h3> 
<p>点击Run Implementation<br> <img src="https://images2.imgbox.com/3c/ad/pm62XdCS_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/5c/fe/lxjnEzRI_o.png" alt="在这里插入图片描述"><br> 点击Generate Bitstream，工程会自动完成综合实现Bit文件生成过程<br> <img src="https://images2.imgbox.com/0f/56/pABFXycQ_o.png" alt="在这里插入图片描述"><br> 选择Open Implemented Design来查看工程实现结果<br> <img src="https://images2.imgbox.com/36/51/70atgGca_o.png" alt="在这里插入图片描述"><br> 选择Open Hardware Manager<br> <img src="https://images2.imgbox.com/4c/ff/HJQiLICw_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/a7/65/u52KYQeg_o.png" alt="在这里插入图片描述"><br> <img src="https://images2.imgbox.com/f0/57/tn8XKXDw_o.png" alt="在这里插入图片描述"><br> 点击Program device<br> <img src="https://images2.imgbox.com/3a/11/eEkU4DLq_o.png" alt="在这里插入图片描述"></p> 
<p>在弹出的对话框中Bitstream file一栏中已经自动加载本工程生成的比特流文件，点击Program对FPGA芯片进行编程<br> <img src="https://images2.imgbox.com/a7/41/JROzb80g_o.png" alt="在这里插入图片描述"></p> 
<p>下载成功后拨动最右两个开关可观察LED的点亮情况<img src="https://images2.imgbox.com/f0/90/NZjRRbMg_o.jpg" alt="在这里插入图片描述"></p> 
<h2><a id="_165"></a>小结</h2> 
<p>Vivado设计分为Project Mode 和 Non-project Mode 两种模式，一般简单设计中，常用的是Project Mode。本实验通过点亮LED灯来展示使用Xilinx Vivado进行基本的FPGA设计，按步骤完成Vivado的整个设计流程。在本次实验中，将会学习如何使用Xilinx Vivado 2017.1 创建、综合、实现等功能。<br> <img src="https://images2.imgbox.com/f3/39/To0SLE5E_o.png" alt="在这里插入图片描述"></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/7262ab6fd8b2a871b11c3b63f45abb22/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Python爬虫实战导航索引，30个爬虫项目让你一次吃到撑！！！</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/d5607b1126ba353ad52ad075c5fed645/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">greenplum mirror节点的 wal receiver process</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程爱好者博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151260"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>