Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Jul  9 10:12:28 2019
| Host         : travis-job-90164471-0b8f-4613-a3b5-3396d8ad4452 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                12175        0.025        0.000                      0                12171        0.264        0.000                       0                  4087  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.148        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            30.060        0.000                      0                  443        0.115        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.832        0.000                      0                  223        0.124        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.187        0.000                      0                11492        0.025        0.000                      0                11492        3.750        0.000                       0                  3732  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.644        0.000                      0                    1                                                                        
              eth_rx_clk          2.432        0.000                      0                    1                                                                        
              eth_tx_clk          2.465        0.000                      0                    1                                                                        
              sys_clk             2.366        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.868%)  route 2.001ns (72.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           2.001     8.700    clk200_rst
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.295     8.995 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.995    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.029    11.142    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.073%)  route 1.355ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.054    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.073%)  route 1.355ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.054    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.073%)  route 1.355ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.054    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.073%)  route 1.355ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.054    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.471     8.191    reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     8.315 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.315    reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.077    11.226    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.642ns (30.414%)  route 1.469ns (69.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.469     8.189    reset_counter[0]
    SLICE_X64Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.313 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.313    reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.081    11.230    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.666ns (31.167%)  route 1.471ns (68.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.471     8.191    reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.148     8.339 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.339    reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.668ns (31.260%)  route 1.469ns (68.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.469     8.189    reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.150     8.339 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.339    reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.602    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.915    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.746%)  route 0.124ns (37.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.145    reset_counter[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.190 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.190    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.961    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.195    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.243 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.243    reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.195    reset_counter[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.240 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.409%)  route 0.428ns (63.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.428     2.433    reset_counter[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.097     2.530 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.148ns (20.983%)  route 0.557ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.557     2.575    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.148ns (20.983%)  route 0.557ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.557     2.575    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.727    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.060ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 1.428ns (14.625%)  route 8.336ns (85.375%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.551     1.551    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=17, routed)          1.975     3.982    liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.148     4.130 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           0.875     5.005    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.328     5.333 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.986     6.319    crc32_checker_crc_next_reg[23]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.443 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.037     7.480    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.798     8.402    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.810     9.337    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.855    11.316    crc32_checker_source_source_payload_error
    SLICE_X48Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X48Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)       -0.040    41.376    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 30.060    

Slack (MET) :             30.202ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.428ns (14.837%)  route 8.196ns (85.163%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.551     1.551    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=17, routed)          1.975     3.982    liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.148     4.130 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           0.875     5.005    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.328     5.333 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.986     6.319    crc32_checker_crc_next_reg[23]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.443 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.037     7.480    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.798     8.402    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.810     9.337    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.715    11.176    crc32_checker_source_source_payload_error
    SLICE_X48Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X48Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.040    41.378    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 30.202    

Slack (MET) :             30.361ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 1.428ns (15.101%)  route 8.029ns (84.899%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.551     1.551    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=17, routed)          1.975     3.982    liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.148     4.130 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           0.875     5.005    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.328     5.333 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.986     6.319    crc32_checker_crc_next_reg[23]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.443 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.037     7.480    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.798     8.402    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.810     9.337    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.547    11.008    crc32_checker_source_source_payload_error
    SLICE_X49Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X49Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.047    41.369    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.369    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 30.361    

Slack (MET) :             30.368ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 1.428ns (15.102%)  route 8.028ns (84.898%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.551     1.551    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=17, routed)          1.975     3.982    liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.148     4.130 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           0.875     5.005    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.328     5.333 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.986     6.319    crc32_checker_crc_next_reg[23]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.443 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.037     7.480    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.798     8.402    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.810     9.337    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.546    11.007    crc32_checker_source_source_payload_error
    SLICE_X49Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X49Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.043    41.375    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.375    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 30.368    

Slack (MET) :             30.832ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.552ns (17.007%)  route 7.574ns (82.993%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.551     1.551    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=17, routed)          1.975     3.982    liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.148     4.130 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           0.875     5.005    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.328     5.333 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.986     6.319    crc32_checker_crc_next_reg[23]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.443 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           1.037     7.480    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.798     8.402    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.810     9.337    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.092    10.553    crc32_checker_source_source_payload_error
    SLICE_X32Y21         LUT3 (Prop_lut3_I2_O)        0.124    10.677 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.677    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X32Y21         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.029    41.509    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 30.832    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.200ns (16.244%)  route 6.187ns (83.756%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X39Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.857     2.873    rx_cdc_graycounter0_q[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.842     3.839    storage_13_reg_i_9_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.963 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.601     4.564    p_2_in3_in
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.688 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.332     6.020    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.144 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.811    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.935 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.396     8.331    liteethphymiirx_converter_converter_load_part
    SLICE_X15Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.455 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.492     8.948    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X13Y25         FDRE (Setup_fdre_C_CE)      -0.205    41.203    liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.200ns (16.244%)  route 6.187ns (83.756%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X39Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.857     2.873    rx_cdc_graycounter0_q[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.842     3.839    storage_13_reg_i_9_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.963 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.601     4.564    p_2_in3_in
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.688 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.332     6.020    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.144 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.811    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.935 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.396     8.331    liteethphymiirx_converter_converter_load_part
    SLICE_X15Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.455 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.492     8.948    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X13Y25         FDRE (Setup_fdre_C_CE)      -0.205    41.203    liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.200ns (16.244%)  route 6.187ns (83.756%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X39Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.857     2.873    rx_cdc_graycounter0_q[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.842     3.839    storage_13_reg_i_9_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.963 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.601     4.564    p_2_in3_in
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.688 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.332     6.020    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.144 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.811    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.935 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.396     8.331    liteethphymiirx_converter_converter_load_part
    SLICE_X15Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.455 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.492     8.948    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X13Y25         FDRE (Setup_fdre_C_CE)      -0.205    41.203    liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.255ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 1.200ns (16.244%)  route 6.187ns (83.756%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X39Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.857     2.873    rx_cdc_graycounter0_q[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.842     3.839    storage_13_reg_i_9_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.963 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.601     4.564    p_2_in3_in
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.688 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.332     6.020    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.144 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.811    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.935 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.396     8.331    liteethphymiirx_converter_converter_load_part
    SLICE_X15Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.455 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.492     8.948    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X13Y25         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X13Y25         FDRE (Setup_fdre_C_CE)      -0.205    41.203    liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 32.255    

Slack (MET) :             32.430ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 1.554ns (20.728%)  route 5.943ns (79.272%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X39Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.857     2.873    rx_cdc_graycounter0_q[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.842     3.839    storage_13_reg_i_9_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.963 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.601     4.564    p_2_in3_in
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     4.688 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.332     6.020    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.144 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.811    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X29Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.935 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.192     8.127    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.277 r  liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.452     8.729    liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.328     9.057 r  liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.057    liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X14Y24         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.079    41.487    liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.487    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 32.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.560%)  route 0.222ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.222     0.905    storage_11_reg_0_7_0_5/ADDRD2
    SLICE_X30Y20         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y20         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.790    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xilinxmultiregimpl8_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.756    xilinxmultiregimpl8_regs0[6]
    SLICE_X37Y16         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/C
                         clock pessimism             -0.267     0.560    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.076     0.636    xilinxmultiregimpl8_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X39Y16         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.756    xilinxmultiregimpl8_regs0[2]
    SLICE_X39Y16         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    eth_rx_clk
    SLICE_X39Y16         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.267     0.560    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.075     0.635    xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y27  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y27  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y16  xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y16  xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y16  xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y16  xilinxmultiregimpl8_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y16  xilinxmultiregimpl8_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y16  xilinxmultiregimpl8_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y16  xilinxmultiregimpl8_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y21  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y21  storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.832ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 1.678ns (17.533%)  route 7.893ns (82.467%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.784     9.415    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT2 (Prop_lut2_I1_O)        0.326     9.741 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.396    11.137    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                 29.832    

Slack (MET) :             29.928ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 1.678ns (17.712%)  route 7.796ns (82.288%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.009     9.640    tx_converter_converter_mux__0
    SLICE_X29Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.966 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           1.074    11.040    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                 29.928    

Slack (MET) :             30.210ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 1.678ns (18.255%)  route 7.514ns (81.745%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.509     9.141    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT5 (Prop_lut5_I2_O)        0.326     9.467 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.292    10.758    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 30.210    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 1.678ns (18.425%)  route 7.429ns (81.575%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.788     9.420    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.326     9.746 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.928    10.674    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 1.678ns (18.700%)  route 7.295ns (81.300%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.512     9.144    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.326     9.470 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.070    10.540    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 30.429    

Slack (MET) :             30.487ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.448ns (16.242%)  route 7.467ns (83.758%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.745     8.245    tx_converter_converter_mux0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.369 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.908     9.276    storage_12_reg_i_46_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I1_O)        0.124     9.400 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.081    10.482    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                 30.487    

Slack (MET) :             30.922ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 1.678ns (18.685%)  route 7.302ns (81.315%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.009     9.640    tx_converter_converter_mux__0
    SLICE_X29Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.966 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.580    10.547    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.118    41.566    
                         clock uncertainty           -0.035    41.531    
    SLICE_X29Y10         FDRE (Setup_fdre_C_D)       -0.062    41.469    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.469    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                 30.922    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 1.678ns (19.079%)  route 7.117ns (80.921%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.784     9.415    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT2 (Prop_lut2_I1_O)        0.326     9.741 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.620    10.361    tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X28Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X28Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.096    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.067    41.442    tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.163ns  (required time - arrival time)
  Source:                 storage_12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 3.536ns (40.428%)  route 5.210ns (59.572%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.609     1.609    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.063 r  storage_12_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.221    tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     5.345 r  crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.690     7.035    crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.152     7.187 r  crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.644    crc32_inserter_reg[9]_i_3_n_0
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.355     7.999 r  crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.884     8.882    crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I1_O)        0.327     9.209 r  crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           1.022    10.231    crc32_inserter_reg[13]_i_2_n_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.124    10.355 r  crc32_inserter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.355    crc32_inserter_next_reg[13]
    SLICE_X28Y13         FDSE                                         r  crc32_inserter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X28Y13         FDSE                                         r  crc32_inserter_reg_reg[13]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X28Y13         FDSE (Setup_fdse_C_D)        0.029    41.518    crc32_inserter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 31.163    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 1.678ns (19.574%)  route 6.894ns (80.426%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X29Y10         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           1.258     3.280    tx_cdc_graycounter1_q[1]
    SLICE_X29Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.404 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.673     4.077    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.201 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.817     5.019    tx_cdc_asyncfifo_readable
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.143 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.673     5.815    padding_inserter_source_valid
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.939 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.460     6.399    crc32_inserter_source_valid
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     6.523 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.852     7.376    preamble_inserter_sink_ready
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.500 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.980     8.480    tx_converter_converter_mux0
    SLICE_X29Y12         LUT3 (Prop_lut3_I2_O)        0.152     8.632 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.788     9.420    tx_converter_converter_mux__0
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.326     9.746 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.393    10.139    tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X28Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X28Y10         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.096    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)       -0.081    41.428    tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 31.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.762    xilinxmultiregimpl5_regs0[6]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.761    xilinxmultiregimpl5_regs0[5]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.769    xilinxmultiregimpl5_regs0[0]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y14         FDSE                                         r  crc32_inserter_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[18]/Q
                         net (fo=2, routed)           0.098     0.800    p_33_in
    SLICE_X30Y14         LUT5 (Prop_lut5_I4_O)        0.048     0.848 r  crc32_inserter_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.848    crc32_inserter_next_reg[26]
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[26]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X30Y14         FDSE (Hold_fdse_C_D)         0.131     0.705    crc32_inserter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y14         FDSE                                         r  crc32_inserter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[24]/Q
                         net (fo=3, routed)           0.101     0.803    p_7_in
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.848 r  crc32_inserter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.848    crc32_inserter_next_reg[10]
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[10]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X30Y14         FDSE (Hold_fdse_C_D)         0.121     0.695    crc32_inserter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[4]
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.064     0.626    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[2]
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[3]
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDSE (Prop_fdse_C_Q)         0.164     0.725 r  crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.062     0.787    p_25_in
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.832 r  crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.832    crc32_inserter_next_reg[18]
    SLICE_X31Y14         FDSE                                         r  crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X31Y14         FDSE                                         r  crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X31Y14         FDSE (Hold_fdse_C_D)         0.091     0.665    crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 liteethmaccrc32inserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmaccrc32inserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.165%)  route 0.123ns (39.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X32Y15         FDRE                                         r  liteethmaccrc32inserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  liteethmaccrc32inserter_state_reg[0]/Q
                         net (fo=25, routed)          0.123     0.825    liteethmaccrc32inserter_state[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.870 r  liteethmaccrc32inserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.870    liteethmaccrc32inserter_state[1]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  liteethmaccrc32inserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X33Y15         FDRE                                         r  liteethmaccrc32inserter_state_reg[1]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.092     0.666    liteethmaccrc32inserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y18  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y18  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y12  xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs1_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y18  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y18  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y18  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y18  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 2.666ns (28.042%)  route 6.841ns (71.958%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.454     9.612    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I3_O)        0.150     9.762 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.798    10.560    picorv32/netsoc_sdram_choose_req_grant_reg[0]_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.326    10.886 r  picorv32/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.190    11.076    picorv32_n_124
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.445    11.445    sys_clk
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X36Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 2.666ns (28.042%)  route 6.841ns (71.958%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.454     9.612    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I3_O)        0.150     9.762 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.798    10.560    picorv32/netsoc_sdram_choose_req_grant_reg[0]_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.326    10.886 r  picorv32/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.190    11.076    picorv32_n_124
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.445    11.445    sys_clk
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X36Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 2.666ns (28.042%)  route 6.841ns (71.958%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.454     9.612    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I3_O)        0.150     9.762 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.798    10.560    picorv32/netsoc_sdram_choose_req_grant_reg[0]_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.326    10.886 r  picorv32/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.190    11.076    picorv32_n_124
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.445    11.445    sys_clk
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X36Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 2.666ns (28.042%)  route 6.841ns (71.958%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.454     9.612    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I3_O)        0.150     9.762 r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.798    10.560    picorv32/netsoc_sdram_choose_req_grant_reg[0]_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.326    10.886 r  picorv32/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.190    11.076    picorv32_n_124
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.445    11.445    sys_clk
    SLICE_X36Y11         FDRE                                         r  netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X36Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 2.433ns (26.297%)  route 6.819ns (73.703%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.157     9.315    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.439 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.696    10.135    picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.119    10.254 r  picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.567    10.821    picorv32_n_123
    SLICE_X42Y10         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.448    11.448    sys_clk
    SLICE_X42Y10         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.377    11.094    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.433ns (26.335%)  route 6.806ns (73.665%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.157     9.315    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.439 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.696    10.135    picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.119    10.254 r  picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.553    10.807    picorv32_n_123
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.447    11.447    sys_clk
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X42Y11         FDRE (Setup_fdre_C_CE)      -0.377    11.093    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.433ns (26.335%)  route 6.806ns (73.665%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.157     9.315    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.439 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.696    10.135    picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.119    10.254 r  picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.553    10.807    picorv32_n_123
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.447    11.447    sys_clk
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X42Y11         FDRE (Setup_fdre_C_CE)      -0.377    11.093    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.433ns (26.335%)  route 6.806ns (73.665%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.568     1.568    sys_clk
    SLICE_X54Y13         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.197     3.283    p_0_in6_in[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.407 r  bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.407    bankmachine3_state[1]_i_9_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.939 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.210 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.743     4.953    netsoc_sdram_bankmachine3_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.326 r  netsoc_sdram_trrdcon_count_i_7/O
                         net (fo=5, routed)           0.839     6.166    netsoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.290 f  netsoc_sdram_bandwidth_cmd_valid_i_4/O
                         net (fo=9, routed)           0.912     7.201    netsoc_sdram_bandwidth_cmd_valid_i_4_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=9, routed)           0.709     8.034    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.158 f  netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=22, routed)          1.157     9.315    netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.439 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.696    10.135    picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.119    10.254 r  picorv32/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.553    10.807    picorv32_n_123
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.447    11.447    sys_clk
    SLICE_X42Y11         FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X42Y11         FDRE (Setup_fdre_C_CE)      -0.377    11.093    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_dfi_p2_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 0.478ns (5.367%)  route 8.428ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.640     1.640    sys_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     2.118 r  FDPE_1/Q
                         net (fo=2307, routed)        8.428    10.546    sys_rst
    SLICE_X62Y9          FDRE                                         r  netsoc_sdram_dfi_p2_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.520    11.520    sys_clk
    SLICE_X62Y9          FDRE                                         r  netsoc_sdram_dfi_p2_address_reg[5]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X62Y9          FDRE (Setup_fdre_C_R)       -0.600    10.943    netsoc_sdram_dfi_p2_address_reg[5]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_dfi_p3_address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 0.478ns (5.367%)  route 8.428ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.640     1.640    sys_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     2.118 r  FDPE_1/Q
                         net (fo=2307, routed)        8.428    10.546    sys_rst
    SLICE_X62Y9          FDRE                                         r  netsoc_sdram_dfi_p3_address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.520    11.520    sys_clk
    SLICE_X62Y9          FDRE                                         r  netsoc_sdram_dfi_p3_address_reg[6]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X62Y9          FDRE (Setup_fdre_C_R)       -0.600    10.943    netsoc_sdram_dfi_p3_address_reg[6]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  0.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_rx_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_source_payload_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.256%)  route 0.198ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  netsoc_uart_phy_rx_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  netsoc_uart_phy_rx_reg_reg[7]/Q
                         net (fo=2, routed)           0.198     0.887    netsoc_uart_phy_rx_reg_reg_n_0_[7]
    SLICE_X47Y49         FDRE                                         r  netsoc_uart_phy_source_payload_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    sys_clk
    SLICE_X47Y49         FDRE                                         r  netsoc_uart_phy_source_payload_data_reg[7]/C
                         clock pessimism              0.000     0.837    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.025     0.862    netsoc_uart_phy_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.342ns (85.411%)  route 0.058ns (14.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X44Y49         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_phy_phase_accumulator_rx_reg[25]/Q
                         net (fo=2, routed)           0.058     0.765    netsoc_uart_phy_phase_accumulator_rx[25]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.912 r  netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.913    netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.967 r  netsoc_uart_phy_phase_accumulator_rx_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.967    netsoc_uart_phy_phase_accumulator_rx0[28]
    SLICE_X44Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.831     0.831    sys_clk
    SLICE_X44Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[28]/C
                         clock pessimism              0.000     0.831    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    netsoc_uart_phy_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.567     0.567    sys_clk
    SLICE_X47Y48         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X46Y48         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.837     0.837    storage_2_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y48         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.890    storage_2_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y13  data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   mem_grain3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   mem_grain3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  mem_1_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  storage_1_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  storage_1_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_4_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_4_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_4_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)       -0.035     3.710    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X14Y27         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     2.558    eth_rx_clk
    SLICE_X14Y27         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X14Y27         FDPE (Setup_fdpe_C_D)       -0.035     2.498    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.432    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X15Y18         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X15Y18         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X15Y18         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.465    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y44         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3732, routed)        0.597     2.597    sys_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X64Y44         FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.366    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.024 (r) | FAST    |     2.255 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.309 (r) | SLOW    |    -0.354 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.882 (r) | SLOW    |    -0.584 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.518 (r) | SLOW    |    -0.416 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.620 (r) | SLOW    |    -0.460 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.387 (r) | SLOW    |    -0.660 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     2.880 (r) | SLOW    |    -0.465 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.246 (r) | SLOW    |    -0.285 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.204 (r) | SLOW    |    -1.127 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.589 (r) | SLOW    |    -0.207 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.250 (r) | SLOW    |    -1.697 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.535 (r) | SLOW    |    -1.752 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.188 (r) | SLOW    |    -1.736 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.103 (r) | SLOW    |    -1.660 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.191 (r) | SLOW    |    -1.544 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.084 (r) | SLOW    |    -1.405 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.161 (r) | SLOW    |    -1.457 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.909 (r) | SLOW    |    -1.419 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.417 (r) | SLOW    |      3.272 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.479 (r) | SLOW    |      3.339 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.455 (r) | SLOW    |      3.314 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.289 (r) | SLOW    |      3.249 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.057 (r) | SLOW    |      3.125 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.532 (r) | SLOW    |      1.565 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.699 (r) | SLOW    |      1.664 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.839 (r) | SLOW    |      1.717 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.384 (r) | SLOW    |      1.490 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.696 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.841 (r) | SLOW    |      1.738 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.221 (r) | SLOW    |      1.432 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.383 (r) | SLOW    |      1.512 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.301 (r) | SLOW    |      1.932 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.614 (r) | SLOW    |      2.036 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.976 (r) | SLOW    |      1.804 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.290 (r) | SLOW    |      1.911 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.676 (r) | SLOW    |      1.658 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.461 (r) | SLOW    |      1.983 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.836 (r) | SLOW    |      1.749 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.601 (r) | SLOW    |      2.037 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.696 (r) | SLOW    |      1.640 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.998 (r) | SLOW    |      1.764 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.697 (r) | SLOW    |      1.647 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.999 (r) | SLOW    |      1.759 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.185 (r) | SLOW    |      3.044 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDSE           | -     |      8.843 (r) | SLOW    |      2.675 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.349 (r) | SLOW    |      2.982 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |      9.805 (r) | SLOW    |      3.232 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.313 (r) | SLOW    |      2.898 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.719 (r) | SLOW    |      3.065 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.688 (r) | SLOW    |      2.783 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.425 (r) | SLOW    |      2.624 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.187 (r) | SLOW    |      3.035 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.687 (r) | SLOW    |      3.278 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.852 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.940 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.006 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.168 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.654 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.775 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.913 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.813 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.529 ns
Ideal Clock Offset to Actual Clock: -1.618 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.309 (r) | SLOW    | -0.354 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.882 (r) | SLOW    | -0.584 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.518 (r) | SLOW    | -0.416 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.620 (r) | SLOW    | -0.460 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.882 (r) | SLOW    | -0.354 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.393 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.532 (r) | SLOW    |   1.565 (r) | FAST    |    0.311 |
ddram_dq[1]        |   6.699 (r) | SLOW    |   1.664 (r) | FAST    |    0.478 |
ddram_dq[2]        |   6.839 (r) | SLOW    |   1.717 (r) | FAST    |    0.618 |
ddram_dq[3]        |   6.384 (r) | SLOW    |   1.490 (r) | FAST    |    0.163 |
ddram_dq[4]        |   6.696 (r) | SLOW    |   1.648 (r) | FAST    |    0.475 |
ddram_dq[5]        |   6.841 (r) | SLOW    |   1.738 (r) | FAST    |    0.620 |
ddram_dq[6]        |   6.221 (r) | SLOW    |   1.432 (r) | FAST    |    0.000 |
ddram_dq[7]        |   6.383 (r) | SLOW    |   1.512 (r) | FAST    |    0.162 |
ddram_dq[8]        |   7.301 (r) | SLOW    |   1.932 (r) | FAST    |    1.080 |
ddram_dq[9]        |   7.614 (r) | SLOW    |   2.036 (r) | FAST    |    1.393 |
ddram_dq[10]       |   6.976 (r) | SLOW    |   1.804 (r) | FAST    |    0.755 |
ddram_dq[11]       |   7.290 (r) | SLOW    |   1.911 (r) | FAST    |    1.069 |
ddram_dq[12]       |   6.676 (r) | SLOW    |   1.658 (r) | FAST    |    0.455 |
ddram_dq[13]       |   7.461 (r) | SLOW    |   1.983 (r) | FAST    |    1.240 |
ddram_dq[14]       |   6.836 (r) | SLOW    |   1.749 (r) | FAST    |    0.615 |
ddram_dq[15]       |   7.601 (r) | SLOW    |   2.037 (r) | FAST    |    1.380 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.614 (r) | SLOW    |   1.432 (r) | FAST    |    1.393 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.304 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.696 (r) | SLOW    |   1.640 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   6.998 (r) | SLOW    |   1.764 (r) | FAST    |    0.303 |
ddram_dqs_p[0]     |   6.697 (r) | SLOW    |   1.647 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   6.999 (r) | SLOW    |   1.759 (r) | FAST    |    0.304 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.999 (r) | SLOW    |   1.640 (r) | FAST    |    0.304 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.189 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.417 (r) | SLOW    |   3.272 (r) | FAST    |    0.127 |
eth_tx_data[1]     |   9.479 (r) | SLOW    |   3.339 (r) | FAST    |    0.189 |
eth_tx_data[2]     |   9.455 (r) | SLOW    |   3.314 (r) | FAST    |    0.165 |
eth_tx_data[3]     |   9.289 (r) | SLOW    |   3.249 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.479 (r) | SLOW    |   3.249 (r) | FAST    |    0.189 |
-------------------+-------------+---------+-------------+---------+----------+




