ARM GAS  /tmp/cccxx4Tc.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"sdram.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SDRAM_object_Init,"ax",%progbits
  17              		.align	1
  18              		.global	SDRAM_object_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	SDRAM_object_Init:
  26              	.LFB338:
  27              		.file 1 "./BSP/Hardware/Src/sdram.c"
   1:./BSP/Hardware/Src/sdram.c **** #include "../../system.h"
   2:./BSP/Hardware/Src/sdram.c **** 
   3:./BSP/Hardware/Src/sdram.c **** void SDRAM_Init(sdram_objectTypeDef *object);
   4:./BSP/Hardware/Src/sdram.c **** void SDRAM_Write_Command(sdram_objectTypeDef *object,FMC_SDRAM_CommandTypeDef *SdramCmd);
   5:./BSP/Hardware/Src/sdram.c **** 
   6:./BSP/Hardware/Src/sdram.c **** void SDRAM_object_Init(sdram_objectTypeDef *object,sdram_objectAttr attr)
   7:./BSP/Hardware/Src/sdram.c **** {
  28              		.loc 1 7 1
  29              		.cfi_startproc
  30              		@ args = 48, pretend = 16, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36 0002 B0B4     		push	{r4, r5, r7}
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 28
  39              		.cfi_offset 4, -28
  40              		.cfi_offset 5, -24
  41              		.cfi_offset 7, -20
  42 0004 83B0     		sub	sp, sp, #12
  43              	.LCFI2:
  44              		.cfi_def_cfa_offset 40
  45 0006 00AF     		add	r7, sp, #0
  46              	.LCFI3:
  47              		.cfi_def_cfa_register 7
  48 0008 7860     		str	r0, [r7, #4]
  49 000a 07F11C00 		add	r0, r7, #28
  50 000e 80E80E00 		stm	r0, {r1, r2, r3}
   8:./BSP/Hardware/Src/sdram.c ****     object->sdram_init=SDRAM_Init;
ARM GAS  /tmp/cccxx4Tc.s 			page 2


  51              		.loc 1 8 23
  52 0012 7B68     		ldr	r3, [r7, #4]
  53 0014 0B4A     		ldr	r2, .L2
  54 0016 DA67     		str	r2, [r3, #124]
   9:./BSP/Hardware/Src/sdram.c ****     object->sdram_writeCmd=SDRAM_Write_Command;
  55              		.loc 1 9 27
  56 0018 7B68     		ldr	r3, [r7, #4]
  57 001a 0B4A     		ldr	r2, .L2+4
  58 001c C3F88020 		str	r2, [r3, #128]
  10:./BSP/Hardware/Src/sdram.c ****     object->object_attr=attr;
  59              		.loc 1 10 24
  60 0020 7B68     		ldr	r3, [r7, #4]
  61 0022 1D46     		mov	r5, r3
  62 0024 07F11C04 		add	r4, r7, #28
  63 0028 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  64 002a 0FC5     		stmia	r5!, {r0, r1, r2, r3}
  65 002c 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  66 002e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
  67 0030 94E80700 		ldm	r4, {r0, r1, r2}
  68 0034 85E80700 		stm	r5, {r0, r1, r2}
  11:./BSP/Hardware/Src/sdram.c **** }
  69              		.loc 1 11 1
  70 0038 00BF     		nop
  71 003a 0C37     		adds	r7, r7, #12
  72              	.LCFI4:
  73              		.cfi_def_cfa_offset 28
  74 003c BD46     		mov	sp, r7
  75              	.LCFI5:
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 003e B0BC     		pop	{r4, r5, r7}
  79              	.LCFI6:
  80              		.cfi_restore 7
  81              		.cfi_restore 5
  82              		.cfi_restore 4
  83              		.cfi_def_cfa_offset 16
  84 0040 04B0     		add	sp, sp, #16
  85              	.LCFI7:
  86              		.cfi_def_cfa_offset 0
  87 0042 7047     		bx	lr
  88              	.L3:
  89              		.align	2
  90              	.L2:
  91 0044 00000000 		.word	SDRAM_Init
  92 0048 00000000 		.word	SDRAM_Write_Command
  93              		.cfi_endproc
  94              	.LFE338:
  96              		.section	.rodata
  97              		.align	2
  98              	.LC0:
  99 0000 2E2F4253 		.ascii	"./BSP/Hardware/Src/sdram.c\000"
  99      502F4861 
  99      72647761 
  99      72652F53 
  99      72632F73 
 100              		.section	.text.SDRAM_Init,"ax",%progbits
 101              		.align	1
ARM GAS  /tmp/cccxx4Tc.s 			page 3


 102              		.global	SDRAM_Init
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu fpv5-d16
 108              	SDRAM_Init:
 109              	.LFB339:
  12:./BSP/Hardware/Src/sdram.c **** 
  13:./BSP/Hardware/Src/sdram.c **** void SDRAM_Init(sdram_objectTypeDef *object)
  14:./BSP/Hardware/Src/sdram.c **** {
 110              		.loc 1 14 1
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 8
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114 0000 80B5     		push	{r7, lr}
 115              	.LCFI8:
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 7, -8
 118              		.cfi_offset 14, -4
 119 0002 82B0     		sub	sp, sp, #8
 120              	.LCFI9:
 121              		.cfi_def_cfa_offset 16
 122 0004 00AF     		add	r7, sp, #0
 123              	.LCFI10:
 124              		.cfi_def_cfa_register 7
 125 0006 7860     		str	r0, [r7, #4]
  15:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Instance = object->object_attr.Instance;
 126              		.loc 1 15 50
 127 0008 7B68     		ldr	r3, [r7, #4]
 128 000a 1A68     		ldr	r2, [r3]
 129              		.loc 1 15 29
 130 000c 7B68     		ldr	r3, [r7, #4]
 131 000e 9A64     		str	r2, [r3, #72]
  16:./BSP/Hardware/Src/sdram.c **** 
  17:./BSP/Hardware/Src/sdram.c ****     /* SDRAM handle configuration */
  18:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.SDBank             = object->object_attr.SDBank;
 132              		.loc 1 18 65
 133 0010 7B68     		ldr	r3, [r7, #4]
 134 0012 5A68     		ldr	r2, [r3, #4]
 135              		.loc 1 18 44
 136 0014 7B68     		ldr	r3, [r7, #4]
 137 0016 DA64     		str	r2, [r3, #76]
  19:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.ColumnBitsNumber   = object->object_attr.ColumnBitsNumber;
 138              		.loc 1 19 65
 139 0018 7B68     		ldr	r3, [r7, #4]
 140 001a 9A68     		ldr	r2, [r3, #8]
 141              		.loc 1 19 44
 142 001c 7B68     		ldr	r3, [r7, #4]
 143 001e 1A65     		str	r2, [r3, #80]
  20:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.RowBitsNumber      = object->object_attr.RowBitsNumber;
 144              		.loc 1 20 65
 145 0020 7B68     		ldr	r3, [r7, #4]
 146 0022 DA68     		ldr	r2, [r3, #12]
 147              		.loc 1 20 44
 148 0024 7B68     		ldr	r3, [r7, #4]
 149 0026 5A65     		str	r2, [r3, #84]
  21:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.MemoryDataWidth    = object->object_attr.MemoryDataWidth;
ARM GAS  /tmp/cccxx4Tc.s 			page 4


 150              		.loc 1 21 65
 151 0028 7B68     		ldr	r3, [r7, #4]
 152 002a 1A69     		ldr	r2, [r3, #16]
 153              		.loc 1 21 44
 154 002c 7B68     		ldr	r3, [r7, #4]
 155 002e 9A65     		str	r2, [r3, #88]
  22:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.InternalBankNumber = object->object_attr.InternalBankNumber;
 156              		.loc 1 22 65
 157 0030 7B68     		ldr	r3, [r7, #4]
 158 0032 5A69     		ldr	r2, [r3, #20]
 159              		.loc 1 22 44
 160 0034 7B68     		ldr	r3, [r7, #4]
 161 0036 DA65     		str	r2, [r3, #92]
  23:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.CASLatency         = object->object_attr.CASLatency;
 162              		.loc 1 23 65
 163 0038 7B68     		ldr	r3, [r7, #4]
 164 003a 9A69     		ldr	r2, [r3, #24]
 165              		.loc 1 23 44
 166 003c 7B68     		ldr	r3, [r7, #4]
 167 003e 1A66     		str	r2, [r3, #96]
  24:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.WriteProtection    = object->object_attr.WriteProtection;
 168              		.loc 1 24 65
 169 0040 7B68     		ldr	r3, [r7, #4]
 170 0042 DA69     		ldr	r2, [r3, #28]
 171              		.loc 1 24 44
 172 0044 7B68     		ldr	r3, [r7, #4]
 173 0046 5A66     		str	r2, [r3, #100]
  25:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.SDClockPeriod      = object->object_attr.SDClockPeriod;
 174              		.loc 1 25 65
 175 0048 7B68     		ldr	r3, [r7, #4]
 176 004a 1A6A     		ldr	r2, [r3, #32]
 177              		.loc 1 25 44
 178 004c 7B68     		ldr	r3, [r7, #4]
 179 004e 9A66     		str	r2, [r3, #104]
  26:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.ReadBurst          = object->object_attr.ReadBurst;
 180              		.loc 1 26 65
 181 0050 7B68     		ldr	r3, [r7, #4]
 182 0052 5A6A     		ldr	r2, [r3, #36]
 183              		.loc 1 26 44
 184 0054 7B68     		ldr	r3, [r7, #4]
 185 0056 DA66     		str	r2, [r3, #108]
  27:./BSP/Hardware/Src/sdram.c ****     object->hsdram.Init.ReadPipeDelay      = object->object_attr.ReadPipeDelay;
 186              		.loc 1 27 65
 187 0058 7B68     		ldr	r3, [r7, #4]
 188 005a 9A6A     		ldr	r2, [r3, #40]
 189              		.loc 1 27 44
 190 005c 7B68     		ldr	r3, [r7, #4]
 191 005e 1A67     		str	r2, [r3, #112]
  28:./BSP/Hardware/Src/sdram.c **** 
  29:./BSP/Hardware/Src/sdram.c ****     if(HAL_SDRAM_Init(&object->hsdram, &object->sdram_timing) != HAL_OK)
 192              		.loc 1 29 23
 193 0060 7B68     		ldr	r3, [r7, #4]
 194 0062 03F14802 		add	r2, r3, #72
 195              		.loc 1 29 40
 196 0066 7B68     		ldr	r3, [r7, #4]
 197 0068 2C33     		adds	r3, r3, #44
 198              		.loc 1 29 8
ARM GAS  /tmp/cccxx4Tc.s 			page 5


 199 006a 1946     		mov	r1, r3
 200 006c 1046     		mov	r0, r2
 201 006e FFF7FEFF 		bl	HAL_SDRAM_Init
 202 0072 0346     		mov	r3, r0
 203              		.loc 1 29 7
 204 0074 002B     		cmp	r3, #0
 205 0076 03D0     		beq	.L6
  30:./BSP/Hardware/Src/sdram.c ****     {
  31:./BSP/Hardware/Src/sdram.c ****       Error_Handler(__FILE__, __LINE__);
 206              		.loc 1 31 7
 207 0078 1F21     		movs	r1, #31
 208 007a 0348     		ldr	r0, .L7
 209 007c FFF7FEFF 		bl	Error_Handler
 210              	.L6:
  32:./BSP/Hardware/Src/sdram.c ****     }
  33:./BSP/Hardware/Src/sdram.c **** }
 211              		.loc 1 33 1
 212 0080 00BF     		nop
 213 0082 0837     		adds	r7, r7, #8
 214              	.LCFI11:
 215              		.cfi_def_cfa_offset 8
 216 0084 BD46     		mov	sp, r7
 217              	.LCFI12:
 218              		.cfi_def_cfa_register 13
 219              		@ sp needed
 220 0086 80BD     		pop	{r7, pc}
 221              	.L8:
 222              		.align	2
 223              	.L7:
 224 0088 00000000 		.word	.LC0
 225              		.cfi_endproc
 226              	.LFE339:
 228              		.section	.text.SDRAM_Write_Command,"ax",%progbits
 229              		.align	1
 230              		.global	SDRAM_Write_Command
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu fpv5-d16
 236              	SDRAM_Write_Command:
 237              	.LFB340:
  34:./BSP/Hardware/Src/sdram.c **** 
  35:./BSP/Hardware/Src/sdram.c **** void SDRAM_Write_Command(sdram_objectTypeDef *object,FMC_SDRAM_CommandTypeDef *SdramCmd)
  36:./BSP/Hardware/Src/sdram.c **** {
 238              		.loc 1 36 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 64
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 B0B5     		push	{r4, r5, r7, lr}
 243              	.LCFI13:
 244              		.cfi_def_cfa_offset 16
 245              		.cfi_offset 4, -16
 246              		.cfi_offset 5, -12
 247              		.cfi_offset 7, -8
 248              		.cfi_offset 14, -4
 249 0002 90B0     		sub	sp, sp, #64
 250              	.LCFI14:
ARM GAS  /tmp/cccxx4Tc.s 			page 6


 251              		.cfi_def_cfa_offset 80
 252 0004 00AF     		add	r7, sp, #0
 253              	.LCFI15:
 254              		.cfi_def_cfa_register 7
 255 0006 7860     		str	r0, [r7, #4]
 256 0008 3960     		str	r1, [r7]
  37:./BSP/Hardware/Src/sdram.c ****   SDRAM_HandleTypeDef hsdram=object->hsdram;
 257              		.loc 1 37 23
 258 000a 7B68     		ldr	r3, [r7, #4]
 259 000c 07F10C04 		add	r4, r7, #12
 260 0010 03F14805 		add	r5, r3, #72
 261 0014 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 262 0016 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 263 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 264 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 265 001c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 266 001e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 267 0020 2B68     		ldr	r3, [r5]
 268 0022 2360     		str	r3, [r4]
  38:./BSP/Hardware/Src/sdram.c **** 
  39:./BSP/Hardware/Src/sdram.c ****   if(HAL_SDRAM_SendCommand(&hsdram, SdramCmd, 0xFFFF) != HAL_OK)
 269              		.loc 1 39 6
 270 0024 07F10C03 		add	r3, r7, #12
 271 0028 4FF6FF72 		movw	r2, #65535
 272 002c 3968     		ldr	r1, [r7]
 273 002e 1846     		mov	r0, r3
 274 0030 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 275 0034 0346     		mov	r3, r0
 276              		.loc 1 39 5
 277 0036 002B     		cmp	r3, #0
 278 0038 03D0     		beq	.L11
  40:./BSP/Hardware/Src/sdram.c ****   {
  41:./BSP/Hardware/Src/sdram.c ****     Error_Handler(__FILE__, __LINE__);
 279              		.loc 1 41 5
 280 003a 2921     		movs	r1, #41
 281 003c 0348     		ldr	r0, .L12
 282 003e FFF7FEFF 		bl	Error_Handler
 283              	.L11:
  42:./BSP/Hardware/Src/sdram.c ****   }
  43:./BSP/Hardware/Src/sdram.c **** }
 284              		.loc 1 43 1
 285 0042 00BF     		nop
 286 0044 4037     		adds	r7, r7, #64
 287              	.LCFI16:
 288              		.cfi_def_cfa_offset 16
 289 0046 BD46     		mov	sp, r7
 290              	.LCFI17:
 291              		.cfi_def_cfa_register 13
 292              		@ sp needed
 293 0048 B0BD     		pop	{r4, r5, r7, pc}
 294              	.L13:
 295 004a 00BF     		.align	2
 296              	.L12:
 297 004c 00000000 		.word	.LC0
 298              		.cfi_endproc
 299              	.LFE340:
 301              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
ARM GAS  /tmp/cccxx4Tc.s 			page 7


 302              		.align	1
 303              		.global	HAL_SDRAM_MspInit
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv5-d16
 309              	HAL_SDRAM_MspInit:
 310              	.LFB341:
  44:./BSP/Hardware/Src/sdram.c **** 
  45:./BSP/Hardware/Src/sdram.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram)
  46:./BSP/Hardware/Src/sdram.c **** {
 311              		.loc 1 46 1
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 64
 314              		@ frame_needed = 1, uses_anonymous_args = 0
 315 0000 80B5     		push	{r7, lr}
 316              	.LCFI18:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 7, -8
 319              		.cfi_offset 14, -4
 320 0002 90B0     		sub	sp, sp, #64
 321              	.LCFI19:
 322              		.cfi_def_cfa_offset 72
 323 0004 00AF     		add	r7, sp, #0
 324              	.LCFI20:
 325              		.cfi_def_cfa_register 7
 326 0006 7860     		str	r0, [r7, #4]
 327              	.LBB2:
  47:./BSP/Hardware/Src/sdram.c ****   static MDMA_HandleTypeDef mdma_handle;
  48:./BSP/Hardware/Src/sdram.c ****   GPIO_InitTypeDef gpio_init_structure;
  49:./BSP/Hardware/Src/sdram.c **** 
  50:./BSP/Hardware/Src/sdram.c ****   /* Enable FMC clock */
  51:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 328              		.loc 1 51 3
 329 0008 7F4B     		ldr	r3, .L15
 330 000a D3F8D430 		ldr	r3, [r3, #212]
 331 000e 7E4A     		ldr	r2, .L15
 332 0010 43F48053 		orr	r3, r3, #4096
 333 0014 C2F8D430 		str	r3, [r2, #212]
 334 0018 7B4B     		ldr	r3, .L15
 335 001a D3F8D430 		ldr	r3, [r3, #212]
 336 001e 03F48053 		and	r3, r3, #4096
 337 0022 BB62     		str	r3, [r7, #40]
 338 0024 BB6A     		ldr	r3, [r7, #40]
 339              	.LBE2:
 340              	.LBB3:
  52:./BSP/Hardware/Src/sdram.c **** 
  53:./BSP/Hardware/Src/sdram.c ****   /* Enable chosen MDMAx clock */
  54:./BSP/Hardware/Src/sdram.c ****    __HAL_RCC_MDMA_CLK_ENABLE();
 341              		.loc 1 54 4
 342 0026 784B     		ldr	r3, .L15
 343 0028 D3F8D430 		ldr	r3, [r3, #212]
 344 002c 764A     		ldr	r2, .L15
 345 002e 43F00103 		orr	r3, r3, #1
 346 0032 C2F8D430 		str	r3, [r2, #212]
 347 0036 744B     		ldr	r3, .L15
 348 0038 D3F8D430 		ldr	r3, [r3, #212]
ARM GAS  /tmp/cccxx4Tc.s 			page 8


 349 003c 03F00103 		and	r3, r3, #1
 350 0040 7B62     		str	r3, [r7, #36]
 351 0042 7B6A     		ldr	r3, [r7, #36]
 352              	.LBE3:
 353              	.LBB4:
  55:./BSP/Hardware/Src/sdram.c **** 
  56:./BSP/Hardware/Src/sdram.c ****   /* Enable GPIOs clock */
  57:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 354              		.loc 1 57 3
 355 0044 704B     		ldr	r3, .L15
 356 0046 D3F8E030 		ldr	r3, [r3, #224]
 357 004a 6F4A     		ldr	r2, .L15
 358 004c 43F00803 		orr	r3, r3, #8
 359 0050 C2F8E030 		str	r3, [r2, #224]
 360 0054 6C4B     		ldr	r3, .L15
 361 0056 D3F8E030 		ldr	r3, [r3, #224]
 362 005a 03F00803 		and	r3, r3, #8
 363 005e 3B62     		str	r3, [r7, #32]
 364 0060 3B6A     		ldr	r3, [r7, #32]
 365              	.LBE4:
 366              	.LBB5:
  58:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 367              		.loc 1 58 3
 368 0062 694B     		ldr	r3, .L15
 369 0064 D3F8E030 		ldr	r3, [r3, #224]
 370 0068 674A     		ldr	r2, .L15
 371 006a 43F01003 		orr	r3, r3, #16
 372 006e C2F8E030 		str	r3, [r2, #224]
 373 0072 654B     		ldr	r3, .L15
 374 0074 D3F8E030 		ldr	r3, [r3, #224]
 375 0078 03F01003 		and	r3, r3, #16
 376 007c FB61     		str	r3, [r7, #28]
 377 007e FB69     		ldr	r3, [r7, #28]
 378              	.LBE5:
 379              	.LBB6:
  59:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 380              		.loc 1 59 3
 381 0080 614B     		ldr	r3, .L15
 382 0082 D3F8E030 		ldr	r3, [r3, #224]
 383 0086 604A     		ldr	r2, .L15
 384 0088 43F02003 		orr	r3, r3, #32
 385 008c C2F8E030 		str	r3, [r2, #224]
 386 0090 5D4B     		ldr	r3, .L15
 387 0092 D3F8E030 		ldr	r3, [r3, #224]
 388 0096 03F02003 		and	r3, r3, #32
 389 009a BB61     		str	r3, [r7, #24]
 390 009c BB69     		ldr	r3, [r7, #24]
 391              	.LBE6:
 392              	.LBB7:
  60:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 393              		.loc 1 60 3
 394 009e 5A4B     		ldr	r3, .L15
 395 00a0 D3F8E030 		ldr	r3, [r3, #224]
 396 00a4 584A     		ldr	r2, .L15
 397 00a6 43F04003 		orr	r3, r3, #64
 398 00aa C2F8E030 		str	r3, [r2, #224]
 399 00ae 564B     		ldr	r3, .L15
ARM GAS  /tmp/cccxx4Tc.s 			page 9


 400 00b0 D3F8E030 		ldr	r3, [r3, #224]
 401 00b4 03F04003 		and	r3, r3, #64
 402 00b8 7B61     		str	r3, [r7, #20]
 403 00ba 7B69     		ldr	r3, [r7, #20]
 404              	.LBE7:
 405              	.LBB8:
  61:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 406              		.loc 1 61 3
 407 00bc 524B     		ldr	r3, .L15
 408 00be D3F8E030 		ldr	r3, [r3, #224]
 409 00c2 514A     		ldr	r2, .L15
 410 00c4 43F08003 		orr	r3, r3, #128
 411 00c8 C2F8E030 		str	r3, [r2, #224]
 412 00cc 4E4B     		ldr	r3, .L15
 413 00ce D3F8E030 		ldr	r3, [r3, #224]
 414 00d2 03F08003 		and	r3, r3, #128
 415 00d6 3B61     		str	r3, [r7, #16]
 416 00d8 3B69     		ldr	r3, [r7, #16]
 417              	.LBE8:
 418              	.LBB9:
  62:./BSP/Hardware/Src/sdram.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 419              		.loc 1 62 3
 420 00da 4B4B     		ldr	r3, .L15
 421 00dc D3F8E030 		ldr	r3, [r3, #224]
 422 00e0 494A     		ldr	r2, .L15
 423 00e2 43F48073 		orr	r3, r3, #256
 424 00e6 C2F8E030 		str	r3, [r2, #224]
 425 00ea 474B     		ldr	r3, .L15
 426 00ec D3F8E030 		ldr	r3, [r3, #224]
 427 00f0 03F48073 		and	r3, r3, #256
 428 00f4 FB60     		str	r3, [r7, #12]
 429 00f6 FB68     		ldr	r3, [r7, #12]
 430              	.LBE9:
  63:./BSP/Hardware/Src/sdram.c **** 
  64:./BSP/Hardware/Src/sdram.c ****   /* Common GPIO configuration */
  65:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 431              		.loc 1 65 33
 432 00f8 0223     		movs	r3, #2
 433 00fa 3B63     		str	r3, [r7, #48]
  66:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pull      = GPIO_PULLUP;
 434              		.loc 1 66 33
 435 00fc 0123     		movs	r3, #1
 436 00fe 7B63     		str	r3, [r7, #52]
  67:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 437              		.loc 1 67 33
 438 0100 0323     		movs	r3, #3
 439 0102 BB63     		str	r3, [r7, #56]
  68:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Alternate = GPIO_AF12_FMC;
 440              		.loc 1 68 33
 441 0104 0C23     		movs	r3, #12
 442 0106 FB63     		str	r3, [r7, #60]
  69:./BSP/Hardware/Src/sdram.c **** 
  70:./BSP/Hardware/Src/sdram.c ****   /* GPIOD configuration */
  71:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 443              		.loc 1 71 29
 444 0108 4CF20373 		movw	r3, #50947
 445 010c FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/cccxx4Tc.s 			page 10


  72:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_14 | GPIO_PIN_15;
  73:./BSP/Hardware/Src/sdram.c **** 
  74:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 446              		.loc 1 74 3
 447 010e 07F12C03 		add	r3, r7, #44
 448 0112 1946     		mov	r1, r3
 449 0114 3D48     		ldr	r0, .L15+4
 450 0116 FFF7FEFF 		bl	HAL_GPIO_Init
  75:./BSP/Hardware/Src/sdram.c **** 
  76:./BSP/Hardware/Src/sdram.c ****   /* GPIOE configuration */
  77:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 451              		.loc 1 77 29
 452 011a 4FF68373 		movw	r3, #65411
 453 011e FB62     		str	r3, [r7, #44]
  78:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |
  79:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_15;
  80:./BSP/Hardware/Src/sdram.c **** 
  81:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 454              		.loc 1 81 3
 455 0120 07F12C03 		add	r3, r7, #44
 456 0124 1946     		mov	r1, r3
 457 0126 3A48     		ldr	r0, .L15+8
 458 0128 FFF7FEFF 		bl	HAL_GPIO_Init
  82:./BSP/Hardware/Src/sdram.c ****   /* GPIOF configuration */
  83:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 459              		.loc 1 83 29
 460 012c 4FF63F03 		movw	r3, #63551
 461 0130 FB62     		str	r3, [r7, #44]
  84:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
  85:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_15;
  86:./BSP/Hardware/Src/sdram.c **** 
  87:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 462              		.loc 1 87 3
 463 0132 07F12C03 		add	r3, r7, #44
 464 0136 1946     		mov	r1, r3
 465 0138 3648     		ldr	r0, .L15+12
 466 013a FFF7FEFF 		bl	HAL_GPIO_Init
  88:./BSP/Hardware/Src/sdram.c ****   /* GPIOG configuration */
  89:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 467              		.loc 1 89 29
 468 013e 48F23713 		movw	r3, #33079
 469 0142 FB62     		str	r3, [r7, #44]
  90:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  91:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 470              		.loc 1 91 3
 471 0144 07F12C03 		add	r3, r7, #44
 472 0148 1946     		mov	r1, r3
 473 014a 3348     		ldr	r0, .L15+16
 474 014c FFF7FEFF 		bl	HAL_GPIO_Init
  92:./BSP/Hardware/Src/sdram.c **** 
  93:./BSP/Hardware/Src/sdram.c ****   /* GPIOH configuration */
  94:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 475              		.loc 1 94 29
 476 0150 4FF6E073 		movw	r3, #65504
 477 0154 FB62     		str	r3, [r7, #44]
  95:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |
  96:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_15;
ARM GAS  /tmp/cccxx4Tc.s 			page 11


  97:./BSP/Hardware/Src/sdram.c **** 
  98:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 478              		.loc 1 98 3
 479 0156 07F12C03 		add	r3, r7, #44
 480 015a 1946     		mov	r1, r3
 481 015c 2F48     		ldr	r0, .L15+20
 482 015e FFF7FEFF 		bl	HAL_GPIO_Init
  99:./BSP/Hardware/Src/sdram.c **** 
 100:./BSP/Hardware/Src/sdram.c ****   /* GPIOI configuration */
 101:./BSP/Hardware/Src/sdram.c ****   gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 483              		.loc 1 101 29
 484 0162 40F2FF63 		movw	r3, #1791
 485 0166 FB62     		str	r3, [r7, #44]
 102:./BSP/Hardware/Src/sdram.c ****                               GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
 103:./BSP/Hardware/Src/sdram.c **** 
 104:./BSP/Hardware/Src/sdram.c ****   HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 486              		.loc 1 104 3
 487 0168 07F12C03 		add	r3, r7, #44
 488 016c 1946     		mov	r1, r3
 489 016e 2C48     		ldr	r0, .L15+24
 490 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 105:./BSP/Hardware/Src/sdram.c **** 
 106:./BSP/Hardware/Src/sdram.c ****   /* Configure common MDMA parameters */
 107:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 491              		.loc 1 107 45
 492 0174 2B4B     		ldr	r3, .L15+28
 493 0176 4FF08042 		mov	r2, #1073741824
 494 017a 5A60     		str	r2, [r3, #4]
 108:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 495              		.loc 1 108 45
 496 017c 294B     		ldr	r3, .L15+28
 497 017e 4FF08052 		mov	r2, #268435456
 498 0182 9A60     		str	r2, [r3, #8]
 109:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 499              		.loc 1 109 45
 500 0184 274B     		ldr	r3, .L15+28
 501 0186 8022     		movs	r2, #128
 502 0188 DA60     		str	r2, [r3, #12]
 110:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 503              		.loc 1 110 45
 504 018a 264B     		ldr	r3, .L15+28
 505 018c 0022     		movs	r2, #0
 506 018e 1A61     		str	r2, [r3, #16]
 111:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.SourceInc                = MDMA_SRC_INC_WORD;
 507              		.loc 1 111 45
 508 0190 244B     		ldr	r3, .L15+28
 509 0192 40F20222 		movw	r2, #514
 510 0196 5A61     		str	r2, [r3, #20]
 112:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 511              		.loc 1 112 45
 512 0198 224B     		ldr	r3, .L15+28
 513 019a 40F60802 		movw	r2, #2056
 514 019e 9A61     		str	r2, [r3, #24]
 113:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 515              		.loc 1 113 45
 516 01a0 204B     		ldr	r3, .L15+28
 517 01a2 2022     		movs	r2, #32
ARM GAS  /tmp/cccxx4Tc.s 			page 12


 518 01a4 DA61     		str	r2, [r3, #28]
 114:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
 519              		.loc 1 114 45
 520 01a6 1F4B     		ldr	r3, .L15+28
 521 01a8 8022     		movs	r2, #128
 522 01aa 1A62     		str	r2, [r3, #32]
 115:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 523              		.loc 1 115 45
 524 01ac 1D4B     		ldr	r3, .L15+28
 525 01ae 4FF00072 		mov	r2, #33554432
 526 01b2 5A62     		str	r2, [r3, #36]
 116:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.SourceBurst              = MDMA_SOURCE_BURST_SINGLE;
 527              		.loc 1 116 45
 528 01b4 1B4B     		ldr	r3, .L15+28
 529 01b6 0022     		movs	r2, #0
 530 01b8 DA62     		str	r2, [r3, #44]
 117:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
 531              		.loc 1 117 45
 532 01ba 1A4B     		ldr	r3, .L15+28
 533 01bc 0022     		movs	r2, #0
 534 01be 1A63     		str	r2, [r3, #48]
 118:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.BufferTransferLength     = 128;
 535              		.loc 1 118 45
 536 01c0 184B     		ldr	r3, .L15+28
 537 01c2 8022     		movs	r2, #128
 538 01c4 9A62     		str	r2, [r3, #40]
 119:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.SourceBlockAddressOffset = 0;
 539              		.loc 1 119 45
 540 01c6 174B     		ldr	r3, .L15+28
 541 01c8 0022     		movs	r2, #0
 542 01ca 5A63     		str	r2, [r3, #52]
 120:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Init.DestBlockAddressOffset   = 0;
 543              		.loc 1 120 45
 544 01cc 154B     		ldr	r3, .L15+28
 545 01ce 0022     		movs	r2, #0
 546 01d0 9A63     		str	r2, [r3, #56]
 121:./BSP/Hardware/Src/sdram.c ****   mdma_handle.Instance                      = MDMA_Channel0;
 547              		.loc 1 121 45
 548 01d2 144B     		ldr	r3, .L15+28
 549 01d4 144A     		ldr	r2, .L15+32
 550 01d6 1A60     		str	r2, [r3]
 122:./BSP/Hardware/Src/sdram.c **** 
 123:./BSP/Hardware/Src/sdram.c ****    /* Associate the MDMA handle */
 124:./BSP/Hardware/Src/sdram.c ****   __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 551              		.loc 1 124 3
 552 01d8 7B68     		ldr	r3, [r7, #4]
 553 01da 124A     		ldr	r2, .L15+28
 554 01dc 1A63     		str	r2, [r3, #48]
 555 01de 114A     		ldr	r2, .L15+28
 556 01e0 7B68     		ldr	r3, [r7, #4]
 557 01e2 1364     		str	r3, [r2, #64]
 125:./BSP/Hardware/Src/sdram.c **** 
 126:./BSP/Hardware/Src/sdram.c ****   /* Deinitialize the stream for new transfer */
 127:./BSP/Hardware/Src/sdram.c ****   (void)HAL_MDMA_DeInit(&mdma_handle);
 558              		.loc 1 127 9
 559 01e4 0F48     		ldr	r0, .L15+28
 560 01e6 FFF7FEFF 		bl	HAL_MDMA_DeInit
ARM GAS  /tmp/cccxx4Tc.s 			page 13


 128:./BSP/Hardware/Src/sdram.c **** 
 129:./BSP/Hardware/Src/sdram.c ****   /* Configure the MDMA stream */
 130:./BSP/Hardware/Src/sdram.c ****   (void)HAL_MDMA_Init(&mdma_handle);
 561              		.loc 1 130 9
 562 01ea 0E48     		ldr	r0, .L15+28
 563 01ec FFF7FEFF 		bl	HAL_MDMA_Init
 131:./BSP/Hardware/Src/sdram.c **** 
 132:./BSP/Hardware/Src/sdram.c ****   /* NVIC configuration for DMA transfer complete interrupt */
 133:./BSP/Hardware/Src/sdram.c ****   HAL_NVIC_SetPriority(MDMA_IRQn, 15U, 0);
 564              		.loc 1 133 3
 565 01f0 0022     		movs	r2, #0
 566 01f2 0F21     		movs	r1, #15
 567 01f4 7A20     		movs	r0, #122
 568 01f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 134:./BSP/Hardware/Src/sdram.c ****   HAL_NVIC_EnableIRQ(MDMA_IRQn);
 569              		.loc 1 134 3
 570 01fa 7A20     		movs	r0, #122
 571 01fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 135:./BSP/Hardware/Src/sdram.c **** }...
 572              		.loc 1 135 1
 573 0200 00BF     		nop
 574 0202 4037     		adds	r7, r7, #64
 575              	.LCFI21:
 576              		.cfi_def_cfa_offset 8
 577 0204 BD46     		mov	sp, r7
 578              	.LCFI22:
 579              		.cfi_def_cfa_register 13
 580              		@ sp needed
 581 0206 80BD     		pop	{r7, pc}
 582              	.L16:
 583              		.align	2
 584              	.L15:
 585 0208 00440258 		.word	1476543488
 586 020c 000C0258 		.word	1476529152
 587 0210 00100258 		.word	1476530176
 588 0214 00140258 		.word	1476531200
 589 0218 00180258 		.word	1476532224
 590 021c 001C0258 		.word	1476533248
 591 0220 00200258 		.word	1476534272
 592 0224 00000000 		.word	mdma_handle.16667
 593 0228 40000052 		.word	1375731776
 594              		.cfi_endproc
 595              	.LFE341:
 597              		.section	.bss.mdma_handle.16667,"aw",%nobits
 598              		.align	2
 601              	mdma_handle.16667:
 602 0000 00000000 		.space	108
 602      00000000 
 602      00000000 
 602      00000000 
 602      00000000 
 603              		.text
 604              	.Letext0:
 605              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 606              		.file 3 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 607              		.file 4 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 608              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
ARM GAS  /tmp/cccxx4Tc.s 			page 14


 609              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 610              		.file 7 "/usr/include/newlib/sys/_types.h"
 611              		.file 8 "/usr/include/newlib/sys/reent.h"
 612              		.file 9 "/usr/include/newlib/sys/lock.h"
 613              		.file 10 "/usr/include/newlib/math.h"
 614              		.file 11 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 615              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 616              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 617              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 618              		.file 15 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 619              		.file 16 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 620              		.file 17 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 621              		.file 18 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 622              		.file 19 "/usr/include/newlib/stdlib.h"
 623              		.file 20 "./BSP/Hardware/Src/../../Components/Inc/lcd.h"
 624              		.file 21 "./BSP/Hardware/Src/../../Components/Inc/../../Hardware/Inc/sdram.h"
ARM GAS  /tmp/cccxx4Tc.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sdram.c
     /tmp/cccxx4Tc.s:17     .text.SDRAM_object_Init:0000000000000000 $t
     /tmp/cccxx4Tc.s:25     .text.SDRAM_object_Init:0000000000000000 SDRAM_object_Init
     /tmp/cccxx4Tc.s:91     .text.SDRAM_object_Init:0000000000000044 $d
     /tmp/cccxx4Tc.s:108    .text.SDRAM_Init:0000000000000000 SDRAM_Init
     /tmp/cccxx4Tc.s:236    .text.SDRAM_Write_Command:0000000000000000 SDRAM_Write_Command
     /tmp/cccxx4Tc.s:97     .rodata:0000000000000000 $d
     /tmp/cccxx4Tc.s:101    .text.SDRAM_Init:0000000000000000 $t
     /tmp/cccxx4Tc.s:224    .text.SDRAM_Init:0000000000000088 $d
     /tmp/cccxx4Tc.s:229    .text.SDRAM_Write_Command:0000000000000000 $t
     /tmp/cccxx4Tc.s:297    .text.SDRAM_Write_Command:000000000000004c $d
     /tmp/cccxx4Tc.s:302    .text.HAL_SDRAM_MspInit:0000000000000000 $t
     /tmp/cccxx4Tc.s:309    .text.HAL_SDRAM_MspInit:0000000000000000 HAL_SDRAM_MspInit
     /tmp/cccxx4Tc.s:585    .text.HAL_SDRAM_MspInit:0000000000000208 $d
     /tmp/cccxx4Tc.s:601    .bss.mdma_handle.16667:0000000000000000 mdma_handle.16667
     /tmp/cccxx4Tc.s:598    .bss.mdma_handle.16667:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SDRAM_Init
Error_Handler
HAL_SDRAM_SendCommand
HAL_GPIO_Init
HAL_MDMA_DeInit
HAL_MDMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
