// Seed: 1755216746
module module_0 (
    input tri id_0
);
  tri1 id_2;
  wand id_3 = id_2;
  wire id_4;
  module_2();
  supply1 id_5 = 1;
  wand id_6 = {1{(id_3)}};
  specify
    (id_7 => id_8) = 1;
  endspecify
endmodule
module module_1 (
    input wor id_0
);
  assign id_2[1] = id_0;
  wire id_4;
  module_0(
      id_0
  );
  assign id_4 = id_4;
endmodule
module module_2;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6
);
  assign module_3[1 : 1'b0] = 1;
  module_2();
endmodule
