// Seed: 33675370
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5
);
  supply0 id_7, id_8;
  assign module_2.id_11 = 0;
  assign id_3 = id_8;
endmodule
program module_1 (
    input  wire id_0,
    output tri0 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output wire id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wor id_6,
    id_16,
    id_17,
    output tri0 id_7,
    input tri id_8,
    input wand id_9,
    output tri id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input logic id_14
);
  wire id_18;
  wire id_19;
  assign id_17 = id_14;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_2,
      id_0,
      id_3
  );
  initial id_17 <= 1'b0;
endmodule
