<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p290" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_290{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_290{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_290{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_290{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_290{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_290{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_290{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t8_290{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_290{left:69px;bottom:999px;}
#ta_290{left:95px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_290{left:95px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_290{left:95px;bottom:969px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#td_290{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_290{left:95px;bottom:935px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tf_290{left:95px;bottom:918px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#tg_290{left:95px;bottom:901px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#th_290{left:69px;bottom:875px;}
#ti_290{left:95px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_290{left:95px;bottom:862px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tk_290{left:95px;bottom:845px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tl_290{left:95px;bottom:828px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tm_290{left:95px;bottom:811px;letter-spacing:-0.14px;}
#tn_290{left:95px;bottom:787px;}
#to_290{left:121px;bottom:787px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#tp_290{left:121px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_290{left:95px;bottom:745px;}
#tr_290{left:121px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_290{left:121px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_290{left:69px;bottom:670px;letter-spacing:0.14px;}
#tu_290{left:151px;bottom:670px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_290{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tw_290{left:69px;bottom:629px;letter-spacing:-0.17px;word-spacing:-0.75px;}
#tx_290{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_290{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_290{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_290{left:69px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t11_290{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_290{left:69px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_290{left:69px;bottom:470px;letter-spacing:0.13px;}
#t14_290{left:151px;bottom:470px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_290{left:150px;bottom:449px;letter-spacing:0.18px;}
#t16_290{left:69px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_290{left:69px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_290{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_290{left:69px;bottom:374px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1a_290{left:69px;bottom:357px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t1b_290{left:69px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#t1c_290{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1d_290{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_290{left:69px;bottom:283px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1f_290{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_290{left:69px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_290{left:69px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t1i_290{left:69px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1j_290{left:69px;bottom:183px;letter-spacing:-0.15px;}
#t1k_290{left:172px;bottom:183px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1l_290{left:261px;bottom:183px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1m_290{left:260px;bottom:159px;letter-spacing:-0.1px;word-spacing:-0.35px;}
#t1n_290{left:69px;bottom:134px;letter-spacing:-0.16px;}
#t1o_290{left:172px;bottom:134px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1p_290{left:69px;bottom:110px;letter-spacing:-0.14px;}
#t1q_290{left:172px;bottom:110px;letter-spacing:-0.15px;word-spacing:-0.37px;}

.s1_290{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_290{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_290{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_290{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_290{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_290{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts290" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg290Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg290" style="-webkit-user-select: none;"><object width="935" height="1210" data="290/290.svg" type="image/svg+xml" id="pdf290" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_290" class="t s1_290">11-22 </span><span id="t2_290" class="t s1_290">Vol. 1 </span>
<span id="t3_290" class="t s2_290">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_290" class="t s3_290">11.6.7 </span><span id="t5_290" class="t s3_290">Interaction of Intel® SSE and SSE2 Instructions with x87 FPU and MMX Instructions </span>
<span id="t6_290" class="t s4_290">The XMM registers and the x87 FPU and MMX registers represent separate execution environments, which has </span>
<span id="t7_290" class="t s4_290">certain ramifications when executing Intel SSE, SSE2, MMX, and x87 FPU instructions in the same code module or </span>
<span id="t8_290" class="t s4_290">when mixing code modules that contain these instructions: </span>
<span id="t9_290" class="t s5_290">• </span><span id="ta_290" class="t s4_290">Those Intel SSE and SSE2 instructions that operate only on XMM registers (such as the packed and scalar </span>
<span id="tb_290" class="t s4_290">floating-point instructions and the 128-bit SIMD integer instructions) in the same instruction stream with 64- </span>
<span id="tc_290" class="t s4_290">bit SIMD integer or x87 FPU instructions without any restrictions. For example, an application can perform the </span>
<span id="td_290" class="t s4_290">majority of its floating-point computations in the XMM registers, using the packed and scalar floating-point </span>
<span id="te_290" class="t s4_290">instructions, and at the same time use the x87 FPU to perform trigonometric and other transcendental compu- </span>
<span id="tf_290" class="t s4_290">tations. Likewise, an application can perform packed 64-bit and 128-bit SIMD integer operations together </span>
<span id="tg_290" class="t s4_290">without restrictions. </span>
<span id="th_290" class="t s5_290">• </span><span id="ti_290" class="t s4_290">Those Intel SSE and SSE2 instructions that operate on MMX registers (such as the CVTPS2PI, CVTTPS2PI, </span>
<span id="tj_290" class="t s4_290">CVTPI2PS, CVTPD2PI, CVTTPD2PI, CVTPI2PD, MOVDQ2Q, MOVQ2DQ, PADDQ, and PSUBQ instructions) can </span>
<span id="tk_290" class="t s4_290">also be executed in the same instruction stream as 64-bit SIMD integer or x87 FPU instructions, however, here </span>
<span id="tl_290" class="t s4_290">they are subject to the restrictions on the simultaneous use of MMX technology and x87 FPU instructions, which </span>
<span id="tm_290" class="t s4_290">include: </span>
<span id="tn_290" class="t s4_290">— </span><span id="to_290" class="t s4_290">Transition from x87 FPU to MMX technology instructions or to Intel SSE or SSE2 instructions that operate on </span>
<span id="tp_290" class="t s4_290">MMX registers should be preceded by saving the state of the x87 FPU. </span>
<span id="tq_290" class="t s4_290">— </span><span id="tr_290" class="t s4_290">Transition from MMX technology instructions or from Intel SSE or SSE2 instructions that operate on MMX </span>
<span id="ts_290" class="t s4_290">registers to x87 FPU instructions should be preceded by execution of the EMMS instruction. </span>
<span id="tt_290" class="t s3_290">11.6.8 </span><span id="tu_290" class="t s3_290">Compatibility of SIMD and x87 FPU Floating-Point Data Types </span>
<span id="tv_290" class="t s4_290">Intel SSE and SSE2 instructions operate on the same single precision and double precision floating-point data types </span>
<span id="tw_290" class="t s4_290">that the x87 FPU operates on. However, when operating on these data types, Intel SSE and SSE2 operate on them </span>
<span id="tx_290" class="t s4_290">in their native format (single precision or double precision), in contrast to the x87 FPU which extends them to </span>
<span id="ty_290" class="t s4_290">double extended precision floating-point format to perform computations and then rounds the result back to a </span>
<span id="tz_290" class="t s4_290">single precision or double precision format before writing results to memory. Because the x87 FPU operates on a </span>
<span id="t10_290" class="t s4_290">higher precision format and then rounds the result to a lower precision format, it may return a slightly different </span>
<span id="t11_290" class="t s4_290">result when performing the same operation on the same single precision or double precision floating-point values </span>
<span id="t12_290" class="t s4_290">than is returned by Intel SSE and SSE2. The difference occurs only in the least-significant bits of the significand. </span>
<span id="t13_290" class="t s3_290">11.6.9 </span><span id="t14_290" class="t s3_290">Mixing Packed and Scalar Floating-Point and 128-Bit SIMD Integer Instructions and </span>
<span id="t15_290" class="t s3_290">Data </span>
<span id="t16_290" class="t s4_290">Intel SSE and SSE2 define typed operations on packed and scalar floating-point data types and on 128-bit SIMD </span>
<span id="t17_290" class="t s4_290">integer data types, but IA-32 processors do not enforce this typing at the architectural level. They only enforce it </span>
<span id="t18_290" class="t s4_290">at the microarchitectural level. Therefore, when a Pentium 4 or Intel Xeon processor loads a packed or scalar </span>
<span id="t19_290" class="t s4_290">floating-point operand or a 128-bit packed integer operand from memory into an XMM register, it does not check </span>
<span id="t1a_290" class="t s4_290">that the actual data being loaded matches the data type specified in the instruction. Likewise, when the processor </span>
<span id="t1b_290" class="t s4_290">performs an arithmetic operation on the data in an XMM register, it does not check that the data being operated on </span>
<span id="t1c_290" class="t s4_290">matches the data type specified in the instruction. </span>
<span id="t1d_290" class="t s4_290">As a general rule, because data typing of SIMD floating-point and integer data types is not enforced at the archi- </span>
<span id="t1e_290" class="t s4_290">tectural level, it is the responsibility of the programmer, assembler, or compiler to ensure that code enforces data </span>
<span id="t1f_290" class="t s4_290">typing. Failure to enforce correct data typing can lead to computations that return unexpected results. </span>
<span id="t1g_290" class="t s4_290">For example, in the following code sample, two packed single precision floating-point operands are moved from </span>
<span id="t1h_290" class="t s4_290">memory into XMM registers (using MOVAPS instructions); then a double precision packed add operation (using the </span>
<span id="t1i_290" class="t s4_290">ADDPD instruction) is performed on the operands: </span>
<span id="t1j_290" class="t s6_290">movaps </span><span id="t1k_290" class="t s6_290">xmm0, [eax] </span><span id="t1l_290" class="t s6_290">; EAX register contains pointer to packed </span>
<span id="t1m_290" class="t s6_290">; single precision floating-point operand </span>
<span id="t1n_290" class="t s6_290">movaps </span><span id="t1o_290" class="t s6_290">xmm1, [ebx] </span>
<span id="t1p_290" class="t s6_290">addpd </span><span id="t1q_290" class="t s6_290">xmm0, xmm1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
