<html><body><samp><pre>
<!@TC:1653319934>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: IF11R205-11

# Mon May 23 18:32:12 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653319942> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653319942> | Running in 64-bit mode 
@N: : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:5:7:5:14:@N::@XP_MSG">JM2.vhd(5)</a><!@TM:1653319942> | Top entity is set to TOP_CNT.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:5:7:5:14:@N:CD630:@XP_MSG">JM2.vhd(5)</a><!@TM:1653319942> | Synthesizing work.top_cnt.struct.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\JM2.vhd:16:7:16:8:@W:CD638:@XP_MSG">JM2.vhd(16)</a><!@TM:1653319942> | Signal c is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:5:7:5:13:@N:CD630:@XP_MSG">cntr136.vhd(5)</a><!@TM:1653319942> | Synthesizing work.cnt136.rtl.
Post processing for work.cnt136.rtl
Running optimization stage 1 on CNT136 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr136.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_A[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr136.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:5:7:5:12:@N:CD630:@XP_MSG">cntr49.vhd(5)</a><!@TM:1653319942> | Synthesizing work.cnt49.rtl.
Post processing for work.cnt49.rtl
Running optimization stage 1 on CNT49 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr49.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_A[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr49.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:5:7:5:12:@N:CD630:@XP_MSG">cntr19.vhd(5)</a><!@TM:1653319942> | Synthesizing work.cnt19.rtl.
Post processing for work.cnt19.rtl
Running optimization stage 1 on CNT19 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr19.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_A[4:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:CL113:@XP_MSG">cntr19.vhd(20)</a><!@TM:1653319942> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.top_cnt.struct
Running optimization stage 1 on TOP_CNT .......
Running optimization stage 2 on CNT19 .......
Running optimization stage 2 on CNT49 .......
Running optimization stage 2 on CNT136 .......
Running optimization stage 2 on TOP_CNT .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 23 18:32:18 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653319942> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\jm2.vhd:5:7:5:14:@N:NF107:@XP_MSG">jm2.vhd(5)</a><!@TM:1653319942> | Selected library: work cell: TOP_CNT view struct as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\jm2.vhd:5:7:5:14:@N:NF107:@XP_MSG">jm2.vhd(5)</a><!@TM:1653319942> | Selected library: work cell: TOP_CNT view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 23 18:32:19 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 23 18:32:20 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653319934>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653319946> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\jm2.vhd:5:7:5:14:@N:NF107:@XP_MSG">jm2.vhd(5)</a><!@TM:1653319946> | Selected library: work cell: TOP_CNT view struct as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\jm2.vhd:5:7:5:14:@N:NF107:@XP_MSG">jm2.vhd(5)</a><!@TM:1653319946> | Selected library: work cell: TOP_CNT view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 23 18:32:24 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653319934>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653319934>
# Mon May 23 18:32:26 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1653319964> | No constraint file specified. 
@L: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1_scck.rpt 
See clock summary report "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1653319964> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653319964> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653319964> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@N:BN362:@XP_MSG">cntr136.vhd(20)</a><!@TM:1653319964> | Removing sequential instance CNT_C (in view: work.CNT136(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:MT462:@XP_MSG">cntr49.vhd(20)</a><!@TM:1653319964> | Net CNT_2.CNT_C appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1653319964> | Incompatible asynchronous control logic preventing generated clock conversion. 

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1653319964> | Applying syn_allowed_resources blockrams=12 on top level netlist TOP_CNT  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                           Requested     Requested     Clock                            Clock                     Clock
Level     Clock                           Frequency     Period        Type                             Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                          542.3 MHz     1.844         system                           system_clkgroup           8    
                                                                                                                                      
0 -       TOP_CNT|CLK_I                   1.0 MHz       1000.000      inferred                         Autoconstr_clkgroup_0     8    
1 .         CNT19|CNT_C_derived_clock     1.0 MHz       1000.000      derived (from TOP_CNT|CLK_I)     Autoconstr_clkgroup_0     7    
======================================================================================================================================



Clock Load Summary
***********************

                              Clock     Source                      Clock Pin              Non-clock Pin     Non-clock Pin
Clock                         Load      Pin                         Seq Example            Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------
System                        8         -                           CNT_3.CNT_A[7:0].C     -                 -            
                                                                                                                          
TOP_CNT|CLK_I                 8         CLK_I(port)                 RST_internal.C         -                 -            
CNT19|CNT_C_derived_clock     7         CNT_1.CNT_C.Q[0](dffse)     CNT_2.CNT_A[5:0].C     -                 -            
==========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@W:MT531:@XP_MSG">cntr136.vhd(20)</a><!@TM:1653319964> | Found signal identified as System clock which controls 8 sequential elements including CNT_3.CNT_A[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr19.vhd:20:2:20:4:@W:MT529:@XP_MSG">cntr19.vhd(20)</a><!@TM:1653319964> | Found inferred clock TOP_CNT|CLK_I which controls 8 sequential elements including CNT_1.CNT_A[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 instances converted, 15 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_prem.srm@|S:CLK_I@|E:CNT_CO@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       CLK_I               port                   8          CNT_CO         
=======================================================================================
============================================================== Gated/Generated Clocks ==============================================================
Clock Tree ID     Driving Element      Drive Element Type     Unconverted Fanout     Sample Instance      Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_prem.srm@|S:CNT_2.CNT_C.Q[0]@|E:CNT_3.CNT_A[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       CNT_2.CNT_C.Q[0]     dffre                  8                      CNT_3.CNT_A[7:0]     Clock source is invalid for GCC           
<a href="@|L:E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_prem.srm@|S:CNT_1.CNT_C.Q[0]@|E:CNT_2.CNT_C@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       CNT_1.CNT_C.Q[0]     dffse                  7                      CNT_2.CNT_C          Derived clock on input (not legal for GCC)
====================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1653319964> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:02s; Memory used current: 87MB peak: 173MB)

Process took 0h:00m:14s realtime, 0h:00m:02s cputime
# Mon May 23 18:32:41 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653319934>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653319934>
# Mon May 23 18:32:44 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: IF11R205-11

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1653319976> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653319976> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653319976> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr49.vhd:20:2:20:4:@W:MT462:@XP_MSG">cntr49.vhd(20)</a><!@TM:1653319976> | Net C2 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1653319976> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr136.vhd:20:2:20:4:@N:MO231:@XP_MSG">cntr136.vhd(20)</a><!@TM:1653319976> | Found counter in view:work.TOP_CNT(struct) instance CNT_3.CNT_A[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\lab4\4 laboras\cntr19.vhd:20:2:20:4:@N:MO231:@XP_MSG">cntr19.vhd(20)</a><!@TM:1653319976> | Found counter in view:work.CNT19(rtl) instance CNT_A[4:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.38ns		  28 /        23
   2		0h:00m:01s		    -1.38ns		  28 /        23

   3		0h:00m:02s		    -1.42ns		  30 /        23


   4		0h:00m:02s		    -1.42ns		  30 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1653319976> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 175MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 176MB)

Writing Analyst data base E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 176MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1653319976> | Writing EDF file: E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1653319976> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 180MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 181MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1653319976> | Found inferred clock TOP_CNT|CLK_I with period 3.66ns. Please declare a user-defined clock on port CLK_I.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1653319976> | Found clock CNT19|CNT_C_derived_clock with period 3.66ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon May 23 18:32:52 2022
#


Top view:               TOP_CNT
Requested Frequency:    273.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1653319976> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1653319976> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.685

                              Requested     Estimated     Requested     Estimated                Clock                            Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type                             Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------
CNT19|CNT_C_derived_clock     273.5 MHz     435.7 MHz     3.656         2.295         2.294      derived (from TOP_CNT|CLK_I)     Autoconstr_clkgroup_0
TOP_CNT|CLK_I                 273.5 MHz     232.5 MHz     3.656         4.302         -0.645     inferred                         Autoconstr_clkgroup_0
System                        257.5 MHz     218.9 MHz     3.884         4.569         -0.685     system                           system_clkgroup      
=======================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  3.884       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
System                     TOP_CNT|CLK_I              |  3.656       1.596   |  No paths    -      |  No paths    -      |  No paths    -    
TOP_CNT|CLK_I              TOP_CNT|CLK_I              |  3.656       -0.645  |  No paths    -      |  No paths    -      |  No paths    -    
CNT19|CNT_C_derived_clock  TOP_CNT|CLK_I              |  3.656       2.294   |  No paths    -      |  No paths    -      |  No paths    -    
CNT19|CNT_C_derived_clock  CNT19|CNT_C_derived_clock  |  3.656       2.722   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CNT19|CNT_C_derived_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                         Arrival          
Instance           Reference                     Type        Pin     Net            Time        Slack
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
CNT_2.CNT_A[1]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_2_O[1]     1.091       2.294
CNT_2.CNT_A[3]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_2_O[3]     1.075       2.310
CNT_2.CNT_A[2]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[2]       1.067       2.746
CNT_2.CNT_A[4]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[4]       1.035       2.779
CNT_2.CNT_A[5]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[5]       0.994       2.819
CNT_2.CNT_A[0]     CNT19|CNT_C_derived_clock     FD1P3DX     Q       CNT_A[0]       1.091       3.549
CNT_2.CNT_C        CNT19|CNT_C_derived_clock     FD1S3DX     Q       C2             1.116       5.172
=====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                              Required          
Instance           Reference                     Type         Pin     Net                Time         Slack
                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------
CNT_CO_0io         CNT19|CNT_C_derived_clock     OFS1P3DX     D       un14_cnt_3_o       3.564        2.294
RST_internal       CNT19|CNT_C_derived_clock     FD1S3BX      D       un14_cnt_3_o       3.564        2.294
CNT_2.CNT_C        CNT19|CNT_C_derived_clock     FD1S3DX      D       N_67_0             6.702        2.722
CNT_2.CNT_A[4]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[4]         6.702        3.477
CNT_2.CNT_A[5]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[5]         6.702        3.477
CNT_2.CNT_A[0]     CNT19|CNT_C_derived_clock     FD1P3DX      D       CNT_A_4[0]         6.702        4.369
CNT_2.CNT_A[1]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[1]     6.702        5.196
CNT_2.CNT_A[2]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[2]     6.702        5.196
CNT_2.CNT_A[3]     CNT19|CNT_C_derived_clock     FD1P3DX      D       un4_cnt_a_1[3]     6.702        5.196
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srs:fp:30528:31050:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.656
    - Setup time:                            0.092
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.564

    - Propagation time:                      1.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.294

    Number of logic level(s):                1
    Starting point:                          CNT_2.CNT_A[1] / Q
    Ending point:                            CNT_CO_0io / D
    The start point is clocked by            CNT19|CNT_C_derived_clock [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin SCLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
CNT_2.CNT_A[1]         FD1P3DX      Q        Out     1.091     1.091 r     -         
CNT_2_O[1]             Net          -        -       -         -           7         
CNT_1.un14_cnt_3_o     ORCALUT4     B        In      0.000     1.091 r     -         
CNT_1.un14_cnt_3_o     ORCALUT4     Z        Out     0.179     1.271 r     -         
un14_cnt_3_o           Net          -        -       -         -           2         
CNT_CO_0io             OFS1P3DX     D        In      0.000     1.271 r     -         
=====================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: TOP_CNT|CLK_I</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                             Arrival           
Instance           Reference         Type        Pin     Net            Time        Slack 
                   Clock                                                                  
------------------------------------------------------------------------------------------
CNT_1.CNT_A[2]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_1_O[2]     1.035       -0.645
CNT_1.CNT_A[1]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[1]       0.994       -0.605
CNT_1.CNT_A[3]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[3]       0.994       -0.605
CNT_1.CNT_A[4]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[4]       0.994       -0.605
CNT_1.CNT_A[0]     TOP_CNT|CLK_I     FD1P3DX     Q       CNT_A[0]       0.929       0.433 
==========================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                Required           
Instance           Reference         Type         Pin     Net              Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
CNT_1.CNT_A[3]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_s[3]       3.725        -0.645
CNT_1.CNT_A[4]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_s[4]       3.725        -0.645
CNT_1.CNT_A[1]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_s[1]       3.725        -0.572
CNT_1.CNT_A[2]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_s[2]       3.725        -0.572
CNT_1.CNT_C        TOP_CNT|CLK_I     FD1P3BX      D       cnt_c2_0_0_i     3.046        0.842 
CNT_1.CNT_A[0]     TOP_CNT|CLK_I     FD1P3DX      D       CNT_A_s[0]       3.725        0.858 
CNT_CO_0io         TOP_CNT|CLK_I     OFS1P3DX     D       un14_cnt_3_o     3.564        1.596 
RST_internal       TOP_CNT|CLK_I     FD1S3BX      D       un14_cnt_3_o     3.564        1.596 
==============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srs:fp:34748:36128:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.656
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.725

    - Propagation time:                      4.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[2] / Q
    Ending point:                            CNT_1.CNT_A[4] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CNT_1.CNT_A[2]              FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_1_O[2]                  Net          -        -       -         -           4         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     C        In      0.000     1.035 r     -         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     Z        Out     0.973     2.008 f     -         
CNT_A                       Net          -        -       -         -           6         
CNT_1.CNT_A_cry_0[0]        CCU2B        A1       In      0.000     2.008 f     -         
CNT_1.CNT_A_cry_0[0]        CCU2B        COUT     Out     1.056     3.063 r     -         
CNT_A_cry[0]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]        CCU2B        CIN      In      0.000     3.063 r     -         
CNT_1.CNT_A_cry_0[1]        CCU2B        COUT     Out     0.073     3.136 r     -         
CNT_A_cry[2]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]        CCU2B        CIN      In      0.000     3.136 r     -         
CNT_1.CNT_A_cry_0[3]        CCU2B        S1       Out     1.234     4.370 r     -         
CNT_A_s[4]                  Net          -        -       -         -           1         
CNT_1.CNT_A[4]              FD1P3DX      D        In      0.000     4.370 r     -         
==========================================================================================


Path information for path number 2: 
      Requested Period:                      3.656
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.725

    - Propagation time:                      4.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[2] / Q
    Ending point:                            CNT_1.CNT_A[4] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CNT_1.CNT_A[2]              FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_1_O[2]                  Net          -        -       -         -           4         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     C        In      0.000     1.035 r     -         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     Z        Out     0.973     2.008 f     -         
CNT_A                       Net          -        -       -         -           6         
CNT_1.CNT_A_cry_0[0]        CCU2B        B0       In      0.000     2.008 f     -         
CNT_1.CNT_A_cry_0[0]        CCU2B        COUT     Out     1.056     3.063 r     -         
CNT_A_cry[0]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]        CCU2B        CIN      In      0.000     3.063 r     -         
CNT_1.CNT_A_cry_0[1]        CCU2B        COUT     Out     0.073     3.136 r     -         
CNT_A_cry[2]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]        CCU2B        CIN      In      0.000     3.136 r     -         
CNT_1.CNT_A_cry_0[3]        CCU2B        S1       Out     1.234     4.370 r     -         
CNT_A_s[4]                  Net          -        -       -         -           1         
CNT_1.CNT_A[4]              FD1P3DX      D        In      0.000     4.370 r     -         
==========================================================================================


Path information for path number 3: 
      Requested Period:                      3.656
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.725

    - Propagation time:                      4.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[2] / Q
    Ending point:                            CNT_1.CNT_A[3] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CNT_1.CNT_A[2]              FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_1_O[2]                  Net          -        -       -         -           4         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     C        In      0.000     1.035 r     -         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     Z        Out     0.973     2.008 f     -         
CNT_A                       Net          -        -       -         -           6         
CNT_1.CNT_A_cry_0[0]        CCU2B        A1       In      0.000     2.008 f     -         
CNT_1.CNT_A_cry_0[0]        CCU2B        COUT     Out     1.056     3.063 r     -         
CNT_A_cry[0]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]        CCU2B        CIN      In      0.000     3.063 r     -         
CNT_1.CNT_A_cry_0[1]        CCU2B        COUT     Out     0.073     3.136 r     -         
CNT_A_cry[2]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]        CCU2B        CIN      In      0.000     3.136 r     -         
CNT_1.CNT_A_cry_0[3]        CCU2B        S0       Out     1.234     4.370 r     -         
CNT_A_s[3]                  Net          -        -       -         -           1         
CNT_1.CNT_A[3]              FD1P3DX      D        In      0.000     4.370 r     -         
==========================================================================================


Path information for path number 4: 
      Requested Period:                      3.656
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.725

    - Propagation time:                      4.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[2] / Q
    Ending point:                            CNT_1.CNT_A[3] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CNT_1.CNT_A[2]              FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_1_O[2]                  Net          -        -       -         -           4         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     C        In      0.000     1.035 r     -         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     Z        Out     0.973     2.008 f     -         
CNT_A                       Net          -        -       -         -           6         
CNT_1.CNT_A_cry_0[0]        CCU2B        B0       In      0.000     2.008 f     -         
CNT_1.CNT_A_cry_0[0]        CCU2B        COUT     Out     1.056     3.063 r     -         
CNT_A_cry[0]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]        CCU2B        CIN      In      0.000     3.063 r     -         
CNT_1.CNT_A_cry_0[1]        CCU2B        COUT     Out     0.073     3.136 r     -         
CNT_A_cry[2]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]        CCU2B        CIN      In      0.000     3.136 r     -         
CNT_1.CNT_A_cry_0[3]        CCU2B        S0       Out     1.234     4.370 r     -         
CNT_A_s[3]                  Net          -        -       -         -           1         
CNT_1.CNT_A[3]              FD1P3DX      D        In      0.000     4.370 r     -         
==========================================================================================


Path information for path number 5: 
      Requested Period:                      3.656
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.725

    - Propagation time:                      4.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.605

    Number of logic level(s):                4
    Starting point:                          CNT_1.CNT_A[1] / Q
    Ending point:                            CNT_1.CNT_A[4] / D
    The start point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK
    The end   point is clocked by            TOP_CNT|CLK_I [rising] (rise=0.000 fall=1.828 period=3.656) on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CNT_1.CNT_A[1]              FD1P3DX      Q        Out     0.994     0.994 r     -         
CNT_A[1]                    Net          -        -       -         -           3         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     D        In      0.000     0.994 r     -         
CNT_1.op_lt\.cnt_a9lto4     ORCALUT4     Z        Out     0.973     1.967 f     -         
CNT_A                       Net          -        -       -         -           6         
CNT_1.CNT_A_cry_0[0]        CCU2B        A1       In      0.000     1.967 f     -         
CNT_1.CNT_A_cry_0[0]        CCU2B        COUT     Out     1.056     3.023 r     -         
CNT_A_cry[0]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[1]        CCU2B        CIN      In      0.000     3.023 r     -         
CNT_1.CNT_A_cry_0[1]        CCU2B        COUT     Out     0.073     3.096 r     -         
CNT_A_cry[2]                Net          -        -       -         -           1         
CNT_1.CNT_A_cry_0[3]        CCU2B        CIN      In      0.000     3.096 r     -         
CNT_1.CNT_A_cry_0[3]        CCU2B        S1       Out     1.234     4.330 r     -         
CNT_A_s[4]                  Net          -        -       -         -           1         
CNT_1.CNT_A[4]              FD1P3DX      D        In      0.000     4.330 r     -         
==========================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
CNT_3.CNT_A[0]     System        FD1P3DX     Q       CNT_3_O[0]     1.035       -0.685
CNT_3.CNT_A[1]     System        FD1P3DX     Q       CNT_3_O[1]     1.035       -0.612
CNT_3.CNT_A[2]     System        FD1P3DX     Q       CNT_A[2]       0.994       -0.572
CNT_3.CNT_A[3]     System        FD1P3DX     Q       CNT_A[3]       0.994       -0.499
CNT_3.CNT_A[4]     System        FD1P3DX     Q       CNT_A[4]       0.994       -0.499
CNT_3.CNT_A[5]     System        FD1P3DX     Q       CNT_A[5]       0.994       -0.426
CNT_3.CNT_A[6]     System        FD1P3DX     Q       CNT_A[6]       0.994       -0.426
CNT_3.CNT_A[7]     System        FD1P3DX     Q       CNT_A[7]       1.120       0.879 
======================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                            Required           
Instance           Reference     Type         Pin     Net              Time         Slack 
                   Clock                                                                  
------------------------------------------------------------------------------------------
CNT_3.CNT_A[7]     System        FD1P3DX      D       CNT_A_lm[7]      3.273        -0.685
CNT_3.CNT_A[5]     System        FD1P3DX      D       CNT_A_lm[5]      3.273        -0.612
CNT_3.CNT_A[6]     System        FD1P3DX      D       CNT_A_lm[6]      3.273        -0.612
CNT_3.CNT_A[3]     System        FD1P3DX      D       CNT_A_lm[3]      3.273        -0.539
CNT_3.CNT_A[4]     System        FD1P3DX      D       CNT_A_lm[4]      3.273        -0.539
CNT_3.CNT_A[1]     System        FD1P3DX      D       CNT_A_lm[1]      3.273        -0.466
CNT_3.CNT_A[2]     System        FD1P3DX      D       CNT_A_lm[2]      3.273        -0.466
CNT_3.CNT_A[0]     System        FD1P3DX      D       CNT_A_lm[0]      3.273        0.834 
CNT_CO_0io         System        OFS1P3DX     D       un14_cnt_3_o     3.564        1.596 
RST_internal       System        FD1S3BX      D       un14_cnt_3_o     3.564        1.596 
==========================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srr:srsfE:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\4 laboras\impl1\impl1.srs:fp:50539:52408:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.884
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.273

    - Propagation time:                      3.958
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.685

    Number of logic level(s):                6
    Starting point:                          CNT_3.CNT_A[0] / Q
    Ending point:                            CNT_3.CNT_A[7] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[0]           FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_3_O[0]               Net          -        -       -         -           4         
CNT_3.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.035 r     -         
CNT_3.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.090 r     -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.090 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.163 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.163 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.236 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.236 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        COUT     Out     0.073     2.309 r     -         
CNT_A_cry[6]             Net          -        -       -         -           1         
CNT_3.CNT_A_s_0[7]       CCU2B        CIN      In      0.000     2.309 r     -         
CNT_3.CNT_A_s_0[7]       CCU2B        S0       Out     1.234     3.543 r     -         
CNT_A_s[7]               Net          -        -       -         -           1         
CNT_3.CNT_A_RNO[7]       ORCALUT4     B        In      0.000     3.543 r     -         
CNT_3.CNT_A_RNO[7]       ORCALUT4     Z        Out     0.415     3.958 r     -         
CNT_A_lm[7]              Net          -        -       -         -           1         
CNT_3.CNT_A[7]           FD1P3DX      D        In      0.000     3.958 r     -         
=======================================================================================


Path information for path number 2: 
      Requested Period:                      3.884
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.273

    - Propagation time:                      3.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.612

    Number of logic level(s):                5
    Starting point:                          CNT_3.CNT_A[1] / Q
    Ending point:                            CNT_3.CNT_A[7] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[1]           FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_3_O[1]               Net          -        -       -         -           4         
CNT_3.CNT_A_cry_0[1]     CCU2B        A0       In      0.000     1.035 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     1.056     2.090 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.090 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.163 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.163 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        COUT     Out     0.073     2.236 r     -         
CNT_A_cry[6]             Net          -        -       -         -           1         
CNT_3.CNT_A_s_0[7]       CCU2B        CIN      In      0.000     2.236 r     -         
CNT_3.CNT_A_s_0[7]       CCU2B        S0       Out     1.234     3.470 r     -         
CNT_A_s[7]               Net          -        -       -         -           1         
CNT_3.CNT_A_RNO[7]       ORCALUT4     B        In      0.000     3.470 r     -         
CNT_3.CNT_A_RNO[7]       ORCALUT4     Z        Out     0.415     3.885 r     -         
CNT_A_lm[7]              Net          -        -       -         -           1         
CNT_3.CNT_A[7]           FD1P3DX      D        In      0.000     3.885 r     -         
=======================================================================================


Path information for path number 3: 
      Requested Period:                      3.884
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.273

    - Propagation time:                      3.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.612

    Number of logic level(s):                5
    Starting point:                          CNT_3.CNT_A[0] / Q
    Ending point:                            CNT_3.CNT_A[5] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[0]           FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_3_O[0]               Net          -        -       -         -           4         
CNT_3.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.035 r     -         
CNT_3.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.090 r     -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.090 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.163 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.163 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.236 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.236 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        S0       Out     1.234     3.470 r     -         
CNT_A_s[5]               Net          -        -       -         -           1         
CNT_3.CNT_A_lm_0[5]      ORCALUT4     B        In      0.000     3.470 r     -         
CNT_3.CNT_A_lm_0[5]      ORCALUT4     Z        Out     0.415     3.885 r     -         
CNT_A_lm[5]              Net          -        -       -         -           1         
CNT_3.CNT_A[5]           FD1P3DX      D        In      0.000     3.885 r     -         
=======================================================================================


Path information for path number 4: 
      Requested Period:                      3.884
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.273

    - Propagation time:                      3.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.612

    Number of logic level(s):                5
    Starting point:                          CNT_3.CNT_A[0] / Q
    Ending point:                            CNT_3.CNT_A[6] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[0]           FD1P3DX      Q        Out     1.035     1.035 r     -         
CNT_3_O[0]               Net          -        -       -         -           4         
CNT_3.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.035 r     -         
CNT_3.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.090 r     -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.090 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.163 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.163 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.236 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.236 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        S1       Out     1.234     3.470 r     -         
CNT_A_s[6]               Net          -        -       -         -           1         
CNT_3.CNT_A_lm_0[6]      ORCALUT4     B        In      0.000     3.470 r     -         
CNT_3.CNT_A_lm_0[6]      ORCALUT4     Z        Out     0.415     3.885 r     -         
CNT_A_lm[6]              Net          -        -       -         -           1         
CNT_3.CNT_A[6]           FD1P3DX      D        In      0.000     3.885 r     -         
=======================================================================================


Path information for path number 5: 
      Requested Period:                      3.884
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.273

    - Propagation time:                      3.844
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.572

    Number of logic level(s):                5
    Starting point:                          CNT_3.CNT_A[2] / Q
    Ending point:                            CNT_3.CNT_A[7] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[2]           FD1P3DX      Q        Out     0.994     0.994 r     -         
CNT_A[2]                 Net          -        -       -         -           3         
CNT_3.CNT_A_cry_0[1]     CCU2B        A1       In      0.000     0.994 r     -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     1.056     2.050 r     -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.050 r     -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.123 r     -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[5]     CCU2B        CIN      In      0.000     2.123 r     -         
CNT_3.CNT_A_cry_0[5]     CCU2B        COUT     Out     0.073     2.196 r     -         
CNT_A_cry[6]             Net          -        -       -         -           1         
CNT_3.CNT_A_s_0[7]       CCU2B        CIN      In      0.000     2.196 r     -         
CNT_3.CNT_A_s_0[7]       CCU2B        S0       Out     1.234     3.430 r     -         
CNT_A_s[7]               Net          -        -       -         -           1         
CNT_3.CNT_A_RNO[7]       ORCALUT4     B        In      0.000     3.430 r     -         
CNT_3.CNT_A_RNO[7]       ORCALUT4     Z        Out     0.415     3.844 r     -         
CNT_A_lm[7]              Net          -        -       -         -           1         
CNT_3.CNT_A[7]           FD1P3DX      D        In      0.000     3.844 r     -         
=======================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 181MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report</a>
Part: lfxp2_8e-6

Register bits: 23 of 8352 (0%)
PIC Latch:       0
I/O cells:       4


Details:
CCU2B:          8
FD1P3BX:        1
FD1P3DX:        19
FD1S3BX:        1
FD1S3DX:        1
GSR:            1
IB:             3
INV:            1
OB:             1
OFS1P3DX:       1
ORCALUT4:       30
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 64MB peak: 181MB)

Process took 0h:00m:09s realtime, 0h:00m:04s cputime
# Mon May 23 18:32:54 2022

###########################################################]

</pre></samp></body></html>
