[1]COLLCONF_0.Reset	COLLCONF_0.DataOut
IPGR2_0.DataOut	IPGR2Out
MIISTATUSOut	DataOut
[1]MODER_2.DataIn	MODER_2.DataOut
[1]UpdateMIIRX_DATAReg	[1]MIIRX_DATA_Wr
MODER_2.DataOut	MODEROut
TXCTRL_0.DataOut	TXCTRLOut
MAC_ADDR1_0.DataOut	MAC_ADDR1Out
irq_txc	INT_SOURCEOut
irq_busy	INT_SOURCEOut
CTRLMODER_0.DataOut	CTRLMODEROut
MODER_1.DataOut	MODEROut
[1]Prsd	[1]MIIRX_DATA.DataIn
MIICOMMANDOut	DataOut
[1]MIIADDRESS_Sel	[1]MIIADDRESS_Wr
[1]RXHASH1_0.SyncReset	RXHASH1_0.DataOut
[1]MAC_ADDR0_0.SyncReset	MAC_ADDR0_0.DataOut
[1]MIIRX_DATA.Reset	MIIRX_DATA.DataOut
[1]MAC_ADDR0_0.DataIn	MAC_ADDR0_0.DataOut
[1]MODER_1.Write	MODER_1.DataOut
[1]MIICOMMAND_Sel	[1]MIICOMMAND_Wr
[1]MIIMODER_0.Write	MIIMODER_0.DataOut
[1]RXHASH0_0.SyncReset	RXHASH0_0.DataOut
[1]HASH0_Sel	[1]HASH0_Wr
IPv4_L1_0.DataOut	IPv4_L1_out
[1]IPv4_L1_Sel	[1]IPv4_L1_Wr
[1]MAC_ADDR1_1.Reset	MAC_ADDR1_1.DataOut
[1]MIITX_DATA_Sel	[1]MIITX_DATA_Wr
[1]INT_SOURCE_Sel	[1]INT_SOURCE_Wr
MIIADDRESSOut	DataOut
[1]MIICOMMAND1.Reset	MIICOMMAND1.DataOut
[1]MIICOMMAND0.SyncReset	MIICOMMAND0.DataOut
[1]IPGR2_0.Write	IPGR2_0.DataOut
[1]MAC_ADDR1_Sel	[1]MAC_ADDR1_Wr
[1]COLLCONF_Wr	[1]COLLCONF_0.Write
[1]COLLCONF_Wr	[1]COLLCONF_2.Write
PACKETLEN_3.DataOut	PACKETLENOut
IPGR1_0.DataOut	IPGR1Out
[1]MIITX_DATA_1.SyncReset	MIITX_DATA_1.DataOut
INT_MASK_0.DataOut	INT_MASKOut
COLLCONFOut	DataOut
[1]IPv4_L1_1.SyncReset	IPv4_L1_1.DataOut
[1]MIICOMMAND_Wr	[1]MIICOMMAND2.Write
[1]MIICOMMAND_Wr	[1]MIICOMMAND0.Write
[1]MIICOMMAND_Wr	[1]MIICOMMAND1.Write
[1]MIICOMMAND2.Reset	MIICOMMAND2.DataOut
INT_MASKOut	DataOut
[1]IPv4_L1_2.DataIn	IPv4_L1_2.DataOut
[1]RXHASH1_3.SyncReset	RXHASH1_3.DataOut
[1]TX_BD_NUM_0.SyncReset	TX_BD_NUM_0.DataOut
[1]MAC_ADDR0_1.Write	MAC_ADDR0_1.DataOut
[1]PACKETLEN_3.Write	PACKETLEN_3.DataOut
[1]MODER_0.SyncReset	MODER_0.DataOut
[1]MIICOMMAND2.Write	MIICOMMAND2.DataOut
[1]MIICOMMAND0.DataIn	MIICOMMAND0.DataOut
[1]MODER_2.Write	MODER_2.DataOut
[1]TXCTRL_0.Write	TXCTRL_0.DataOut
[1]Reset	[1]COLLCONF_0.Reset
[1]Reset	[1]PACKETLEN_0.Reset
[1]Reset	irq_busy
[1]Reset	[1]TXCTRL_0.Reset
[1]Reset	[1]MIITX_DATA_1.Reset
[1]Reset	[1]MAC_ADDR1_0.Reset
[1]Reset	[1]RXHASH0_0.Reset
[1]Reset	[1]COLLCONF_2.Reset
[1]Reset	irq_txc
[1]Reset	[1]IPv4_L1_2.Reset
[1]Reset	irq_txe
[1]Reset	[1]MIIRX_DATA.Reset
[1]Reset	[1]TX_BD_NUM_0.Reset
[1]Reset	[1]MAC_ADDR0_0.Reset
[1]Reset	[1]IPv4_L1_1.Reset
[1]Reset	[1]MAC_ADDR0_1.Reset
[1]Reset	[1]RXHASH1_1.Reset
[1]Reset	[1]MAC_ADDR1_1.Reset
[1]Reset	[1]MIIMODER_0.Reset
[1]Reset	[1]MIICOMMAND1.Reset
[1]Reset	[1]MODER_0.Reset
[1]Reset	[1]MAC_ADDR0_3.Reset
[1]Reset	[1]IPv4_L1_0.Reset
[1]Reset	[1]MIIADDRESS_0.Reset
[1]Reset	[1]RXHASH1_3.Reset
[1]Reset	[1]CTRLMODER_0.Reset
[1]Reset	[1]MAC_ADDR0_2.Reset
[1]Reset	irq_rxe
[1]Reset	irq_rxb
[1]Reset	irq_rxc
[1]Reset	[1]MIICOMMAND2.Reset
[1]Reset	[1]MIICOMMAND0.Reset
[1]Reset	[1]RXHASH1_0.Reset
[1]Reset	[1]RXHASH1_2.Reset
[1]Reset	[1]IPv4_L1_3.Reset
[1]Reset	[1]RXHASH0_1.Reset
[1]Reset	[1]MODER_1.Reset
[1]Reset	[1]IPGT_0.Reset
[1]Reset	[1]IPGR1_0.Reset
[1]Reset	[1]PACKETLEN_2.Reset
[1]Reset	[1]RXHASH0_2.Reset
[1]Reset	[1]TXCTRL_2.Reset
[1]Reset	[1]PACKETLEN_3.Reset
[1]Reset	irq_txb
[1]Reset	[1]INT_MASK_0.Reset
[1]Reset	[1]TXCTRL_1.Reset
[1]Reset	[1]PACKETLEN_1.Reset
[1]Reset	[1]RXHASH0_3.Reset
[1]Reset	[1]MIIMODER_1.Reset
[1]Reset	[1]MODER_2.Reset
[1]Reset	[1]IPGR2_0.Reset
[1]Reset	[1]MIITX_DATA_0.Reset
[1]Reset	[1]MIIADDRESS_1.Reset
MIIMODEROut	DataOut
CTRLMODEROut	DataOut
[1]RXHASH1_1.Write	RXHASH1_1.DataOut
[1]HASH0_Wr	[1]RXHASH0_1.Write
[1]HASH0_Wr	[1]RXHASH0_0.Write
[1]HASH0_Wr	[1]RXHASH0_3.Write
[1]HASH0_Wr	[1]RXHASH0_2.Write
[1]MIIMODER_0.DataIn	MIIMODER_0.DataOut
[1]MAC_ADDR0_0.Write	MAC_ADDR0_0.DataOut
[1]RXHASH0_0.Reset	RXHASH0_0.DataOut
[1]IPGR2_Sel	[1]IPGR2_Wr
[1]PACKETLEN_3.Reset	PACKETLEN_3.DataOut
[1]INT_MASK_0.SyncReset	INT_MASK_0.DataOut
[1]TXCTRL_1.Reset	TXCTRL_1.DataOut
MAC_ADDR0_2.DataOut	MAC_ADDR0Out
[1]IPv4_L1_1.DataIn	IPv4_L1_1.DataOut
[1]RXHASH0_2.Write	RXHASH0_2.DataOut
[1]RXHASH1_2.SyncReset	RXHASH1_2.DataOut
[1]PACKETLEN_Wr	[1]PACKETLEN_0.Write
[1]PACKETLEN_Wr	[1]PACKETLEN_1.Write
[1]PACKETLEN_Wr	[1]PACKETLEN_2.Write
[1]PACKETLEN_Wr	[1]PACKETLEN_3.Write
[1]TXCTRL_1.DataIn	TXCTRL_1.DataOut
[1]MODER_2.Reset	MODER_2.DataOut
[1]MIICOMMAND2.DataIn	MIICOMMAND2.DataOut
[1]TX_BD_NUM_0.DataIn	TX_BD_NUM_0.DataOut
[1]MIIMODER_1.Write	MIIMODER_1.DataOut
[1]RXHASH0_1.SyncReset	RXHASH0_1.DataOut
[1]RXHASH0_3.DataIn	RXHASH0_3.DataOut
RXHASH0_3.DataOut	HASH0Out
[1]RXHASH0_1.DataIn	RXHASH0_1.DataOut
IPv4_L1_out	DataOut
MIIRX_DATA.DataOut	MIIRX_DATAOut
[1]MIITX_DATA_1.Reset	MIITX_DATA_1.DataOut
[1]RXHASH0_3.Write	RXHASH0_3.DataOut
IPGT_0.DataOut	IPGTOut
[1]IPGR1_Wr	[1]IPGR1_0.Write
PACKETLEN_2.DataOut	PACKETLENOut
[1]COLLCONF_2.Reset	COLLCONF_2.DataOut
[1]MIIMODER_0.SyncReset	MIIMODER_0.DataOut
[1]MIITX_DATA_1.Write	MIITX_DATA_1.DataOut
[1]PACKETLEN_3.DataIn	PACKETLEN_3.DataOut
[1]PACKETLEN_2.SyncReset	PACKETLEN_2.DataOut
[1]PACKETLEN_3.SyncReset	PACKETLEN_3.DataOut
[1]TxB_IRQ	irq_txb
[1]PACKETLEN_2.Write	PACKETLEN_2.DataOut
[1]Address	[1]CTRLMODER_Sel
[1]Address	[1]MIITX_DATA_Sel
[1]Address	[1]HASH0_Sel
[1]Address	[1]PACKETLEN_Sel
[1]Address	[1]INT_SOURCE_Sel
[1]Address	[1]IPGT_Sel
[1]Address	[1]TX_BD_NUM_Sel
[1]Address	[1]HASH1_Sel
[1]Address	[1]MAC_ADDR1_Sel
[1]Address	[1]MIIMODER_Sel
[1]Address	[1]INT_MASK_Sel
[1]Address	[1]MIICOMMAND_Sel
[1]Address	[1]MIIADDRESS_Sel
[1]Address	[1]IPv4_L1_Sel
[1]Address	[1]IPGR2_Sel
[1]Address	[1]MAC_ADDR0_Sel
[1]Address	[1]TXCTRL_Sel
[1]Address	[1]IPGR1_Sel
[1]Address	[1]MODER_Sel
[1]Address	[1]COLLCONF_Sel
[1]MIITX_DATA_0.DataIn	MIITX_DATA_0.DataOut
[1]IPv4_L1_3.DataIn	IPv4_L1_3.DataOut
[1]INT_MASK_0.DataIn	INT_MASK_0.DataOut
[1]RstTxPauseRq	[1]TXCTRL_2.SyncReset
[1]MAC_ADDR0_Wr	[1]MAC_ADDR0_2.Write
[1]MAC_ADDR0_Wr	[1]MAC_ADDR0_3.Write
[1]MAC_ADDR0_Wr	[1]MAC_ADDR0_0.Write
[1]MAC_ADDR0_Wr	[1]MAC_ADDR0_1.Write
[1]PACKETLEN_1.DataIn	PACKETLEN_1.DataOut
[1]INT_MASK_Sel	[1]INT_MASK_Wr
[1]COLLCONF_0.Write	COLLCONF_0.DataOut
MAC_ADDR0Out	DataOut
MIICOMMAND1.DataOut	MIICOMMANDOut
[1]MAC_ADDR1_0.Write	MAC_ADDR1_0.DataOut
[1]TX_BD_NUM_0.Reset	TX_BD_NUM_0.DataOut
MIIMODER_1.DataOut	MIIMODEROut
[1]MIIMODER_1.Reset	MIIMODER_1.DataOut
IPGTOut	DataOut
[1]IPv4_L1_0.Reset	IPv4_L1_0.DataOut
IPv4_L1_2.DataOut	IPv4_L1_out
[1]IPv4_L1_0.Write	IPv4_L1_0.DataOut
[1]MODER_1.SyncReset	MODER_1.DataOut
[1]MIIADDRESS_0.DataIn	MIIADDRESS_0.DataOut
MAC_ADDR1Out	DataOut
[1]MAC_ADDR1_1.DataIn	MAC_ADDR1_1.DataOut
[1]IPGR1_0.Write	IPGR1_0.DataOut
TXCTRL_1.DataOut	TXCTRLOut
[1]PACKETLEN_0.DataIn	PACKETLEN_0.DataOut
HASH0Out	DataOut
[1]MIIADDRESS_1.Write	MIIADDRESS_1.DataOut
irq_txe	INT_SOURCEOut
[1]MAC_ADDR0_3.SyncReset	MAC_ADDR0_3.DataOut
[1]RXHASH1_0.Reset	RXHASH1_0.DataOut
[1]IPv4_L1_2.SyncReset	IPv4_L1_2.DataOut
[1]MAC_ADDR1_1.SyncReset	MAC_ADDR1_1.DataOut
[1]MIIRX_DATA_Wr	[1]MIIRX_DATA.Write
[1]RXHASH1_2.Reset	RXHASH1_2.DataOut
[1]MAC_ADDR0_1.DataIn	MAC_ADDR0_1.DataOut
[1]MAC_ADDR0_Sel	[1]MAC_ADDR0_Wr
[1]MAC_ADDR0_1.SyncReset	MAC_ADDR0_1.DataOut
[1]RXHASH1_3.DataIn	RXHASH1_3.DataOut
[1]MIITX_DATA_0.Write	MIITX_DATA_0.DataOut
[1]PACKETLEN_2.DataIn	PACKETLEN_2.DataOut
[1]RXHASH1_1.SyncReset	RXHASH1_1.DataOut
TX_BD_NUMOut	DataOut
[1]COLLCONF_2.SyncReset	COLLCONF_2.DataOut
[1]MIICOMMAND1.Write	MIICOMMAND1.DataOut
[1]MIITX_DATA_Wr	[1]MIITX_DATA_0.Write
[1]MIITX_DATA_Wr	[1]MIITX_DATA_1.Write
[1]IPGR1_0.DataIn	IPGR1_0.DataOut
[1]IPGR1_Sel	[1]IPGR1_Wr
[1]IPGT_0.Write	IPGT_0.DataOut
[1]MIIADDRESS_Wr	[1]MIIADDRESS_1.Write
[1]MIIADDRESS_Wr	[1]MIIADDRESS_0.Write
[1]IPGT_0.DataIn	IPGT_0.DataOut
[1]RXHASH1_0.DataIn	RXHASH1_0.DataOut
[1]RXHASH0_2.SyncReset	RXHASH0_2.DataOut
[1]MIIRX_DATA.Write	MIIRX_DATA.DataOut
[1]IPv4_L1_3.Reset	IPv4_L1_3.DataOut
[1]COLLCONF_0.DataIn	COLLCONF_0.DataOut
[1]MIIMODER_Sel	[1]MIIMODER_Wr
[1]TXCTRL_Sel	[1]TXCTRL_Wr
[1]MIICOMMAND2.SyncReset	MIICOMMAND2.DataOut
[1]RXHASH1_2.DataIn	RXHASH1_2.DataOut
[1]MIITX_DATA_0.SyncReset	MIITX_DATA_0.DataOut
[1]TXCTRL_0.Reset	TXCTRL_0.DataOut
RXHASH0_2.DataOut	HASH0Out
[1]TXCTRL_1.SyncReset	TXCTRL_1.DataOut
[1]MAC_ADDR0_2.DataIn	MAC_ADDR0_2.DataOut
[1]HASH1_Sel	[1]HASH1_Wr
TXCTRLOut	DataOut
[1]SetRxCIrq	irq_rxc
[1]TXCTRL_0.SyncReset	TXCTRL_0.DataOut
[1]MAC_ADDR1_0.Reset	MAC_ADDR1_0.DataOut
IPv4_L1_3.DataOut	IPv4_L1_out
PACKETLEN_1.DataOut	PACKETLENOut
[1]IPv4_L1_2.Reset	IPv4_L1_2.DataOut
Busy_stat	MIISTATUSOut
TXCTRL_2.DataOut	TXCTRLOut
[1]RXHASH1_0.Write	RXHASH1_0.DataOut
[1]Busy_IRQ	irq_busy
[1]RXHASH1_3.Write	RXHASH1_3.DataOut
[1]MAC_ADDR0_2.Write	MAC_ADDR0_2.DataOut
[1]MIIADDRESS_1.SyncReset	MIIADDRESS_1.DataOut
HASH1Out	DataOut
[1]TXCTRL_1.Write	TXCTRL_1.DataOut
MODER_0.DataOut	MODEROut
[1]CTRLMODER_Sel	[1]CTRLMODER_Wr
MIITX_DATAOut	DataOut
[1]MAC_ADDR1_Wr	[1]MAC_ADDR1_1.Write
[1]MAC_ADDR1_Wr	[1]MAC_ADDR1_0.Write
MIIMODER_0.DataOut	MIIMODEROut
RXHASH1_1.DataOut	HASH1Out
[1]PACKETLEN_0.Write	PACKETLEN_0.DataOut
[1]TX_BD_NUM_0.Write	TX_BD_NUM_0.DataOut
[1]MIIMODER_0.Reset	MIIMODER_0.DataOut
RXHASH0_0.DataOut	HASH0Out
[1]IPGT_Wr	[1]IPGT_0.Write
[1]RXHASH0_2.DataIn	RXHASH0_2.DataOut
[1]INT_SOURCE_Wr	irq_busy
[1]INT_SOURCE_Wr	irq_rxe
[1]INT_SOURCE_Wr	irq_rxb
[1]INT_SOURCE_Wr	irq_rxc
[1]INT_SOURCE_Wr	irq_txb
[1]INT_SOURCE_Wr	irq_txc
[1]INT_SOURCE_Wr	irq_txe
[1]MAC_ADDR0_3.Reset	MAC_ADDR0_3.DataOut
[1]MIIADDRESS_0.Reset	MIIADDRESS_0.DataOut
RXHASH0_1.DataOut	HASH0Out
[1]RXHASH1_3.Reset	RXHASH1_3.DataOut
dbg_dat	DataOut
MIICOMMAND2.DataOut	MIICOMMANDOut
INT_SOURCEOut	DataOut
[1]CTRLMODER_0.Reset	CTRLMODER_0.DataOut
COLLCONF_2.DataOut	COLLCONFOut
[1]COLLCONF_2.Write	COLLCONF_2.DataOut
irq_rxe	INT_SOURCEOut
[1]TXCTRL_0.DataIn	TXCTRL_0.DataOut
[1]MIIMODER_1.DataIn	MIIMODER_1.DataOut
[1]IPv4_L1_3.SyncReset	IPv4_L1_3.DataOut
[1]MODER_0.Reset	MODER_0.DataOut
[1]MIICOMMAND0.Reset	MIICOMMAND0.DataOut
MODEROut	DataOut
[1]MIICOMMAND1.SyncReset	MIICOMMAND1.DataOut
NValid_stat	MIISTATUSOut
MIIADDRESS_1.DataOut	MIIADDRESSOut
[1]RxE_IRQ	irq_rxe
[1]MODER_1.Reset	MODER_1.DataOut
[1]CTRLMODER_0.SyncReset	CTRLMODER_0.DataOut
PACKETLEN_0.DataOut	PACKETLENOut
[1]TXCTRL_2.DataIn	TXCTRL_2.DataOut
[1]MAC_ADDR1_1.Write	MAC_ADDR1_1.DataOut
[1]IPGT_0.Reset	IPGT_0.DataOut
[1]PACKETLEN_1.Reset	PACKETLEN_1.DataOut
[1]RXHASH0_0.DataIn	RXHASH0_0.DataOut
[1]PACKETLEN_2.Reset	PACKETLEN_2.DataOut
[1]RXHASH0_2.Reset	RXHASH0_2.DataOut
LinkFail	MIISTATUSOut
[1]IPGR1_0.Reset	IPGR1_0.DataOut
IPGR2Out	DataOut
[1]PACKETLEN_Sel	[1]PACKETLEN_Wr
[1]IPGR1_0.SyncReset	IPGR1_0.DataOut
[1]TXCTRL_2.Reset	TXCTRL_2.DataOut
[1]IPGR2_0.SyncReset	IPGR2_0.DataOut
[1]MODER_Wr	[1]MODER_0.Write
[1]MODER_Wr	[1]MODER_1.Write
[1]MODER_Wr	[1]MODER_2.Write
[1]TX_BD_NUM_Wr	[1]TX_BD_NUM_0.Write
[1]RXHASH0_3.SyncReset	RXHASH0_3.DataOut
MIITX_DATA_1.DataOut	MIITX_DATAOut
[1]INT_MASK_0.Reset	INT_MASK_0.DataOut
[1]MIIMODER_1.SyncReset	MIIMODER_1.DataOut
MIICOMMAND0.DataOut	MIICOMMANDOut
[1]RXHASH0_3.Reset	RXHASH0_3.DataOut
Cs	Read
[1]IPGR2_0.DataIn	IPGR2_0.DataOut
[1]IPv4_L1_0.SyncReset	IPv4_L1_0.DataOut
RXHASH1_3.DataOut	HASH1Out
IPGR1Out	DataOut
[1]PACKETLEN_0.Reset	PACKETLEN_0.DataOut
[1]IPv4_L1_1.Write	IPv4_L1_1.DataOut
[1]PACKETLEN_0.SyncReset	PACKETLEN_0.DataOut
[1]COLLCONF_2.DataIn	COLLCONF_2.DataOut
MIIADDRESS_0.DataOut	MIIADDRESSOut
[1]WCtrlDataStart	[1]MIICOMMAND2.SyncReset
[1]PACKETLEN_1.SyncReset	PACKETLEN_1.DataOut
[1]IPGT_0.SyncReset	IPGT_0.DataOut
irq_txb	INT_SOURCEOut
[1]INT_MASK_Wr	[1]INT_MASK_0.Write
[1]TXCTRL_2.SyncReset	TXCTRL_2.DataOut
MIIRX_DATAOut	DataOut
[1]Write	[1]MIICOMMAND_Wr
[1]Write	[1]HASH0_Wr
[1]Write	[1]CTRLMODER_Wr
[1]Write	[1]MIITX_DATA_Wr
[1]Write	[1]MIIMODER_Wr
[1]Write	[1]IPGT_Wr
[1]Write	[1]MAC_ADDR1_Wr
[1]Write	[1]MODER_Wr
[1]Write	[1]IPv4_L1_Wr
[1]Write	[1]MIIADDRESS_Wr
[1]Write	[1]INT_MASK_Wr
[1]Write	[1]INT_SOURCE_Wr
[1]Write	[1]COLLCONF_Wr
[1]Write	[1]TX_BD_NUM_Wr
[1]Write	[1]HASH1_Wr
[1]Write	[1]IPGR2_Wr
[1]Write	[1]MAC_ADDR0_Wr
[1]Write	[1]PACKETLEN_Wr
[1]Write	[1]TXCTRL_Wr
[1]Write	[1]IPGR1_Wr
irq_rxb	INT_SOURCEOut
[1]MODER_1.DataIn	MODER_1.DataOut
[1]Rw	[1]Write
[1]MIICOMMAND0.Write	MIICOMMAND0.DataOut
irq_rxc	INT_SOURCEOut
[1]MAC_ADDR1_0.SyncReset	MAC_ADDR1_0.DataOut
[1]TXCTRL_2.Write	TXCTRL_2.DataOut
TX_BD_NUM_0.DataOut	TX_BD_NUMOut
[1]DataIn	irq_busy
[1]DataIn	[1]MAC_ADDR0_2.DataIn
[1]DataIn	[1]COLLCONF_2.DataIn
[1]DataIn	[1]MODER_2.DataIn
[1]DataIn	[1]MIIMODER_0.DataIn
[1]DataIn	irq_txb
[1]DataIn	irq_rxe
[1]DataIn	[1]RXHASH0_3.DataIn
[1]DataIn	[1]PACKETLEN_3.DataIn
[1]DataIn	[1]IPGR1_0.DataIn
[1]DataIn	irq_rxb
[1]DataIn	[1]MODER_1.DataIn
[1]DataIn	[1]MAC_ADDR0_0.DataIn
[1]DataIn	[1]MIITX_DATA_0.DataIn
[1]DataIn	[1]IPv4_L1_3.DataIn
[1]DataIn	[1]INT_MASK_0.DataIn
[1]DataIn	[1]TXCTRL_1.DataIn
[1]DataIn	[1]PACKETLEN_1.DataIn
[1]DataIn	irq_rxc
[1]DataIn	[1]RXHASH0_1.DataIn
[1]DataIn	[1]MIIMODER_1.DataIn
[1]DataIn	[1]RXHASH0_2.DataIn
[1]DataIn	[1]MIITX_DATA_1.DataIn
[1]DataIn	irq_txe
[1]DataIn	[1]PACKETLEN_0.DataIn
[1]DataIn	[1]TXCTRL_0.DataIn
[1]DataIn	[1]TX_BD_NUM_Wr
[1]DataIn	[1]RXHASH1_1.DataIn
[1]DataIn	[1]MIIADDRESS_0.DataIn
[1]DataIn	[1]MIICOMMAND1.DataIn
[1]DataIn	[1]IPGT_0.DataIn
[1]DataIn	[1]RXHASH1_0.DataIn
[1]DataIn	[1]MIICOMMAND0.DataIn
[1]DataIn	[1]MAC_ADDR0_1.DataIn
[1]DataIn	[1]RXHASH1_3.DataIn
[1]DataIn	[1]CTRLMODER_0.DataIn
[1]DataIn	[1]TXCTRL_2.DataIn
[1]DataIn	[1]PACKETLEN_2.DataIn
[1]DataIn	[1]RXHASH0_0.DataIn
[1]DataIn	[1]MIIADDRESS_1.DataIn
[1]DataIn	[1]MODER_0.DataIn
[1]DataIn	[1]MAC_ADDR0_3.DataIn
[1]DataIn	[1]IPv4_L1_2.DataIn
[1]DataIn	[1]MAC_ADDR1_0.DataIn
[1]DataIn	[1]IPv4_L1_1.DataIn
[1]DataIn	irq_txc
[1]DataIn	[1]MAC_ADDR1_1.DataIn
[1]DataIn	[1]COLLCONF_0.DataIn
[1]DataIn	[1]IPGR2_0.DataIn
[1]DataIn	[1]MIICOMMAND2.DataIn
[1]DataIn	[1]TX_BD_NUM_0.DataIn
[1]DataIn	[1]RXHASH1_2.DataIn
[1]DataIn	[1]IPv4_L1_0.DataIn
[1]MAC_ADDR0_1.Reset	MAC_ADDR0_1.DataOut
Read	DataOut
[1]RXHASH1_1.Reset	RXHASH1_1.DataOut
[1]Cs	[1]Write
[1]CTRLMODER_0.Write	CTRLMODER_0.DataOut
[1]MODER_0.Write	MODER_0.DataOut
[1]INT_MASK_0.Write	INT_MASK_0.DataOut
Rw	Read
[1]RXHASH1_1.DataIn	RXHASH1_1.DataOut
[1]CTRLMODER_0.DataIn	CTRLMODER_0.DataOut
[1]COLLCONF_Sel	[1]COLLCONF_Wr
[1]RxB_IRQ	irq_rxb
Address	DataOut
[1]MIITX_DATA_1.DataIn	MIITX_DATA_1.DataOut
[1]RXHASH0_0.Write	RXHASH0_0.DataOut
IPv4_L1_1.DataOut	IPv4_L1_out
[1]TX_BD_NUM_Sel	[1]TX_BD_NUM_Wr
RXHASH1_2.DataOut	HASH1Out
[1]MAC_ADDR0_2.Reset	MAC_ADDR0_2.DataOut
[1]MAC_ADDR0_2.SyncReset	MAC_ADDR0_2.DataOut
PACKETLENOut	DataOut
[1]RStatStart	[1]MIICOMMAND1.SyncReset
[1]COLLCONF_0.SyncReset	COLLCONF_0.DataOut
[1]MAC_ADDR0_0.Reset	MAC_ADDR0_0.DataOut
[1]MIICOMMAND1.DataIn	MIICOMMAND1.DataOut
[1]MODER_Sel	[1]MODER_Wr
[1]RXHASH0_1.Write	RXHASH0_1.DataOut
MAC_ADDR0_0.DataOut	MAC_ADDR0Out
[1]RXHASH1_2.Write	RXHASH1_2.DataOut
[1]IPv4_L1_1.Reset	IPv4_L1_1.DataOut
[1]RXHASH0_1.Reset	RXHASH0_1.DataOut
[1]CTRLMODER_Wr	[1]CTRLMODER_0.Write
[1]IPv4_L1_3.Write	IPv4_L1_3.DataOut
MIITX_DATA_0.DataOut	MIITX_DATAOut
[1]MIIRX_DATA.SyncReset	MIIRX_DATA.DataOut
[1]IPv4_L1_Wr	[1]IPv4_L1_2.Write
[1]IPv4_L1_Wr	[1]IPv4_L1_3.Write
[1]IPv4_L1_Wr	[1]IPv4_L1_0.Write
[1]IPv4_L1_Wr	[1]IPv4_L1_1.Write
[1]TXCTRL_Wr	[1]TXCTRL_1.Write
[1]TXCTRL_Wr	[1]TXCTRL_0.Write
[1]TXCTRL_Wr	[1]TXCTRL_2.Write
[1]PACKETLEN_1.Write	PACKETLEN_1.DataOut
[1]MIIRX_DATA.DataIn	MIIRX_DATA.DataOut
[1]MIIADDRESS_1.DataIn	MIIADDRESS_1.DataOut
MAC_ADDR0_1.DataOut	MAC_ADDR0Out
[1]MIIADDRESS_0.Write	MIIADDRESS_0.DataOut
[1]MAC_ADDR0_3.DataIn	MAC_ADDR0_3.DataOut
[1]MAC_ADDR0_3.Write	MAC_ADDR0_3.DataOut
[1]IPGT_Sel	[1]IPGT_Wr
[1]MODER_0.DataIn	MODER_0.DataOut
[1]IPGR2_0.Reset	IPGR2_0.DataOut
[1]MIIADDRESS_0.SyncReset	MIIADDRESS_0.DataOut
[1]TxE_IRQ	irq_txe
[1]MIIMODER_Wr	[1]MIIMODER_0.Write
[1]MIIMODER_Wr	[1]MIIMODER_1.Write
[1]MAC_ADDR1_0.DataIn	MAC_ADDR1_0.DataOut
COLLCONF_0.DataOut	COLLCONFOut
RXHASH1_0.DataOut	HASH1Out
MAC_ADDR1_1.DataOut	MAC_ADDR1Out
MAC_ADDR0_3.DataOut	MAC_ADDR0Out
[1]IPv4_L1_2.Write	IPv4_L1_2.DataOut
[1]HASH1_Wr	[1]RXHASH1_0.Write
[1]HASH1_Wr	[1]RXHASH1_1.Write
[1]HASH1_Wr	[1]RXHASH1_2.Write
[1]HASH1_Wr	[1]RXHASH1_3.Write
[1]IPGR2_Wr	[1]IPGR2_0.Write
[1]MODER_2.SyncReset	MODER_2.DataOut
[1]SetTxCIrq	irq_txc
[1]MIITX_DATA_0.Reset	MIITX_DATA_0.DataOut
[1]MIIADDRESS_1.Reset	MIIADDRESS_1.DataOut
[1]IPv4_L1_0.DataIn	IPv4_L1_0.DataOut