Warning (10268): Verilog HDL information at Rx_prl_ocm.sv(75): always construct contains both blocking and non-blocking assignments File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 75
Warning (10268): Verilog HDL information at noise_128.sv(48): always construct contains both blocking and non-blocking assignments File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v Line: 13
Warning (10268): Verilog HDL information at SerDes_Sys.sv(253): always construct contains both blocking and non-blocking assignments File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 253
