# pipelined-floating-point-processor
Verilog implementation of a five-stage floating point pipelined processor based on the PinKY instruction set. This implementation is able to handle conditional and dependencies as well as jumps. 

The PinKY assembly language is a simple architecture with a variety of similarities to ARM that was built by Prof. Hank Dietz specifically for use by the University of Kentuckyâ€™s EE480 courses. A detailed description of PinKY can be found here: http://aggregate.org/EE480/pinky.html

First, a basic PinKY program is written and then assembled using the AIK assembler. The AIK assembler can be found here: http://super.ece.engr.uky.edu:8088/cgi-bin/aik.cgi

The resulting instructions are placed into VMEM0. VMEM1 holds the 16 registers and is instantiated as an array of 0'. VMEM2 holds the main memory and is also instantiated as an array of 0's. VMEM3 is a reciprocal lookup table specifically used for the recf function. 

The line $dumpvars(0,PE,PE.regfile[...]) is included in the testbench, and it can be used used to print the contents of any of the registers at any given time.
