// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forw_back_HH_
#define _forw_back_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "backward.h"
#include "forward.h"
#include "forw_back_fptrunceOg.h"
#include "forw_back_fpext_3fYi.h"
#include "forw_back_dadd_64OgC.h"
#include "forw_back_ddiv_64PgM.h"
#include "forw_back_dexp_64QgW.h"
#include "forw_back_mnist_dAem.h"
#include "forw_back_conv_keBew.h"
#include "forw_back_first_cEe0.h"
#include "forw_back_sencondFfa.h"
#include "forw_back_fc_hiddGfk.h"
#include "forw_back_fc_hiddHfu.h"
#include "forw_back_fc_hiddIfE.h"
#include "forward_third_conv1.h"
#include "forw_back_first_fKfY.h"
#include "forw_back_second_Mgi.h"
#include "backward_out_grad.h"
#include "forw_back_ctrl_s_axi.h"
#include "forw_back_data_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct forw_back : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const4;


    // Module declarations
    forw_back(sc_module_name name);
    SC_HAS_PROCESS(forw_back);

    ~forw_back();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    forw_back_mnist_dAem* mnist_data_U;
    forw_back_conv_keBew* conv_kernel1_U;
    forw_back_conv_keBew* conv_kernel2_U;
    forw_back_conv_keBew* conv_kernel3_U;
    forw_back_first_cEe0* first_conv1_U;
    forw_back_sencondFfa* sencond_conv1_U;
    forw_back_fc_hiddGfk* fc_hidden_layer1_U;
    forw_back_fc_hiddHfu* fc_hidden_layer2_U;
    forw_back_fc_hiddIfE* fc_hidden_layer3_U;
    forward_third_conv1* flatten_conv_0_U;
    forw_back_first_fKfY* first_fc_0_U;
    forw_back_first_fKfY* first_relu_0_U;
    forw_back_second_Mgi* second_fc_0_U;
    forw_back_second_Mgi* second_relu_0_U;
    backward_out_grad* outmlp_0_U;
    backward_out_grad* result_U;
    forw_back_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* forw_back_ctrl_s_axi_U;
    forw_back_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* forw_back_data_m_axi_U;
    backward* grp_backward_fu_340;
    forward* grp_forward_fu_386;
    forw_back_fptrunceOg<1,2,64,32>* forw_back_fptrunceOg_U130;
    forw_back_fpext_3fYi<1,2,32,64>* forw_back_fpext_3fYi_U131;
    forw_back_dadd_64OgC<1,5,64,64,64>* forw_back_dadd_64OgC_U132;
    forw_back_ddiv_64PgM<1,22,64,64,64>* forw_back_ddiv_64PgM_U133;
    forw_back_dexp_64QgW<1,13,64,64,64>* forw_back_dexp_64QgW_U134;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<79> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > flag;
    sc_signal< sc_lv<32> > in_r;
    sc_signal< sc_lv<32> > conv1;
    sc_signal< sc_lv<32> > conv2;
    sc_signal< sc_lv<32> > conv3;
    sc_signal< sc_lv<32> > fc1;
    sc_signal< sc_lv<32> > fc2;
    sc_signal< sc_lv<32> > fc3;
    sc_signal< sc_lv<32> > out_r;
    sc_signal< sc_lv<32> > label_r;
    sc_signal< sc_lv<32> > lr;
    sc_signal< sc_lv<10> > mnist_data_address0;
    sc_signal< sc_logic > mnist_data_ce0;
    sc_signal< sc_logic > mnist_data_we0;
    sc_signal< sc_lv<32> > mnist_data_q0;
    sc_signal< sc_logic > mnist_data_ce1;
    sc_signal< sc_lv<32> > mnist_data_q1;
    sc_signal< sc_lv<4> > conv_kernel1_address0;
    sc_signal< sc_logic > conv_kernel1_ce0;
    sc_signal< sc_logic > conv_kernel1_we0;
    sc_signal< sc_lv<32> > conv_kernel1_d0;
    sc_signal< sc_lv<32> > conv_kernel1_q0;
    sc_signal< sc_lv<4> > conv_kernel2_address0;
    sc_signal< sc_logic > conv_kernel2_ce0;
    sc_signal< sc_logic > conv_kernel2_we0;
    sc_signal< sc_lv<32> > conv_kernel2_d0;
    sc_signal< sc_lv<32> > conv_kernel2_q0;
    sc_signal< sc_lv<4> > conv_kernel3_address0;
    sc_signal< sc_logic > conv_kernel3_ce0;
    sc_signal< sc_logic > conv_kernel3_we0;
    sc_signal< sc_lv<32> > conv_kernel3_d0;
    sc_signal< sc_lv<32> > conv_kernel3_q0;
    sc_signal< sc_lv<10> > first_conv1_address0;
    sc_signal< sc_logic > first_conv1_ce0;
    sc_signal< sc_logic > first_conv1_we0;
    sc_signal< sc_lv<32> > first_conv1_q0;
    sc_signal< sc_logic > first_conv1_ce1;
    sc_signal< sc_lv<32> > first_conv1_q1;
    sc_signal< sc_lv<10> > sencond_conv1_address0;
    sc_signal< sc_logic > sencond_conv1_ce0;
    sc_signal< sc_logic > sencond_conv1_we0;
    sc_signal< sc_lv<32> > sencond_conv1_q0;
    sc_signal< sc_logic > sencond_conv1_ce1;
    sc_signal< sc_lv<32> > sencond_conv1_q1;
    sc_signal< sc_lv<17> > fc_hidden_layer1_address0;
    sc_signal< sc_logic > fc_hidden_layer1_ce0;
    sc_signal< sc_logic > fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address0;
    sc_signal< sc_logic > fc_hidden_layer2_ce0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address1;
    sc_signal< sc_logic > fc_hidden_layer2_ce1;
    sc_signal< sc_logic > fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > fc_hidden_layer2_d1;
    sc_signal< sc_lv<9> > fc_hidden_layer3_address0;
    sc_signal< sc_logic > fc_hidden_layer3_ce0;
    sc_signal< sc_logic > fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_q0;
    sc_signal< sc_lv<10> > flatten_conv_0_address0;
    sc_signal< sc_logic > flatten_conv_0_ce0;
    sc_signal< sc_logic > flatten_conv_0_we0;
    sc_signal< sc_lv<32> > flatten_conv_0_q0;
    sc_signal< sc_lv<8> > first_fc_0_address0;
    sc_signal< sc_logic > first_fc_0_ce0;
    sc_signal< sc_logic > first_fc_0_we0;
    sc_signal< sc_lv<32> > first_fc_0_q0;
    sc_signal< sc_lv<8> > first_relu_0_address0;
    sc_signal< sc_logic > first_relu_0_ce0;
    sc_signal< sc_logic > first_relu_0_we0;
    sc_signal< sc_lv<32> > first_relu_0_q0;
    sc_signal< sc_lv<6> > second_fc_0_address0;
    sc_signal< sc_logic > second_fc_0_ce0;
    sc_signal< sc_logic > second_fc_0_we0;
    sc_signal< sc_lv<32> > second_fc_0_q0;
    sc_signal< sc_lv<6> > second_relu_0_address0;
    sc_signal< sc_logic > second_relu_0_ce0;
    sc_signal< sc_logic > second_relu_0_we0;
    sc_signal< sc_lv<32> > second_relu_0_q0;
    sc_signal< sc_lv<4> > outmlp_0_address0;
    sc_signal< sc_logic > outmlp_0_ce0;
    sc_signal< sc_logic > outmlp_0_we0;
    sc_signal< sc_lv<32> > outmlp_0_q0;
    sc_signal< sc_lv<4> > result_address0;
    sc_signal< sc_logic > result_ce0;
    sc_signal< sc_logic > result_we0;
    sc_signal< sc_lv<32> > result_q0;
    sc_signal< sc_logic > data_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln354_reg_703;
    sc_signal< sc_logic > data_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln356_reg_785;
    sc_signal< sc_lv<1> > icmp_ln356_reg_785_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > icmp_ln364_fu_596_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln367_reg_766;
    sc_signal< sc_lv<1> > icmp_ln367_reg_766_pp0_iter1_reg;
    sc_signal< sc_logic > data_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_lv<32> > data_AWADDR;
    sc_signal< sc_lv<1> > data_AWID;
    sc_signal< sc_lv<32> > data_AWLEN;
    sc_signal< sc_lv<3> > data_AWSIZE;
    sc_signal< sc_lv<2> > data_AWBURST;
    sc_signal< sc_lv<2> > data_AWLOCK;
    sc_signal< sc_lv<4> > data_AWCACHE;
    sc_signal< sc_lv<3> > data_AWPROT;
    sc_signal< sc_lv<4> > data_AWQOS;
    sc_signal< sc_lv<4> > data_AWREGION;
    sc_signal< sc_lv<1> > data_AWUSER;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_lv<32> > data_WDATA;
    sc_signal< sc_lv<4> > data_WSTRB;
    sc_signal< sc_logic > data_WLAST;
    sc_signal< sc_lv<1> > data_WID;
    sc_signal< sc_lv<1> > data_WUSER;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_lv<32> > data_ARADDR;
    sc_signal< sc_lv<1> > data_ARID;
    sc_signal< sc_lv<32> > data_ARLEN;
    sc_signal< sc_lv<3> > data_ARSIZE;
    sc_signal< sc_lv<2> > data_ARBURST;
    sc_signal< sc_lv<2> > data_ARLOCK;
    sc_signal< sc_lv<4> > data_ARCACHE;
    sc_signal< sc_lv<3> > data_ARPROT;
    sc_signal< sc_lv<4> > data_ARQOS;
    sc_signal< sc_lv<4> > data_ARREGION;
    sc_signal< sc_lv<1> > data_ARUSER;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_lv<4> > phi_ln367_reg_318;
    sc_signal< sc_lv<4> > phi_ln356_reg_329;
    sc_signal< sc_lv<32> > reg_454;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state76_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state77_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state78_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state78_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > grp_fu_435_p1;
    sc_signal< sc_lv<64> > reg_460;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > grp_fu_449_p2;
    sc_signal< sc_lv<64> > reg_467;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<32> > label_read_reg_647;
    sc_signal< sc_lv<30> > lr1_reg_652;
    sc_signal< sc_lv<30> > out1_reg_657;
    sc_signal< sc_lv<30> > fc_reg_662;
    sc_signal< sc_lv<30> > fc4_reg_668;
    sc_signal< sc_lv<30> > fc5_reg_674;
    sc_signal< sc_lv<30> > conv_reg_680;
    sc_signal< sc_lv<30> > conv4_reg_686;
    sc_signal< sc_lv<30> > conv5_reg_692;
    sc_signal< sc_lv<30> > in1_reg_698;
    sc_signal< sc_lv<1> > icmp_ln354_fu_563_p2;
    sc_signal< sc_lv<32> > data_addr_reg_707;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_logic > grp_forward_fu_386_ap_ready;
    sc_signal< sc_logic > grp_forward_fu_386_ap_done;
    sc_signal< sc_lv<4> > j_fu_585_p2;
    sc_signal< sc_lv<4> > j_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln361_fu_579_p2;
    sc_signal< sc_lv<64> > grp_fu_441_p2;
    sc_signal< sc_lv<64> > tmp_4_reg_727;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<32> > grp_fu_431_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_state28_io;
    sc_signal< sc_lv<4> > i_fu_602_p2;
    sc_signal< sc_lv<4> > i_reg_741;
    sc_signal< sc_lv<64> > zext_ln365_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln365_reg_746;
    sc_signal< sc_lv<64> > tmp_6_reg_756;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > grp_fu_445_p2;
    sc_signal< sc_lv<64> > tmp_8_reg_761;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<1> > icmp_ln367_fu_613_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state69_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state70_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln367_fu_619_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > result_load_reg_780;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln356_fu_630_p2;
    sc_signal< sc_lv<4> > add_ln356_fu_636_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state68;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state76;
    sc_signal< sc_logic > grp_backward_fu_340_ap_start;
    sc_signal< sc_logic > grp_backward_fu_340_ap_done;
    sc_signal< sc_logic > grp_backward_fu_340_ap_idle;
    sc_signal< sc_logic > grp_backward_fu_340_ap_ready;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_AWVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_340_m_axi_conv1_AWADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_AWID;
    sc_signal< sc_lv<32> > grp_backward_fu_340_m_axi_conv1_AWLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_340_m_axi_conv1_AWSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_340_m_axi_conv1_AWBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_340_m_axi_conv1_AWLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_AWCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_340_m_axi_conv1_AWPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_AWQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_AWREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_AWUSER;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_WVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_340_m_axi_conv1_WDATA;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_WSTRB;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_WLAST;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_WID;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_WUSER;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_ARVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_340_m_axi_conv1_ARADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_ARID;
    sc_signal< sc_lv<32> > grp_backward_fu_340_m_axi_conv1_ARLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_340_m_axi_conv1_ARSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_340_m_axi_conv1_ARBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_340_m_axi_conv1_ARLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_ARCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_340_m_axi_conv1_ARPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_ARQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_340_m_axi_conv1_ARREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_340_m_axi_conv1_ARUSER;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_RREADY;
    sc_signal< sc_logic > grp_backward_fu_340_m_axi_conv1_BREADY;
    sc_signal< sc_lv<4> > grp_backward_fu_340_result_address0;
    sc_signal< sc_logic > grp_backward_fu_340_result_ce0;
    sc_signal< sc_lv<6> > grp_backward_fu_340_second_relu_0_address0;
    sc_signal< sc_logic > grp_backward_fu_340_second_relu_0_ce0;
    sc_signal< sc_lv<9> > grp_backward_fu_340_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer3_ce0;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_340_fc_hidden_layer3_d0;
    sc_signal< sc_lv<6> > grp_backward_fu_340_second_fc_0_address0;
    sc_signal< sc_logic > grp_backward_fu_340_second_fc_0_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_340_first_relu_0_address0;
    sc_signal< sc_logic > grp_backward_fu_340_first_relu_0_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_340_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_340_fc_hidden_layer2_address1;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer2_ce1;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > grp_backward_fu_340_fc_hidden_layer2_d1;
    sc_signal< sc_lv<8> > grp_backward_fu_340_first_fc_0_address0;
    sc_signal< sc_logic > grp_backward_fu_340_first_fc_0_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_flatten_conv_0_address0;
    sc_signal< sc_logic > grp_backward_fu_340_flatten_conv_0_ce0;
    sc_signal< sc_lv<17> > grp_backward_fu_340_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer1_ce0;
    sc_signal< sc_logic > grp_backward_fu_340_fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_340_fc_hidden_layer1_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_sencond_conv1_address0;
    sc_signal< sc_logic > grp_backward_fu_340_sencond_conv1_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_sencond_conv1_address1;
    sc_signal< sc_logic > grp_backward_fu_340_sencond_conv1_ce1;
    sc_signal< sc_lv<4> > grp_backward_fu_340_conv_kernel3_address0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel3_ce0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_340_conv_kernel3_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_first_conv1_address0;
    sc_signal< sc_logic > grp_backward_fu_340_first_conv1_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_first_conv1_address1;
    sc_signal< sc_logic > grp_backward_fu_340_first_conv1_ce1;
    sc_signal< sc_lv<4> > grp_backward_fu_340_conv_kernel2_address0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel2_ce0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel2_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_340_conv_kernel2_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_mnist_data_address0;
    sc_signal< sc_logic > grp_backward_fu_340_mnist_data_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_340_mnist_data_address1;
    sc_signal< sc_logic > grp_backward_fu_340_mnist_data_ce1;
    sc_signal< sc_lv<4> > grp_backward_fu_340_conv_kernel1_address0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel1_ce0;
    sc_signal< sc_logic > grp_backward_fu_340_conv_kernel1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_340_conv_kernel1_d0;
    sc_signal< sc_logic > grp_forward_fu_386_ap_start;
    sc_signal< sc_logic > grp_forward_fu_386_ap_idle;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_AWVALID;
    sc_signal< sc_lv<32> > grp_forward_fu_386_m_axi_input_matrix_AWADDR;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_AWID;
    sc_signal< sc_lv<32> > grp_forward_fu_386_m_axi_input_matrix_AWLEN;
    sc_signal< sc_lv<3> > grp_forward_fu_386_m_axi_input_matrix_AWSIZE;
    sc_signal< sc_lv<2> > grp_forward_fu_386_m_axi_input_matrix_AWBURST;
    sc_signal< sc_lv<2> > grp_forward_fu_386_m_axi_input_matrix_AWLOCK;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_AWCACHE;
    sc_signal< sc_lv<3> > grp_forward_fu_386_m_axi_input_matrix_AWPROT;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_AWQOS;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_AWREGION;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_AWUSER;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_WVALID;
    sc_signal< sc_lv<32> > grp_forward_fu_386_m_axi_input_matrix_WDATA;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_WSTRB;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_WLAST;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_WID;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_WUSER;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_ARVALID;
    sc_signal< sc_lv<32> > grp_forward_fu_386_m_axi_input_matrix_ARADDR;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_ARID;
    sc_signal< sc_lv<32> > grp_forward_fu_386_m_axi_input_matrix_ARLEN;
    sc_signal< sc_lv<3> > grp_forward_fu_386_m_axi_input_matrix_ARSIZE;
    sc_signal< sc_lv<2> > grp_forward_fu_386_m_axi_input_matrix_ARBURST;
    sc_signal< sc_lv<2> > grp_forward_fu_386_m_axi_input_matrix_ARLOCK;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_ARCACHE;
    sc_signal< sc_lv<3> > grp_forward_fu_386_m_axi_input_matrix_ARPROT;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_ARQOS;
    sc_signal< sc_lv<4> > grp_forward_fu_386_m_axi_input_matrix_ARREGION;
    sc_signal< sc_lv<1> > grp_forward_fu_386_m_axi_input_matrix_ARUSER;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_RREADY;
    sc_signal< sc_logic > grp_forward_fu_386_m_axi_input_matrix_BREADY;
    sc_signal< sc_lv<10> > grp_forward_fu_386_mnist_data_address0;
    sc_signal< sc_logic > grp_forward_fu_386_mnist_data_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_mnist_data_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_mnist_data_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_386_conv_kernel1_address0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel1_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_conv_kernel1_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_386_conv_kernel2_address0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel2_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel2_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_conv_kernel2_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_386_conv_kernel3_address0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel3_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_conv_kernel3_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_conv_kernel3_d0;
    sc_signal< sc_lv<10> > grp_forward_fu_386_first_conv1_address0;
    sc_signal< sc_logic > grp_forward_fu_386_first_conv1_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_first_conv1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_first_conv1_d0;
    sc_signal< sc_lv<10> > grp_forward_fu_386_sencond_conv1_address0;
    sc_signal< sc_logic > grp_forward_fu_386_sencond_conv1_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_sencond_conv1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_sencond_conv1_d0;
    sc_signal< sc_lv<17> > grp_forward_fu_386_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer1_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_fc_hidden_layer1_d0;
    sc_signal< sc_lv<13> > grp_forward_fu_386_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<13> > grp_forward_fu_386_fc_hidden_layer2_address1;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer2_ce1;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > grp_forward_fu_386_fc_hidden_layer2_d1;
    sc_signal< sc_lv<9> > grp_forward_fu_386_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer3_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_fc_hidden_layer3_d0;
    sc_signal< sc_lv<10> > grp_forward_fu_386_flatten_conv_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_flatten_conv_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_flatten_conv_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_flatten_conv_0_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_386_first_fc_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_first_fc_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_first_fc_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_first_fc_0_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_386_first_relu_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_first_relu_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_first_relu_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_first_relu_0_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_386_second_fc_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_second_fc_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_second_fc_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_second_fc_0_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_386_second_relu_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_second_relu_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_second_relu_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_second_relu_0_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_386_outmlp_0_address0;
    sc_signal< sc_logic > grp_forward_fu_386_outmlp_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_386_outmlp_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_386_outmlp_0_d0;
    sc_signal< sc_lv<32> > ap_phi_mux_probability_0_phi_fu_288_p4;
    sc_signal< sc_lv<32> > probability_0_reg_284;
    sc_signal< sc_lv<4> > j_0_reg_296;
    sc_signal< sc_lv<4> > i_0_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > grp_backward_fu_340_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_logic > grp_forward_fu_386_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln362_fu_591_p1;
    sc_signal< sc_lv<64> > zext_ln367_fu_625_p1;
    sc_signal< sc_lv<64> > zext_ln356_fu_642_p1;
    sc_signal< sc_lv<64> > empty_fu_569_p1;
    sc_signal< bool > ap_block_state75;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<64> > grp_fu_431_p0;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_lv<32> > grp_fu_435_p0;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<64> > grp_fu_449_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<79> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<79> ap_ST_fsm_state1;
    static const sc_lv<79> ap_ST_fsm_state2;
    static const sc_lv<79> ap_ST_fsm_state3;
    static const sc_lv<79> ap_ST_fsm_state4;
    static const sc_lv<79> ap_ST_fsm_state5;
    static const sc_lv<79> ap_ST_fsm_state6;
    static const sc_lv<79> ap_ST_fsm_state7;
    static const sc_lv<79> ap_ST_fsm_state8;
    static const sc_lv<79> ap_ST_fsm_state9;
    static const sc_lv<79> ap_ST_fsm_state10;
    static const sc_lv<79> ap_ST_fsm_state11;
    static const sc_lv<79> ap_ST_fsm_state12;
    static const sc_lv<79> ap_ST_fsm_state13;
    static const sc_lv<79> ap_ST_fsm_state14;
    static const sc_lv<79> ap_ST_fsm_state15;
    static const sc_lv<79> ap_ST_fsm_state16;
    static const sc_lv<79> ap_ST_fsm_state17;
    static const sc_lv<79> ap_ST_fsm_state18;
    static const sc_lv<79> ap_ST_fsm_state19;
    static const sc_lv<79> ap_ST_fsm_state20;
    static const sc_lv<79> ap_ST_fsm_state21;
    static const sc_lv<79> ap_ST_fsm_state22;
    static const sc_lv<79> ap_ST_fsm_state23;
    static const sc_lv<79> ap_ST_fsm_state24;
    static const sc_lv<79> ap_ST_fsm_state25;
    static const sc_lv<79> ap_ST_fsm_state26;
    static const sc_lv<79> ap_ST_fsm_state27;
    static const sc_lv<79> ap_ST_fsm_state28;
    static const sc_lv<79> ap_ST_fsm_state29;
    static const sc_lv<79> ap_ST_fsm_state30;
    static const sc_lv<79> ap_ST_fsm_state31;
    static const sc_lv<79> ap_ST_fsm_state32;
    static const sc_lv<79> ap_ST_fsm_state33;
    static const sc_lv<79> ap_ST_fsm_state34;
    static const sc_lv<79> ap_ST_fsm_state35;
    static const sc_lv<79> ap_ST_fsm_state36;
    static const sc_lv<79> ap_ST_fsm_state37;
    static const sc_lv<79> ap_ST_fsm_state38;
    static const sc_lv<79> ap_ST_fsm_state39;
    static const sc_lv<79> ap_ST_fsm_state40;
    static const sc_lv<79> ap_ST_fsm_state41;
    static const sc_lv<79> ap_ST_fsm_state42;
    static const sc_lv<79> ap_ST_fsm_state43;
    static const sc_lv<79> ap_ST_fsm_state44;
    static const sc_lv<79> ap_ST_fsm_state45;
    static const sc_lv<79> ap_ST_fsm_state46;
    static const sc_lv<79> ap_ST_fsm_state47;
    static const sc_lv<79> ap_ST_fsm_state48;
    static const sc_lv<79> ap_ST_fsm_state49;
    static const sc_lv<79> ap_ST_fsm_state50;
    static const sc_lv<79> ap_ST_fsm_state51;
    static const sc_lv<79> ap_ST_fsm_state52;
    static const sc_lv<79> ap_ST_fsm_state53;
    static const sc_lv<79> ap_ST_fsm_state54;
    static const sc_lv<79> ap_ST_fsm_state55;
    static const sc_lv<79> ap_ST_fsm_state56;
    static const sc_lv<79> ap_ST_fsm_state57;
    static const sc_lv<79> ap_ST_fsm_state58;
    static const sc_lv<79> ap_ST_fsm_state59;
    static const sc_lv<79> ap_ST_fsm_state60;
    static const sc_lv<79> ap_ST_fsm_state61;
    static const sc_lv<79> ap_ST_fsm_state62;
    static const sc_lv<79> ap_ST_fsm_state63;
    static const sc_lv<79> ap_ST_fsm_state64;
    static const sc_lv<79> ap_ST_fsm_state65;
    static const sc_lv<79> ap_ST_fsm_state66;
    static const sc_lv<79> ap_ST_fsm_state67;
    static const sc_lv<79> ap_ST_fsm_pp0_stage0;
    static const sc_lv<79> ap_ST_fsm_state71;
    static const sc_lv<79> ap_ST_fsm_state72;
    static const sc_lv<79> ap_ST_fsm_state73;
    static const sc_lv<79> ap_ST_fsm_state74;
    static const sc_lv<79> ap_ST_fsm_state75;
    static const sc_lv<79> ap_ST_fsm_pp1_stage0;
    static const sc_lv<79> ap_ST_fsm_state79;
    static const sc_lv<79> ap_ST_fsm_state80;
    static const sc_lv<79> ap_ST_fsm_state81;
    static const sc_lv<79> ap_ST_fsm_state82;
    static const sc_lv<79> ap_ST_fsm_state83;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4E;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_add_ln356_fu_636_p2();
    void thread_add_ln367_fu_619_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state83();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state28_io();
    void thread_ap_block_state3_io();
    void thread_ap_block_state68_pp0_stage0_iter0();
    void thread_ap_block_state69_pp0_stage0_iter1();
    void thread_ap_block_state70_io();
    void thread_ap_block_state70_pp0_stage0_iter2();
    void thread_ap_block_state75();
    void thread_ap_block_state76_pp1_stage0_iter0();
    void thread_ap_block_state77_pp1_stage0_iter1();
    void thread_ap_block_state78_io();
    void thread_ap_block_state78_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state68();
    void thread_ap_condition_pp1_exit_iter0_state76();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_probability_0_phi_fu_288_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_conv_kernel1_address0();
    void thread_conv_kernel1_ce0();
    void thread_conv_kernel1_d0();
    void thread_conv_kernel1_we0();
    void thread_conv_kernel2_address0();
    void thread_conv_kernel2_ce0();
    void thread_conv_kernel2_d0();
    void thread_conv_kernel2_we0();
    void thread_conv_kernel3_address0();
    void thread_conv_kernel3_ce0();
    void thread_conv_kernel3_d0();
    void thread_conv_kernel3_we0();
    void thread_data_ARADDR();
    void thread_data_ARBURST();
    void thread_data_ARCACHE();
    void thread_data_ARID();
    void thread_data_ARLEN();
    void thread_data_ARLOCK();
    void thread_data_ARPROT();
    void thread_data_ARQOS();
    void thread_data_ARREGION();
    void thread_data_ARSIZE();
    void thread_data_ARUSER();
    void thread_data_ARVALID();
    void thread_data_AWADDR();
    void thread_data_AWBURST();
    void thread_data_AWCACHE();
    void thread_data_AWID();
    void thread_data_AWLEN();
    void thread_data_AWLOCK();
    void thread_data_AWPROT();
    void thread_data_AWQOS();
    void thread_data_AWREGION();
    void thread_data_AWSIZE();
    void thread_data_AWUSER();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WDATA();
    void thread_data_WID();
    void thread_data_WLAST();
    void thread_data_WSTRB();
    void thread_data_WUSER();
    void thread_data_WVALID();
    void thread_data_blk_n_AW();
    void thread_data_blk_n_B();
    void thread_data_blk_n_W();
    void thread_empty_fu_569_p1();
    void thread_fc_hidden_layer1_address0();
    void thread_fc_hidden_layer1_ce0();
    void thread_fc_hidden_layer1_d0();
    void thread_fc_hidden_layer1_we0();
    void thread_fc_hidden_layer2_address0();
    void thread_fc_hidden_layer2_address1();
    void thread_fc_hidden_layer2_ce0();
    void thread_fc_hidden_layer2_ce1();
    void thread_fc_hidden_layer2_d1();
    void thread_fc_hidden_layer2_we1();
    void thread_fc_hidden_layer3_address0();
    void thread_fc_hidden_layer3_ce0();
    void thread_fc_hidden_layer3_d0();
    void thread_fc_hidden_layer3_we0();
    void thread_first_conv1_address0();
    void thread_first_conv1_ce0();
    void thread_first_conv1_ce1();
    void thread_first_conv1_we0();
    void thread_first_fc_0_address0();
    void thread_first_fc_0_ce0();
    void thread_first_fc_0_we0();
    void thread_first_relu_0_address0();
    void thread_first_relu_0_ce0();
    void thread_first_relu_0_we0();
    void thread_flatten_conv_0_address0();
    void thread_flatten_conv_0_ce0();
    void thread_flatten_conv_0_we0();
    void thread_grp_backward_fu_340_ap_start();
    void thread_grp_forward_fu_386_ap_start();
    void thread_grp_fu_431_p0();
    void thread_grp_fu_435_p0();
    void thread_grp_fu_449_p1();
    void thread_i_fu_602_p2();
    void thread_icmp_ln354_fu_563_p2();
    void thread_icmp_ln356_fu_630_p2();
    void thread_icmp_ln361_fu_579_p2();
    void thread_icmp_ln364_fu_596_p2();
    void thread_icmp_ln367_fu_613_p2();
    void thread_j_fu_585_p2();
    void thread_mnist_data_address0();
    void thread_mnist_data_ce0();
    void thread_mnist_data_ce1();
    void thread_mnist_data_we0();
    void thread_outmlp_0_address0();
    void thread_outmlp_0_ce0();
    void thread_outmlp_0_we0();
    void thread_result_address0();
    void thread_result_ce0();
    void thread_result_we0();
    void thread_second_fc_0_address0();
    void thread_second_fc_0_ce0();
    void thread_second_fc_0_we0();
    void thread_second_relu_0_address0();
    void thread_second_relu_0_ce0();
    void thread_second_relu_0_we0();
    void thread_sencond_conv1_address0();
    void thread_sencond_conv1_ce0();
    void thread_sencond_conv1_ce1();
    void thread_sencond_conv1_we0();
    void thread_zext_ln356_fu_642_p1();
    void thread_zext_ln362_fu_591_p1();
    void thread_zext_ln365_fu_608_p1();
    void thread_zext_ln367_fu_625_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
