#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 19 21:00:28 2023
# Process ID: 13456
# Current directory: C:/Users/pc/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8416 C:\Users\pc\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/pc/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/pc/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/FPGA-main/TP2/TP2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'TP2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
TP2_clk_wiz_1_0
TP2_rst_clk_wiz_1_100M_0
TP2_axi_gpio_0_0
TP2_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.512 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 21:01:31 2023...
