module top_module (
    input clk,
    input w, R, E, L,
    output Q
);

    wire d,d1;
    assign d1 = E? w:Q;
    assign d = L? R:d1;
    always @(posedge clk)
        Q <= d;
    
endmodule
