# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../../Desktop/AdderTest/Adder32.v" \
"../../../../../../../../../Desktop/AdderTest/Adder32_Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
