============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Program Files/Anlogic/TD4.6.4/bin/td.exe
   Built at =   16:39:36 Mar 27 2020
   Run by =     jerem
   Run Date =   Tue Oct 22 12:35:22 2002

   Run on =     DESKTOP-40PQF0K
============================================================
RUN-1002 : start command "open_project tutorial-4.al"
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "import_device eagle_20.db -package BGA256X"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-5007 WARNING: net 'fifo_Read_En' does not have a driver in UART_Transceiver.v(38)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_overflow' is constantly driven from multiple places in fifo_memory.v(51)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(90)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-8007 ERROR: net 'r_Data_Out[7]' is constantly driven from multiple places in fifo_memory.v(50)
HDL-8007 ERROR: another driver from here in fifo_memory.v(88)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-1200 : Current top model is UART_Transceiver
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment  i_Reset   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  i_RX_Serial   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Serial   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Done   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  i_Clock   LOCATION = K14; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "UART_Transceiver"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "fifo_memory"
SYN-1012 : SanityCheck: Model "lower_to_upper"
SYN-1016 : Merged 1 instances.
SYN-1026 : Infer Logic BRAM(ram_memory0)
	 port mode: single dual port
	 port a size: 8 x 8	 write mode: NORMAL
	 port b size: 8 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 1 instances.
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[0]", d: "i_RX_Serial", q: "o_RX_Byte[0]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[1]", d: "i_RX_Serial", q: "o_RX_Byte[1]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[2]", d: "i_RX_Serial", q: "o_RX_Byte[2]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[3]", d: "i_RX_Serial", q: "o_RX_Byte[3]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[4]", d: "i_RX_Serial", q: "o_RX_Byte[4]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[5]", d: "i_RX_Serial", q: "o_RX_Byte[5]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[6]", d: "i_RX_Serial", q: "o_RX_Byte[6]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[7]", d: "i_RX_Serial", q: "o_RX_Byte[7]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_TX", name: "o_TX_Serial_reg", d: "n10", q: "o_TX_Serial" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Active_reg", d: "n12", q: "o_TX_Active" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Done_reg", d: "n9", q: "o_TX_Done" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b0", d: "n11[0]", q: "r_Clock_Count[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b1", d: "n11[1]", q: "r_Clock_Count[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b2", d: "n11[2]", q: "r_Clock_Count[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b3", d: "n11[3]", q: "r_Clock_Count[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b4", d: "n11[4]", q: "r_Clock_Count[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b5", d: "n11[5]", q: "r_Clock_Count[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b6", d: "n11[6]", q: "r_Clock_Count[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b7", d: "n11[7]", q: "r_Clock_Count[7]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b0", d: "n13[0]", q: "r_Bit_Index[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b1", d: "n13[1]", q: "r_Bit_Index[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b2", d: "n13[2]", q: "r_Bit_Index[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b0", d: "i_TX_Byte[0]", q: "r_TX_Data[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b1", d: "i_TX_Byte[1]", q: "r_TX_Data[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b2", d: "i_TX_Byte[2]", q: "r_TX_Data[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b3", d: "i_TX_Byte[3]", q: "r_TX_Data[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b4", d: "i_TX_Byte[4]", q: "r_TX_Data[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b5", d: "i_TX_Byte[5]", q: "r_TX_Data[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b6", d: "i_TX_Byte[6]", q: "r_TX_Data[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b7", d: "i_TX_Byte[7]", q: "r_TX_Data[7]" // UART_TX.v(144)
SYN-1011 : Flatten model UART_Transceiver
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model fifo_memory
SYN-1011 : Flatten model lower_to_upper
SYN-1016 : Merged 8 instances.
SYN-5033 WARNING: The model (UART_Transceiver) has (25) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/add0> <Inpin: UART_RX_INST/add0.i0[0]> <Outpin: UART_RX_INST/add0.o[0]>   // UART_RX.v(74)
		<Net: UART_RX_INST/n7[0]>   
		<Inst: UART_RX_INST/mux3_b0> <Inpin: UART_RX_INST/mux3_b0.i1> <Outpin: UART_RX_INST/mux3_b0.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[0]>   
		<Inst: UART_RX_INST/mux7_b0> <Inpin: UART_RX_INST/mux7_b0.i2> <Outpin: UART_RX_INST/mux7_b0.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[0]>   // UART_RX.v(30)

SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 346/33 useful/useless nets, 283/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 398/33 useful/useless nets, 343/19 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 398/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file tutorial-4_rtl.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Gate Statistics
#Basic gates          247
  #and                 64
  #nand                 0
  #or                  19
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 86
  #bufif1               0
  #MX21                17
  #FADD                 0
  #DFF                 32
  #LATCH               29
#MACRO_ADD             12
#MACRO_EQ               3
#MACRO_MUX             52

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |UART_Transceiver |186    |61     |16     |
+---------------------------------------------------+

RUN-1002 : start command "export_db tutorial-4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/mux7_b1> <Inpin: UART_RX_INST/mux7_b1.i2> <Outpin: UART_RX_INST/mux7_b1.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[1]>   // UART_RX.v(30)
		<Inst: UART_RX_INST/lt0> <Inpin: UART_RX_INST/lt0.i0[1]> <Outpin: UART_RX_INST/lt0.o>   // UART_RX.v(83)
		<Net: UART_RX_INST/n11>   
		<Inst: UART_RX_INST/mux3_b1> <Inpin: UART_RX_INST/mux3_b1.sel> <Outpin: UART_RX_INST/mux3_b1.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[1]>   

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "fifo_memory_instance/ram_memory0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/0 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 374/0 useful/useless nets, 320/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 596/3 useful/useless nets, 547/0 useful/useless insts
SYN-8608 ERROR: Found error in combination
SYN-8609 ERROR: 372 all_primcombs, 274 topo_primcombs, 98 left_primcombs
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B1_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_1_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B0_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_0_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/r_SM_Main[0]" not visited	// UART_TX.v(32)
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8610 ERROR: comb size (372) != topo size (274)
SYN-8611 ERROR: loop size: 26
SYN-8451 ERROR: Model UART_Transceiver has combinational loop. Related instances are:
SYN-3001 : UART_TX_Inst/mux13 UART_TX_Inst/mux13_sel_is_0 UART_TX_Inst/mux3_b2 UART_TX_Inst/mux3_b2_sel_is_3 UART_TX_Inst/mux10/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_0  ...... 
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-1200 : Current top model is UART_Transceiver
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment  i_Reset   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  i_RX_Serial   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Serial   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Done   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  i_Clock   LOCATION = K14; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "UART_Transceiver"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "fifo_memory"
SYN-1012 : SanityCheck: Model "lower_to_upper"
SYN-1016 : Merged 1 instances.
SYN-1026 : Infer Logic BRAM(ram_memory0)
	 port mode: single dual port
	 port a size: 8 x 8	 write mode: NORMAL
	 port b size: 8 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 1 instances.
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[0]", d: "i_RX_Serial", q: "o_RX_Byte[0]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[1]", d: "i_RX_Serial", q: "o_RX_Byte[1]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[2]", d: "i_RX_Serial", q: "o_RX_Byte[2]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[3]", d: "i_RX_Serial", q: "o_RX_Byte[3]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[4]", d: "i_RX_Serial", q: "o_RX_Byte[4]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[5]", d: "i_RX_Serial", q: "o_RX_Byte[5]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[6]", d: "i_RX_Serial", q: "o_RX_Byte[6]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[7]", d: "i_RX_Serial", q: "o_RX_Byte[7]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_TX", name: "o_TX_Serial_reg", d: "n10", q: "o_TX_Serial" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Active_reg", d: "n12", q: "o_TX_Active" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Done_reg", d: "n9", q: "o_TX_Done" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b0", d: "n11[0]", q: "r_Clock_Count[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b1", d: "n11[1]", q: "r_Clock_Count[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b2", d: "n11[2]", q: "r_Clock_Count[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b3", d: "n11[3]", q: "r_Clock_Count[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b4", d: "n11[4]", q: "r_Clock_Count[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b5", d: "n11[5]", q: "r_Clock_Count[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b6", d: "n11[6]", q: "r_Clock_Count[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b7", d: "n11[7]", q: "r_Clock_Count[7]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b0", d: "n13[0]", q: "r_Bit_Index[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b1", d: "n13[1]", q: "r_Bit_Index[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b2", d: "n13[2]", q: "r_Bit_Index[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b0", d: "i_TX_Byte[0]", q: "r_TX_Data[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b1", d: "i_TX_Byte[1]", q: "r_TX_Data[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b2", d: "i_TX_Byte[2]", q: "r_TX_Data[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b3", d: "i_TX_Byte[3]", q: "r_TX_Data[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b4", d: "i_TX_Byte[4]", q: "r_TX_Data[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b5", d: "i_TX_Byte[5]", q: "r_TX_Data[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b6", d: "i_TX_Byte[6]", q: "r_TX_Data[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b7", d: "i_TX_Byte[7]", q: "r_TX_Data[7]" // UART_TX.v(144)
SYN-1011 : Flatten model UART_Transceiver
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model fifo_memory
SYN-1011 : Flatten model lower_to_upper
SYN-1016 : Merged 8 instances.
SYN-5033 WARNING: The model (UART_Transceiver) has (25) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/add0> <Inpin: UART_RX_INST/add0.i0[0]> <Outpin: UART_RX_INST/add0.o[0]>   // UART_RX.v(74)
		<Net: UART_RX_INST/n7[0]>   
		<Inst: UART_RX_INST/mux3_b0> <Inpin: UART_RX_INST/mux3_b0.i1> <Outpin: UART_RX_INST/mux3_b0.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[0]>   
		<Inst: UART_RX_INST/mux7_b0> <Inpin: UART_RX_INST/mux7_b0.i2> <Outpin: UART_RX_INST/mux7_b0.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[0]>   // UART_RX.v(30)

SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 346/33 useful/useless nets, 283/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 398/33 useful/useless nets, 343/19 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 398/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file tutorial-4_rtl.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Gate Statistics
#Basic gates          247
  #and                 64
  #nand                 0
  #or                  19
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 86
  #bufif1               0
  #MX21                17
  #FADD                 0
  #DFF                 32
  #LATCH               29
#MACRO_ADD             12
#MACRO_EQ               3
#MACRO_MUX             52

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |UART_Transceiver |186    |61     |16     |
+---------------------------------------------------+

RUN-1002 : start command "export_db tutorial-4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/mux7_b1> <Inpin: UART_RX_INST/mux7_b1.i2> <Outpin: UART_RX_INST/mux7_b1.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[1]>   // UART_RX.v(30)
		<Inst: UART_RX_INST/lt0> <Inpin: UART_RX_INST/lt0.i0[1]> <Outpin: UART_RX_INST/lt0.o>   // UART_RX.v(83)
		<Net: UART_RX_INST/n11>   
		<Inst: UART_RX_INST/mux3_b1> <Inpin: UART_RX_INST/mux3_b1.sel> <Outpin: UART_RX_INST/mux3_b1.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[1]>   

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "fifo_memory_instance/ram_memory0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/0 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 374/0 useful/useless nets, 320/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 596/3 useful/useless nets, 547/0 useful/useless insts
SYN-8608 ERROR: Found error in combination
SYN-8609 ERROR: 372 all_primcombs, 274 topo_primcombs, 98 left_primcombs
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B1_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_1_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B0_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_0_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/r_SM_Main[0]" not visited	// UART_TX.v(32)
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8610 ERROR: comb size (372) != topo size (274)
SYN-8611 ERROR: loop size: 26
SYN-8451 ERROR: Model UART_Transceiver has combinational loop. Related instances are:
SYN-3001 : UART_TX_Inst/mux13 UART_TX_Inst/mux13_sel_is_0 UART_TX_Inst/mux3_b2 UART_TX_Inst/mux3_b2_sel_is_3 UART_TX_Inst/mux12/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_0  ...... 
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-1200 : Current top model is UART_Transceiver
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment  i_Reset   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  i_RX_Serial   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Serial   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Done   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  i_Clock   LOCATION = K14; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "UART_Transceiver"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "fifo_memory"
SYN-1012 : SanityCheck: Model "lower_to_upper"
SYN-1016 : Merged 1 instances.
SYN-1026 : Infer Logic BRAM(ram_memory0)
	 port mode: single dual port
	 port a size: 8 x 8	 write mode: NORMAL
	 port b size: 8 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 1 instances.
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[0]", d: "i_RX_Serial", q: "o_RX_Byte[0]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[1]", d: "i_RX_Serial", q: "o_RX_Byte[1]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[2]", d: "i_RX_Serial", q: "o_RX_Byte[2]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[3]", d: "i_RX_Serial", q: "o_RX_Byte[3]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[4]", d: "i_RX_Serial", q: "o_RX_Byte[4]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[5]", d: "i_RX_Serial", q: "o_RX_Byte[5]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[6]", d: "i_RX_Serial", q: "o_RX_Byte[6]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[7]", d: "i_RX_Serial", q: "o_RX_Byte[7]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_TX", name: "o_TX_Serial_reg", d: "n10", q: "o_TX_Serial" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Active_reg", d: "n12", q: "o_TX_Active" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Done_reg", d: "n9", q: "o_TX_Done" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b0", d: "n11[0]", q: "r_Clock_Count[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b1", d: "n11[1]", q: "r_Clock_Count[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b2", d: "n11[2]", q: "r_Clock_Count[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b3", d: "n11[3]", q: "r_Clock_Count[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b4", d: "n11[4]", q: "r_Clock_Count[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b5", d: "n11[5]", q: "r_Clock_Count[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b6", d: "n11[6]", q: "r_Clock_Count[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b7", d: "n11[7]", q: "r_Clock_Count[7]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b0", d: "n13[0]", q: "r_Bit_Index[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b1", d: "n13[1]", q: "r_Bit_Index[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b2", d: "n13[2]", q: "r_Bit_Index[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b0", d: "i_TX_Byte[0]", q: "r_TX_Data[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b1", d: "i_TX_Byte[1]", q: "r_TX_Data[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b2", d: "i_TX_Byte[2]", q: "r_TX_Data[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b3", d: "i_TX_Byte[3]", q: "r_TX_Data[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b4", d: "i_TX_Byte[4]", q: "r_TX_Data[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b5", d: "i_TX_Byte[5]", q: "r_TX_Data[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b6", d: "i_TX_Byte[6]", q: "r_TX_Data[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b7", d: "i_TX_Byte[7]", q: "r_TX_Data[7]" // UART_TX.v(144)
SYN-1011 : Flatten model UART_Transceiver
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model fifo_memory
SYN-1011 : Flatten model lower_to_upper
SYN-1016 : Merged 8 instances.
SYN-5033 WARNING: The model (UART_Transceiver) has (25) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/add0> <Inpin: UART_RX_INST/add0.i0[0]> <Outpin: UART_RX_INST/add0.o[0]>   // UART_RX.v(74)
		<Net: UART_RX_INST/n7[0]>   
		<Inst: UART_RX_INST/mux3_b0> <Inpin: UART_RX_INST/mux3_b0.i1> <Outpin: UART_RX_INST/mux3_b0.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[0]>   
		<Inst: UART_RX_INST/mux7_b0> <Inpin: UART_RX_INST/mux7_b0.i2> <Outpin: UART_RX_INST/mux7_b0.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[0]>   // UART_RX.v(30)

SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 346/33 useful/useless nets, 283/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 398/33 useful/useless nets, 343/19 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 398/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file tutorial-4_rtl.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Gate Statistics
#Basic gates          247
  #and                 64
  #nand                 0
  #or                  19
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 86
  #bufif1               0
  #MX21                17
  #FADD                 0
  #DFF                 32
  #LATCH               29
#MACRO_ADD             12
#MACRO_EQ               3
#MACRO_MUX             52

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |UART_Transceiver |186    |61     |16     |
+---------------------------------------------------+

RUN-1002 : start command "export_db tutorial-4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/mux7_b1> <Inpin: UART_RX_INST/mux7_b1.i2> <Outpin: UART_RX_INST/mux7_b1.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[1]>   // UART_RX.v(30)
		<Inst: UART_RX_INST/lt0> <Inpin: UART_RX_INST/lt0.i0[1]> <Outpin: UART_RX_INST/lt0.o>   // UART_RX.v(83)
		<Net: UART_RX_INST/n11>   
		<Inst: UART_RX_INST/mux3_b1> <Inpin: UART_RX_INST/mux3_b1.sel> <Outpin: UART_RX_INST/mux3_b1.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[1]>   

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "fifo_memory_instance/ram_memory0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/0 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 374/0 useful/useless nets, 320/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 596/3 useful/useless nets, 547/0 useful/useless insts
SYN-8608 ERROR: Found error in combination
SYN-8609 ERROR: 372 all_primcombs, 274 topo_primcombs, 98 left_primcombs
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B1_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_1_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B0_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_0_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/r_SM_Main[0]" not visited	// UART_TX.v(32)
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8610 ERROR: comb size (372) != topo size (274)
SYN-8611 ERROR: loop size: 26
SYN-8451 ERROR: Model UART_Transceiver has combinational loop. Related instances are:
SYN-3001 : UART_TX_Inst/mux10/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux13 UART_TX_Inst/mux13_sel_is_0 UART_TX_Inst/mux3_b2 UART_TX_Inst/mux3_b2_sel_is_3 UART_TX_Inst/mux9/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_3  ...... 
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-1200 : Current top model is UART_Transceiver
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment  i_Reset   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  i_RX_Serial   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Serial   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Done   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  i_Clock   LOCATION = K14; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "UART_Transceiver"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "fifo_memory"
SYN-1012 : SanityCheck: Model "lower_to_upper"
SYN-1016 : Merged 1 instances.
SYN-1026 : Infer Logic BRAM(ram_memory0)
	 port mode: single dual port
	 port a size: 8 x 8	 write mode: NORMAL
	 port b size: 8 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 1 instances.
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[0]", d: "i_RX_Serial", q: "o_RX_Byte[0]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[1]", d: "i_RX_Serial", q: "o_RX_Byte[1]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[2]", d: "i_RX_Serial", q: "o_RX_Byte[2]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[3]", d: "i_RX_Serial", q: "o_RX_Byte[3]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[4]", d: "i_RX_Serial", q: "o_RX_Byte[4]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[5]", d: "i_RX_Serial", q: "o_RX_Byte[5]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[6]", d: "i_RX_Serial", q: "o_RX_Byte[6]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[7]", d: "i_RX_Serial", q: "o_RX_Byte[7]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_TX", name: "o_TX_Serial_reg", d: "n10", q: "o_TX_Serial" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Active_reg", d: "n12", q: "o_TX_Active" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Done_reg", d: "n9", q: "o_TX_Done" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b0", d: "n11[0]", q: "r_Clock_Count[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b1", d: "n11[1]", q: "r_Clock_Count[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b2", d: "n11[2]", q: "r_Clock_Count[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b3", d: "n11[3]", q: "r_Clock_Count[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b4", d: "n11[4]", q: "r_Clock_Count[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b5", d: "n11[5]", q: "r_Clock_Count[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b6", d: "n11[6]", q: "r_Clock_Count[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b7", d: "n11[7]", q: "r_Clock_Count[7]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b0", d: "n13[0]", q: "r_Bit_Index[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b1", d: "n13[1]", q: "r_Bit_Index[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b2", d: "n13[2]", q: "r_Bit_Index[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b0", d: "i_TX_Byte[0]", q: "r_TX_Data[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b1", d: "i_TX_Byte[1]", q: "r_TX_Data[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b2", d: "i_TX_Byte[2]", q: "r_TX_Data[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b3", d: "i_TX_Byte[3]", q: "r_TX_Data[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b4", d: "i_TX_Byte[4]", q: "r_TX_Data[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b5", d: "i_TX_Byte[5]", q: "r_TX_Data[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b6", d: "i_TX_Byte[6]", q: "r_TX_Data[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b7", d: "i_TX_Byte[7]", q: "r_TX_Data[7]" // UART_TX.v(144)
SYN-1011 : Flatten model UART_Transceiver
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model fifo_memory
SYN-1011 : Flatten model lower_to_upper
SYN-1016 : Merged 8 instances.
SYN-5033 WARNING: The model (UART_Transceiver) has (25) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/add0> <Inpin: UART_RX_INST/add0.i0[0]> <Outpin: UART_RX_INST/add0.o[0]>   // UART_RX.v(74)
		<Net: UART_RX_INST/n7[0]>   
		<Inst: UART_RX_INST/mux3_b0> <Inpin: UART_RX_INST/mux3_b0.i1> <Outpin: UART_RX_INST/mux3_b0.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[0]>   
		<Inst: UART_RX_INST/mux7_b0> <Inpin: UART_RX_INST/mux7_b0.i2> <Outpin: UART_RX_INST/mux7_b0.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[0]>   // UART_RX.v(30)

SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 346/33 useful/useless nets, 283/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 398/33 useful/useless nets, 343/19 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 398/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file tutorial-4_rtl.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Gate Statistics
#Basic gates          247
  #and                 64
  #nand                 0
  #or                  19
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 86
  #bufif1               0
  #MX21                17
  #FADD                 0
  #DFF                 32
  #LATCH               29
#MACRO_ADD             12
#MACRO_EQ               3
#MACRO_MUX             52

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |UART_Transceiver |186    |61     |16     |
+---------------------------------------------------+

RUN-1002 : start command "export_db tutorial-4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/mux7_b1> <Inpin: UART_RX_INST/mux7_b1.i2> <Outpin: UART_RX_INST/mux7_b1.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[1]>   // UART_RX.v(30)
		<Inst: UART_RX_INST/lt0> <Inpin: UART_RX_INST/lt0.i0[1]> <Outpin: UART_RX_INST/lt0.o>   // UART_RX.v(83)
		<Net: UART_RX_INST/n11>   
		<Inst: UART_RX_INST/mux3_b1> <Inpin: UART_RX_INST/mux3_b1.sel> <Outpin: UART_RX_INST/mux3_b1.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[1]>   

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "fifo_memory_instance/ram_memory0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/0 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 374/0 useful/useless nets, 320/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 596/3 useful/useless nets, 547/0 useful/useless insts
SYN-8608 ERROR: Found error in combination
SYN-8609 ERROR: 372 all_primcombs, 274 topo_primcombs, 98 left_primcombs
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B1_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_1_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B0_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_0_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/r_SM_Main[0]" not visited	// UART_TX.v(32)
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8610 ERROR: comb size (372) != topo size (274)
SYN-8611 ERROR: loop size: 26
SYN-8451 ERROR: Model UART_Transceiver has combinational loop. Related instances are:
SYN-3001 : UART_TX_Inst/mux13 UART_TX_Inst/mux13_sel_is_0 UART_TX_Inst/mux10/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b2 UART_TX_Inst/mux3_b2_sel_is_3 UART_TX_Inst/mux3_b0/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_2  ...... 
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-1200 : Current top model is UART_Transceiver
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment  i_Reset   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  i_RX_Serial   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Serial   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_TX_Done   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  i_Clock   LOCATION = K14; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "UART_Transceiver"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "fifo_memory"
SYN-1012 : SanityCheck: Model "lower_to_upper"
SYN-1016 : Merged 1 instances.
SYN-1026 : Infer Logic BRAM(ram_memory0)
	 port mode: single dual port
	 port a size: 8 x 8	 write mode: NORMAL
	 port b size: 8 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 1 instances.
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[0]", d: "i_RX_Serial", q: "o_RX_Byte[0]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[1]", d: "i_RX_Serial", q: "o_RX_Byte[1]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[2]", d: "i_RX_Serial", q: "o_RX_Byte[2]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[3]", d: "i_RX_Serial", q: "o_RX_Byte[3]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[4]", d: "i_RX_Serial", q: "o_RX_Byte[4]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[5]", d: "i_RX_Serial", q: "o_RX_Byte[5]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[6]", d: "i_RX_Serial", q: "o_RX_Byte[6]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_RX", name: "r_RX_Byte_reg[7]", d: "i_RX_Serial", q: "o_RX_Byte[7]" // UART_RX.v(138)
SYN-5015 WARNING: Found latch in "UART_TX", name: "o_TX_Serial_reg", d: "n10", q: "o_TX_Serial" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Active_reg", d: "n12", q: "o_TX_Active" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "r_TX_Done_reg", d: "n9", q: "o_TX_Done" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b0", d: "n11[0]", q: "r_Clock_Count[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b1", d: "n11[1]", q: "r_Clock_Count[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b2", d: "n11[2]", q: "r_Clock_Count[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b3", d: "n11[3]", q: "r_Clock_Count[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b4", d: "n11[4]", q: "r_Clock_Count[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b5", d: "n11[5]", q: "r_Clock_Count[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b6", d: "n11[6]", q: "r_Clock_Count[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg0_b7", d: "n11[7]", q: "r_Clock_Count[7]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b0", d: "n13[0]", q: "r_Bit_Index[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b1", d: "n13[1]", q: "r_Bit_Index[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg1_b2", d: "n13[2]", q: "r_Bit_Index[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b0", d: "i_TX_Byte[0]", q: "r_TX_Data[0]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b1", d: "i_TX_Byte[1]", q: "r_TX_Data[1]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b2", d: "i_TX_Byte[2]", q: "r_TX_Data[2]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b3", d: "i_TX_Byte[3]", q: "r_TX_Data[3]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b4", d: "i_TX_Byte[4]", q: "r_TX_Data[4]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b5", d: "i_TX_Byte[5]", q: "r_TX_Data[5]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b6", d: "i_TX_Byte[6]", q: "r_TX_Data[6]" // UART_TX.v(144)
SYN-5015 WARNING: Found latch in "UART_TX", name: "reg2_b7", d: "i_TX_Byte[7]", q: "r_TX_Data[7]" // UART_TX.v(144)
SYN-1011 : Flatten model UART_Transceiver
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model fifo_memory
SYN-1011 : Flatten model lower_to_upper
SYN-1016 : Merged 8 instances.
SYN-5033 WARNING: The model (UART_Transceiver) has (25) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/add0> <Inpin: UART_RX_INST/add0.i0[0]> <Outpin: UART_RX_INST/add0.o[0]>   // UART_RX.v(74)
		<Net: UART_RX_INST/n7[0]>   
		<Inst: UART_RX_INST/mux3_b0> <Inpin: UART_RX_INST/mux3_b0.i1> <Outpin: UART_RX_INST/mux3_b0.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[0]>   
		<Inst: UART_RX_INST/mux7_b0> <Inpin: UART_RX_INST/mux7_b0.i2> <Outpin: UART_RX_INST/mux7_b0.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[0]>   // UART_RX.v(30)

SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 346/33 useful/useless nets, 283/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 398/33 useful/useless nets, 343/19 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 398/0 useful/useless nets, 343/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file tutorial-4_rtl.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Gate Statistics
#Basic gates          247
  #and                 64
  #nand                 0
  #or                  19
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 86
  #bufif1               0
  #MX21                17
  #FADD                 0
  #DFF                 32
  #LATCH               29
#MACRO_ADD             12
#MACRO_EQ               3
#MACRO_MUX             52

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |UART_Transceiver |186    |61     |16     |
+---------------------------------------------------+

RUN-1002 : start command "export_db tutorial-4_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_RX_INST/mux7_b1> <Inpin: UART_RX_INST/mux7_b1.i2> <Outpin: UART_RX_INST/mux7_b1.o>   // UART_RX.v(137)
		<Net: UART_RX_INST/r_Clock_Count[1]>   // UART_RX.v(30)
		<Inst: UART_RX_INST/lt0> <Inpin: UART_RX_INST/lt0.i0[1]> <Outpin: UART_RX_INST/lt0.o>   // UART_RX.v(83)
		<Net: UART_RX_INST/n11>   
		<Inst: UART_RX_INST/mux3_b1> <Inpin: UART_RX_INST/mux3_b1.sel> <Outpin: UART_RX_INST/mux3_b1.o>   // UART_RX.v(104)
		<Net: UART_RX_INST/n17[1]>   

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "fifo_memory_instance/ram_memory0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/0 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 42 instances.
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 374/0 useful/useless nets, 320/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-1032 : 410/0 useful/useless nets, 361/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-1032 : 596/3 useful/useless nets, 547/0 useful/useless insts
SYN-8608 ERROR: Found error in combination
SYN-8609 ERROR: 372 all_primcombs, 274 topo_primcombs, 98 left_primcombs
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B1_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_1_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/mux3_b0/B0_0" not visited
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_0_0" not ready
SYN-8002 ERROR:     Net "UART_TX_Inst/r_SM_Main[0]" not visited	// UART_TX.v(32)
SYN-8002 ERROR:     "UART_TX_Inst/mux3_b0/al_mux_b0_2_0" not ready
SYN-8610 ERROR: comb size (372) != topo size (274)
SYN-8611 ERROR: loop size: 26
SYN-8451 ERROR: Model UART_Transceiver has combinational loop. Related instances are:
SYN-3001 : UART_TX_Inst/mux9/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux5/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b1/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux9/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b2 UART_TX_Inst/mux3_b2_sel_is_3 UART_TX_Inst/mux3_b0/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux3_b0/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux13 UART_TX_Inst/mux13_sel_is_0 UART_TX_Inst/mux12/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_0 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux12/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_2 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_3 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_1 UART_TX_Inst/mux3_b0/al_mux_b0_2_0 UART_TX_Inst/mux10/al_mux_b0_0_0  ...... 
RUN-1002 : start command "optimize_gate -packarea tutorial-4_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
SYN-1016 : Merged 11 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-5033 WARNING: The model (UART_Transceiver) has (22) stable comb insts loops, print one loop:
		<Inst: UART_TX_Inst/mux3_b0/al_mux_b0_0_0> <Inpin: UART_TX_Inst/mux3_b0/al_mux_b0_0_0.sel> <Outpin: UART_TX_Inst/mux3_b0/al_mux_b0_0_0.o>   
		<Net: UART_TX_Inst/mux3_b0/B0_0>   
		<Inst: UART_TX_Inst/mux3_b0/al_mux_b0_1_0> <Inpin: UART_TX_Inst/mux3_b0/al_mux_b0_1_0.i0> <Outpin: UART_TX_Inst/mux3_b0/al_mux_b0_1_0.o>   
		<Net: UART_TX_Inst/mux3_b0/B1_0>   
		<Inst: UART_TX_Inst/mux3_b0/al_mux_b0_2_0> <Inpin: UART_TX_Inst/mux3_b0/al_mux_b0_2_0.i0> <Outpin: UART_TX_Inst/mux3_b0/al_mux_b0_2_0.o>   
		<Net: UART_TX_Inst/r_SM_Main[0]>   // UART_TX.v(32)

SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 586/0 useful/useless nets, 537/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2571 : Optimize after map_dsp, round 1, 66 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 520/0 useful/useless nets, 471/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 518/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 11 better
SYN-2501 : Optimize round 2
SYN-1032 : 515/0 useful/useless nets, 466/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 515/0 useful/useless nets, 466/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX_Inst/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.28), #lev = 7 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 288 instances into 120 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "UART_Transceiver" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 365/0 useful/useless nets, 322/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 59 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 28 adder to BLE ...
SYN-4008 : Packed 28 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 142 LUT to BLE ...
SYN-4008 : Packed 142 LUT and 29 SEQ to BLE.
SYN-4003 : Packing 30 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (30 nodes)...
SYN-4004 : #1: Packed 26 SEQ (72 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "UART_Transceiver" (AL_USER_NORMAL) with 146/229 primitive instances ...
RUN-1002 : start command "report_area -file tutorial-4_gate.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   59   out of  19600    0.30%
#le                   198
  #lut only           139   out of    198   70.20%
  #reg only             4   out of    198    2.02%
  #lut&reg             55   out of    198   27.78%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               1
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |UART_Transceiver |198   |194   |59    |
+------------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model UART_Transceiver
SYN-1016 : Merged 3 instances.
SYN-1047 : Net: UART_RX_INST/n11_keep_al_n11 will be renamed with UART_RX_INST/n11_al_u11 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/n11_keep_al_n12 will be renamed with UART_RX_INST/n11_al_u12 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/n17[1]_keep_al_n83 will be renamed with UART_RX_INST/n17[1]_al_u86 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/n4[1]_keep will be renamed with UART_RX_INST/n4[1] for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[1]_keep_al_n4 will be renamed with UART_RX_INST/r_Clock_Count[1]_al_u4 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[2]_keep_al_n5 will be renamed with UART_RX_INST/r_Clock_Count[2]_al_u5 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[2]_keep_al_n6 will be renamed with UART_RX_INST/r_Clock_Count[2]_al_u6 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[3]_keep_al_n7 will be renamed with UART_RX_INST/r_Clock_Count[3]_al_u7 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[3]_keep_al_n8 will be renamed with UART_RX_INST/r_Clock_Count[3]_al_u8 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[4]_keep_al_n10 will be renamed with UART_RX_INST/r_Clock_Count[4]_al_u10 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[4]_keep_al_n9 will be renamed with UART_RX_INST/r_Clock_Count[4]_al_u9 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[5]_keep_al_n84 will be renamed with UART_RX_INST/r_Clock_Count[5]_al_u87 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[5]_keep_al_n85 will be renamed with UART_RX_INST/r_Clock_Count[5]_al_u88 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[6]_keep_al_n86 will be renamed with UART_RX_INST/r_Clock_Count[6]_al_u89 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[6]_keep_al_n87 will be renamed with UART_RX_INST/r_Clock_Count[6]_al_u90 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[7]_keep_al_n88 will be renamed with UART_RX_INST/r_Clock_Count[7]_al_u91 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_Clock_Count[7]_keep_al_n89 will be renamed with UART_RX_INST/r_Clock_Count[7]_al_u92 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[0]_keep_al_n14 will be renamed with UART_RX_INST/r_SM_Main[0]_al_u14 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[1]_keep_al_n0 will be renamed with UART_RX_INST/r_SM_Main[1]_al_u0 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[1]_keep_al_n13 will be renamed with UART_RX_INST/r_SM_Main[1]_al_u13 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[2]_keep_al_n1 will be renamed with UART_RX_INST/r_SM_Main[2]_al_u1 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[2]_keep_al_n2 will be renamed with UART_RX_INST/r_SM_Main[2]_al_u2 for synthesis keep.
SYN-1047 : Net: UART_RX_INST/r_SM_Main[2]_keep_al_n3 will be renamed with UART_RX_INST/r_SM_Main[2]_al_u3 for synthesis keep.
SYN-1047 : Net: UART_TX_Inst/mux3_b0/B1_1_keep will be renamed with UART_TX_Inst/mux3_b0/B1_1 for synthesis keep.
SYN-1047 : Net: UART_TX_Inst/mux3_b1/B1_1_keep will be renamed with UART_TX_Inst/mux3_b1/B1_1 for synthesis keep.
SYN-1047 : Net: UART_TX_Inst/r_SM_Main[1]_keep_al_n90 will be renamed with UART_TX_Inst/r_SM_Main[1]_al_u93 for synthesis keep.
SYN-1047 : Net: UART_TX_Inst/r_SM_Main[2]_keep_al_n91 will be renamed with UART_TX_Inst/r_SM_Main[2]_al_u94 for synthesis keep.
SYN-1047 : Net: UART_TX_Inst/r_SM_Main[2]_neg_al_n39_keep will be renamed with UART_TX_Inst/r_SM_Main[2]_neg_al_n39 for synthesis keep.
RUN-1002 : start command "export_db tutorial-4_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/n11' already exists. Use 'UART_RX_INST/n11_keep' instead.
SYN-5016 WARNING: The bus index '1' already exists in bus 'UART_RX_INST/n17'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/n17[1]' already exists. Use 'UART_RX_INST/n17[1]_keep' instead.
SYN-5018 WARNING: Rename 'KEEP' net from 'UART_RX_INST/n18_keep' to 'UART_RX_INST/n18'.
SYN-5016 WARNING: The bus index '0' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5018 WARNING: Rename 'KEEP' net from 'UART_RX_INST/r_Clock_Count[0]_keep' to 'UART_RX_INST/r_Clock_Count[0]'.
SYN-5016 WARNING: The bus index '1' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[1]' already exists. Use 'UART_RX_INST/r_Clock_Count[1]_keep' instead.
SYN-5016 WARNING: The bus index '2' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[2]' already exists. Use 'UART_RX_INST/r_Clock_Count[2]_keep' instead.
SYN-5016 WARNING: The bus index '3' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[3]' already exists. Use 'UART_RX_INST/r_Clock_Count[3]_keep' instead.
SYN-5016 WARNING: The bus index '4' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[4]' already exists. Use 'UART_RX_INST/r_Clock_Count[4]_keep' instead.
SYN-5016 WARNING: The bus index '5' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[5]' already exists. Use 'UART_RX_INST/r_Clock_Count[5]_keep' instead.
SYN-5016 WARNING: The bus index '6' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[6]' already exists. Use 'UART_RX_INST/r_Clock_Count[6]_keep' instead.
SYN-5016 WARNING: The bus index '7' already exists in bus 'UART_RX_INST/r_Clock_Count'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_Clock_Count[7]' already exists. Use 'UART_RX_INST/r_Clock_Count[7]_keep' instead.
SYN-5016 WARNING: The bus index '0' already exists in bus 'UART_RX_INST/r_SM_Main'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_SM_Main[0]' already exists. Use 'UART_RX_INST/r_SM_Main[0]_keep' instead.
SYN-5016 WARNING: The bus index '1' already exists in bus 'UART_RX_INST/r_SM_Main'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_SM_Main[1]' already exists. Use 'UART_RX_INST/r_SM_Main[1]_keep' instead.
SYN-5016 WARNING: The bus index '2' already exists in bus 'UART_RX_INST/r_SM_Main'.
SYN-5017 WARNING: The 'KEEP' net 'UART_RX_INST/r_SM_Main[2]' already exists. Use 'UART_RX_INST/r_SM_Main[2]_keep' instead.
SYN-5018 WARNING: Rename 'KEEP' net from 'UART_TX_Inst/mux3_b0/B0_1_keep' to 'UART_TX_Inst/mux3_b0/B0_1'.
SYN-5016 WARNING: The bus index '0' already exists in bus 'UART_TX_Inst/r_SM_Main'.
SYN-5018 WARNING: Rename 'KEEP' net from 'UART_TX_Inst/r_SM_Main[0]_keep' to 'UART_TX_Inst/r_SM_Main[0]'.
SYN-5016 WARNING: The bus index '1' already exists in bus 'UART_TX_Inst/r_SM_Main'.
SYN-5017 WARNING: The 'KEEP' net 'UART_TX_Inst/r_SM_Main[1]' already exists. Use 'UART_TX_Inst/r_SM_Main[1]_keep' instead.
SYN-5016 WARNING: The bus index '2' already exists in bus 'UART_TX_Inst/r_SM_Main'.
SYN-5017 WARNING: The 'KEEP' net 'UART_TX_Inst/r_SM_Main[2]' already exists. Use 'UART_TX_Inst/r_SM_Main[2]_keep' instead.
SYN-4024 : Net "i_Clock_pad" drive clk pins.
SYN-4024 : Net "UART_TX_Inst/r_SM_Main[2]_neg_al_n39" drive clk pins.
SYN-4024 : Net "UART_TX_Inst/n19" drive clk pins.
SYN-4024 : Net "UART_TX_Inst/n18" drive clk pins.
SYN-4025 : Tag rtl::Net UART_TX_Inst/n18 as clock net
SYN-4025 : Tag rtl::Net UART_TX_Inst/n19 as clock net
SYN-4025 : Tag rtl::Net UART_TX_Inst/r_SM_Main[2]_neg_al_n39 as clock net
SYN-4025 : Tag rtl::Net i_Clock_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_TX_Inst/r_SM_Main[2]_neg_al_n39 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net UART_TX_Inst/n19 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net UART_TX_Inst/n18 to drive 2 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 114 instances
RUN-1001 : 52 mslices, 49 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 256 nets
RUN-1001 : 145 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 111 instances, 101 slices, 7 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model UART_Transceiver.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 864, tnet num: 253, tinst num: 111, tnode num: 998, tedge num: 1346.
TMR-2507 : Eliminate loop in the timing graph, delete 37 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 90 clock pins, and constraint 134 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024590s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 82031.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 55668.5, overlap = 2.25
PHY-3002 : Step(2): len = 42884.4, overlap = 2.25
PHY-3002 : Step(3): len = 35662.7, overlap = 2.25
PHY-3002 : Step(4): len = 31301.6, overlap = 2.25
PHY-3002 : Step(5): len = 28353.4, overlap = 2.25
PHY-3002 : Step(6): len = 25646.8, overlap = 2.25
PHY-3002 : Step(7): len = 22745.3, overlap = 2.25
PHY-3002 : Step(8): len = 19228.1, overlap = 2.25
PHY-3002 : Step(9): len = 17010.7, overlap = 2.25
PHY-3002 : Step(10): len = 14524, overlap = 2.25
PHY-3002 : Step(11): len = 11448.8, overlap = 2.25
PHY-3002 : Step(12): len = 10116.7, overlap = 2.5
PHY-3002 : Step(13): len = 9075.5, overlap = 2.25
PHY-3002 : Step(14): len = 7842.7, overlap = 2.75
PHY-3002 : Step(15): len = 7378.3, overlap = 2.75
PHY-3002 : Step(16): len = 6640.5, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114547
PHY-3002 : Step(17): len = 6943.5, overlap = 2.25
PHY-3002 : Step(18): len = 6763.3, overlap = 2.25
PHY-3002 : Step(19): len = 6761.1, overlap = 2.25
PHY-3002 : Step(20): len = 6321.4, overlap = 2.25
PHY-3002 : Step(21): len = 6408.7, overlap = 2.25
PHY-3002 : Step(22): len = 6311.6, overlap = 2.25
PHY-3002 : Step(23): len = 6172.5, overlap = 2.25
PHY-3002 : Step(24): len = 6187.8, overlap = 2.25
PHY-3002 : Step(25): len = 6007.3, overlap = 2.25
PHY-3002 : Step(26): len = 5962.7, overlap = 2.25
PHY-3002 : Step(27): len = 5680.3, overlap = 2.25
PHY-3002 : Step(28): len = 5686.7, overlap = 2.25
PHY-3002 : Step(29): len = 5560.1, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229095
PHY-3002 : Step(30): len = 5590.4, overlap = 2.25
PHY-3002 : Step(31): len = 5591.4, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008133s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 6029.8, overlap = 2.5
PHY-3002 : Step(33): len = 6068.5, overlap = 2.5
PHY-3002 : Step(34): len = 6018.5, overlap = 3.75
PHY-3002 : Step(35): len = 6025.3, overlap = 5.25
PHY-3002 : Step(36): len = 5961.3, overlap = 4.75
PHY-3002 : Step(37): len = 5932.7, overlap = 4.5
PHY-3002 : Step(38): len = 5757.4, overlap = 5
PHY-3002 : Step(39): len = 5644, overlap = 4.75
PHY-3002 : Step(40): len = 5531.3, overlap = 4.75
PHY-3002 : Step(41): len = 5479.3, overlap = 4.75
PHY-3002 : Step(42): len = 5387.5, overlap = 4.75
PHY-3002 : Step(43): len = 5262.9, overlap = 4.75
PHY-3002 : Step(44): len = 5179.9, overlap = 4.75
PHY-3002 : Step(45): len = 5026.9, overlap = 4.75
PHY-3002 : Step(46): len = 4977.2, overlap = 4.25
PHY-3002 : Step(47): len = 4756.8, overlap = 3
PHY-3002 : Step(48): len = 4622.1, overlap = 2.5
PHY-3002 : Step(49): len = 4516, overlap = 1
PHY-3002 : Step(50): len = 4357.1, overlap = 1.5
PHY-3002 : Step(51): len = 4265.4, overlap = 2.75
PHY-3002 : Step(52): len = 4169.5, overlap = 2.75
PHY-3002 : Step(53): len = 4111.7, overlap = 2.75
PHY-3002 : Step(54): len = 4106.4, overlap = 2.5
PHY-3002 : Step(55): len = 4029.1, overlap = 2.5
PHY-3002 : Step(56): len = 4026.6, overlap = 2.5
PHY-3002 : Step(57): len = 4008.3, overlap = 2.5
PHY-3002 : Step(58): len = 3944, overlap = 2.5
PHY-3002 : Step(59): len = 3880.1, overlap = 2.5
PHY-3002 : Step(60): len = 3870.8, overlap = 2.5
PHY-3002 : Step(61): len = 3819.8, overlap = 2.5
PHY-3002 : Step(62): len = 3792, overlap = 2.5
PHY-3002 : Step(63): len = 3798.1, overlap = 2.25
PHY-3002 : Step(64): len = 3725.2, overlap = 1.75
PHY-3002 : Step(65): len = 3701.9, overlap = 1.5
PHY-3002 : Step(66): len = 3704.8, overlap = 0.75
PHY-3002 : Step(67): len = 3676.8, overlap = 2.5
PHY-3002 : Step(68): len = 3607.9, overlap = 4
PHY-3002 : Step(69): len = 3506.9, overlap = 4.75
PHY-3002 : Step(70): len = 3475.9, overlap = 4.5
PHY-3002 : Step(71): len = 3475.9, overlap = 4.5
PHY-3002 : Step(72): len = 3436.2, overlap = 4.5
PHY-3002 : Step(73): len = 3436.2, overlap = 4.5
PHY-3002 : Step(74): len = 3427.3, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83451e-06
PHY-3002 : Step(75): len = 3424.8, overlap = 12.75
PHY-3002 : Step(76): len = 3424.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014008s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00285455
PHY-3002 : Step(77): len = 8515.5, overlap = 3
PHY-3002 : Step(78): len = 8733.2, overlap = 2.75
PHY-3002 : Step(79): len = 8243.7, overlap = 3.5
PHY-3002 : Step(80): len = 8200.3, overlap = 2.75
PHY-3002 : Step(81): len = 7633.7, overlap = 3.5
PHY-3002 : Step(82): len = 7491.9, overlap = 2.25
PHY-3002 : Step(83): len = 7051.7, overlap = 3.5
PHY-3002 : Step(84): len = 6928, overlap = 3.75
PHY-3002 : Step(85): len = 6812.4, overlap = 4
PHY-3002 : Step(86): len = 6768.6, overlap = 4
PHY-3002 : Step(87): len = 6649.1, overlap = 4.25
PHY-3002 : Step(88): len = 6604.6, overlap = 4
PHY-3002 : Step(89): len = 6561.1, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00567915
PHY-3002 : Step(90): len = 6607.9, overlap = 4
PHY-3002 : Step(91): len = 6576.6, overlap = 4
PHY-3002 : Step(92): len = 6576.6, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0113583
PHY-3002 : Step(93): len = 6601.8, overlap = 3.75
PHY-3002 : Step(94): len = 6598.1, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7395.5, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 7419.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 10672, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 10824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023827s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.2%)

RUN-1003 : finish command "place" in  3.793370s wall, 4.765625s user + 2.343750s system = 7.109375s CPU (187.4%)

RUN-1004 : used memory is 233 MB, reserved memory is 192 MB, peak memory is 248 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 133 to 99
PHY-1001 : Pin misalignment score is improved from 99 to 100
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 114 instances
RUN-1001 : 52 mslices, 49 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 256 nets
RUN-1001 : 145 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 10672, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 10824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027046s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (346.6%)

PHY-1001 : End global routing;  0.105696s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (177.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net UART_TX_Inst/n18_gclk_net will be merged with clock UART_TX_Inst/n18
PHY-1001 : clock net UART_TX_Inst/n19_gclk_net will be merged with clock UART_TX_Inst/n19
PHY-1001 : clock net UART_TX_Inst/r_SM_Main[2]_neg_al_n39_gclk_net will be merged with clock UART_TX_Inst/r_SM_Main[2]_neg_al_n39
PHY-1001 : net i_Clock_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 5112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.327215s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (105.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 5112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 22216, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.368880s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (139.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22184
PHY-1001 : End DR Iter 1; 0.008635s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (361.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net UART_TX_Inst/n18_gclk_net will be merged with clock UART_TX_Inst/n18
PHY-1001 : clock net UART_TX_Inst/n19_gclk_net will be merged with clock UART_TX_Inst/n19
PHY-1001 : clock net UART_TX_Inst/r_SM_Main[2]_neg_al_n39_gclk_net will be merged with clock UART_TX_Inst/r_SM_Main[2]_neg_al_n39
PHY-1001 : net i_Clock_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.677991s wall, 5.546875s user + 0.343750s system = 5.890625s CPU (103.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.887030s wall, 5.812500s user + 0.375000s system = 6.187500s CPU (105.1%)

RUN-1004 : used memory is 331 MB, reserved memory is 296 MB, peak memory is 881 MB
RUN-1002 : start command "report_area -io_info -file tutorial-4_phy.area"
RUN-1001 : standard
***Report Model: UART_Transceiver***

IO Statistics
#IO                     5
  #input                3
  #output               2
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                   59   out of  19600    0.30%
#le                   198
  #lut only           139   out of    198   70.20%
  #reg only             4   out of    198    2.02%
  #lut&reg             55   out of    198   27.78%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               1
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db tutorial-4_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
