James R. Anderson , Siddharth Sheth , Kaushik Roy, A coarse-grained FPGA architecture for high-performance FIR filtering, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.234-244, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275143]
Arccores. 2000. (http://www.arccores.com), A. I. Arctangent processor.
Lih-Yih Chiou , Swarup Bhunia , Kaushik Roy, Synthesis of Application-Specific Highly-Efficient Multi-Mode Systems for Low-Power Applications, Proceedings of the conference on Design, Automation and Test in Europe, p.10096, March 03-07, 2003
L.-Y. Chiou , K. Muhammand , K. Roy, DSP data path synthesis for low-power applications, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1165-1168, May 07-11, 2001[doi>10.1109/ICASSP.2001.941130]
Chiou, L., Muhammad, K., and Roy, K. 2001b. Signal strength based switching activity modeling and estimation for dsp applications. VLSI Design. 233--243.
Cousin, J.-G., Sentieys, O., and Chillet, D. 2000. Multi-algorithm asip synthesis and power estimation for dsp applications. International Symposium on Circuits and Systems. II.621--624.
Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.253-257, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309923]
Gajski, D., Dutt, N., Wu, A., and Ludwig, J. 1992. High-Level Synthesis. Kluwer Academic Publishers, Boston, MA.
Gebotys, C. 1995. ILP Model for Simultaneous Scheduling and Partitioning for Low Power System Mapping. Tech. rep., University of Waterloo, Department of Electrical and Computer Engineering, VLSI Group. April.
Glokler, T. and Meyr, H. 2001. Power reduction for ASIPS: A case study. In IEEE Workshop on Signal Processing Systems. 235--246.
Lisa M. Guerra , Miodrag Potkonjak , Jan M. Rabaey, Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.158-167, March 1998[doi>10.1109/92.661258]
T. Vinod Kumar Gupta , Roberto E. Ko , Rajeev Barua, Compiler-directed customization of ASIP cores, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774810]
Chu-Yi Huang , Yen-Shen Chen , Youn-Long Lin , Yu-Chin Hsu, Data path allocation based on bipartite weighted matching, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.499-504, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123350]
Rajiv Jain , Ashutosh Mujumdar , Alok Sharma , Hueymin Wang, Empirical evaluation of some high-level synthesis scheduling heuristics, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.686-689, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127751]
Kyosun Kim , Ramesh Karri , Miodrag Potkonjak, Synthesis of application specific programmable processors, Proceedings of the 34th annual Design Automation Conference, p.353-358, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266164]
Shu Lin , Daniel J. Costello, Error Control Coding, Second Edition, Prentice-Hall, Inc., Upper Saddle River, NJ, 2004
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
E. Musoll , J. Cortadella, High-level synthesis techniques for reducing the activity of functional units, Proceedings of the 1995 international symposium on Low power design, p.99-104, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224099]
Nestor, J. and Thomas, D. 1986. Behavioral synthesis with interfaces. In International Conference on Computer Aided Design. 112--115.
Paulin, P. and knight, J. 1989. Force-directed scheduling for the behavioral synthesis of ASIC. IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst. 8, 6 (June), 661--678.
John G. Proakis , Dimitris G. Manolakis, Digital signal processing (3rd ed.): principles, algorithms, and applications, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774667]
Synopsys. 2001a. PathMill Reference Guide. Synopsys Inc.
Synopsys. 2001b. PowerMill Reference Guide. Synopsys Inc.
Systems, C. D. 2000. Envisia Silicon Ensemble Place-and-Route Reference. Cadence Design Systems Inc.
Tensilica. 1999. (http://www.tensilica.com), T. I. Xtensa microprocessor.
A. van der Werf , M. J. H. Peek , E. H. L. Aarts , J. L. van Meerbergen , P. E. R. Lippens , W. F. J. Verhaegh, Area optimization of multi-functional processing units, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.292-299, November 1992, Santa Clara, California, USA
Xilinx. 2001. (http://www.xilinx.com), X. I. Xilinx virtex data sheet.
Xilinx. 2002. FPGA XPower Tutorial. Xilinx Inc.
Zhang, X. and Ng, K. W. 2000. A review of high-level synthesis for dynamically reconfigurable fpgas. Microprocess. Microsyst. 24, 199--211.
