# Von Neumann Model (å†¯Â·è¯ºä¾æ›¼æ¨¡å‹)

## What is the Von Neumann Model?

The **Von Neumann model** is a computer architecture (è®¡ç®—æœºä½“ç³»ç»“æ„) design proposed by Mathematician John Von Neumann in the 1940s. Most modern general-purpose computers are built based on this model.

> [!IMPORTANT]
> ğŸ”‘ The core principle of the Von Neumann model is the **Stored Program Concept (å­˜å‚¨ç¨‹åºæ¦‚å¿µ)**. This means that both **program instructions (ç¨‹åºæŒ‡ä»¤)** and the **data (æ•°æ®)** that the instructions operate on are stored together in the same **Main Memory (ä¸»å­˜å‚¨å™¨)**.

The model outlines how the computer's **Main Memory (ä¸»å­˜å‚¨å™¨)**, **Input/Output devices (è¾“å…¥/è¾“å‡ºè®¾å¤‡)**, and the **Processor (å¤„ç†å™¨)** work together.

> [!NOTE]
> This architecture allows the computer to treat instructions just like data, meaning a program can modify itself while running, which was a revolutionary concept at the time.

![Logo](https://cdn.savemyexams.com/cdn-cgi/image/f=auto,width=3840/https://cdn.savemyexams.com/uploads/2023/06/von-neumann-architecture.png)

---

## Components of the Von Neumann Model

The Von Neumann model consists of three main components:

-   **Central Processing Unit (CPU) (ä¸­å¤®å¤„ç†å™¨)**: The "brain" of the computer, responsible for executing instructions. It is able to access memory directly.
-   **Main Memory (ä¸»å­˜å‚¨å™¨)**: A unit that stores both program instructions and data.
-   **Input/Output (I/O) Devices (è¾“å…¥/è¾“å‡ºè®¾å¤‡)**: Devices that allow the user to interact with the computer (e.g., keyboard, mouse, monitor).

<!-- åŸç¬”è®°ä¸­ "Memory that can store programs as well as data (registers)" æ˜¯ä¸€ä¸ªä¸¥é‡çš„æ¦‚å¿µé”™è¯¯ã€‚å†¯è¯ºä¾æ›¼æ¨¡å‹çš„æ ¸å¿ƒæ˜¯ç¨‹åºå’Œæ•°æ®å­˜å‚¨åœ¨ä¸»å­˜(Main Memory)ä¸­ï¼Œè€Œä¸æ˜¯å¯„å­˜å™¨ã€‚å·²åœ¨æ­¤å¤„ä¿®æ­£ã€‚ -->
<ins>The processor fetches instructions sequentially from memory and executes them.</ins>

## Registers (å¯„å­˜å™¨)

**Registers** are extremely small, extremely fast memory locations located *inside the CPU*. They hold small amounts of data or control information that is needed immediately as part of the **Fetch-Decode-Execute Cycle (å–æŒ‡-è§£ç -æ‰§è¡Œå‘¨æœŸ)**.

There are two main types of registers:
-   **General-Purpose Registers (é€šç”¨å¯„å­˜å™¨)**
-   **Special-Purpose Registers (ä¸“ç”¨å¯„å­˜å™¨)**

### General-Purpose vs Special-Purpose Registers

A **general-purpose register** can store any data that the CPU is currently working on. It is flexible and can be used for various arithmetic or logical operations.

A **special-purpose register** has a specific, dedicated role within the operation of the CPU. It is used to control the flow of instructions or to hold critical state information.

---

### Special-Purpose Registers (ä¸“ç”¨å¯„å­˜å™¨)

There are a number of special-purpose registers that control or track data. For the ALevel exam, you must know their name, acronym, and purpose.

> [!TIP]
> ğŸ’¡ A great way to revise these is to draw a diagram of the CPU and memory, then trace how data and addresses move between these registers during the Fetch phase of the F-D-E cycle.

| Name (åç§°) | Acronym (ç¼©å†™) | Purpose (ç”¨é€”) |
| :--- | :--- | :--- |
| **Program Counter** (ç¨‹åºè®¡æ•°å™¨) | `PC` | > [!IMPORTANT] Holds the memory address of the **next instruction** to be fetched.<br><br> <ins>It is automatically incremented to point to the next instruction after the current one has been fetched.</ins> ~~Increments by 1 as the fetch-decode-execute cycle runs.~~ |
| **Memory Address Register** (å†…å­˜åœ°å€å¯„å­˜å™¨) | `MAR` | > [!IMPORTANT] Holds the memory address of the instruction or data that is to be fetched from or written to memory. <br><br> <ins>The address held in the MAR is sent to main memory via the **Address Bus (åœ°å€æ€»çº¿)**.</ins> |
| **Memory Data Register** (å†…å­˜æ•°æ®å¯„å­˜å™¨) | `MDR` | > [!IMPORTANT] Temporarily stores the data or instruction that has just been fetched from memory, or is about to be written to memory. It acts as a buffer. <br><br> <ins>Data and instructions are transferred between the CPU and main memory via the **Data Bus (æ•°æ®æ€»çº¿)**, and the MDR is the gateway.</ins> |
| **Current Instruction Register** (å½“å‰æŒ‡ä»¤å¯„å­˜å™¨) | `CIR` | > [!IMPORTANT] Stores the instruction that the CPU is currently decoding or executing. <br><br> The instruction from the `MDR` is copied to the `CIR` at the start of the decode phase. |
| **Accumulator** (ç´¯åŠ å™¨) | `ACC` | > [!IMPORTANT] A general-purpose register that stores the results of calculations performed by the **Arithmetic Logic Unit (ALU) (ç®—æœ¯é€»è¾‘å•å…ƒ)**. It holds the intermediate and final results of operations. |
| **Index Register** (å˜å€å¯„å­˜å™¨) | `IX` | > [!IMPORTANT] Stores a value (an offset) that is used in **indexed addressing mode (å˜å€å¯»å€æ¨¡å¼)**. <br><br> The value in the `IX` is added to a base address given in an instruction to calculate the **effective memory address (æœ‰æ•ˆåœ°å€)**. |
| **Status Register** (çŠ¶æ€å¯„å­˜å™¨) | `SR` | > [!IMPORTANT] Holds individual bits called **flags (æ ‡å¿—ä½)** that indicate the outcome of CPU operations. It reflects the current state of the processor. <br><br> ğŸ”¬ **Examples of Flags:** <br> - **Zero Flag (Z):** Set if the result of an operation is zero. <br> - **Carry Flag (C):** Set if an operation produced a carry-out. <br> - **Negative Flag (N):** Set if the result of an operation is negative. |