

================================================================
== Vitis HLS Report for 'convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.131 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  16.000 ns|  20.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_1  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_216_p2                |         +|   0|  0|   9|           2|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln127_fu_222_p2       |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          14|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i45_phi_fu_194_p6   |  14|          3|    2|          6|
    |i45_reg_190                    |   9|          2|    2|          4|
    |ssrWideStream4kernelOut_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  64|         14|    8|         19|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i45_reg_190              |  2|   0|    2|          0|
    |i_reg_309                |  2|   0|    2|          0|
    |icmp_ln127_reg_314       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                                   Source Object                                   |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_str_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_int_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ssrWideStream4kernelOut_din     |  out|  256|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_full_n  |   in|    1|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_write   |  out|    1|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|p_inDataArray_M_real_address0   |  out|    2|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real_ce0        |  out|    1|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real_q0         |   in|   27|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real1_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real1_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real1_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real2_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real2_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real2_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real3_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_real3_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_real3_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_imag_address0   |  out|    2|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag_ce0        |  out|    1|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag_q0         |   in|   27|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag4_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag4_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag4_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag5_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag5_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag5_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag6_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
|p_inDataArray_M_imag6_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
|p_inDataArray_M_imag6_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+

