{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382564414398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382564414399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 17:40:12 2013 " "Processing started: Wed Oct 23 17:40:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382564414399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382564414399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382564414399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1382564414889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/sdramsdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/sdramsdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdramsdr-functional " "Found design unit 1: sdramsdr-functional" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415347 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramsdr " "Found entity 1: sdramsdr" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/sdrampack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file first_nios2_system/synthesis/sdrampack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdrampack " "Found design unit 1: sdrampack" {  } { { "first_nios2_system/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415348 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdrampack-body " "Found design unit 2: sdrampack-body" {  } { { "first_nios2_system/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system-rtl " "Found design unit 1: first_nios2_system-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415365 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415367 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415370 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415371 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415374 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415376 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter-rtl " "Found design unit 1: first_nios2_system_width_adapter-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415378 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter " "Found entity 1: first_nios2_system_width_adapter" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter_002-rtl " "Found design unit 1: first_nios2_system_width_adapter_002-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415380 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter_002 " "Found entity 1: first_nios2_system_width_adapter_002" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415383 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator " "Found entity 1: first_nios2_system_cpu_data_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_instruction_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415385 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_instruction_master_translator " "Found entity 1: first_nios2_system_cpu_instruction_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415387 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415389 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_onchip_mem_s1_translator-rtl " "Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415392 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem_s1_translator " "Found entity 1: first_nios2_system_onchip_mem_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415394 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator-rtl " "Found design unit 1: first_nios2_system_sys_clk_timer_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415396 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator " "Found entity 1: first_nios2_system_sys_clk_timer_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sysid_control_slave_translator-rtl " "Found design unit 1: first_nios2_system_sysid_control_slave_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415398 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid_control_slave_translator " "Found entity 1: first_nios2_system_sysid_control_slave_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_regfile_0_avalon_slave_0_translator-rtl " "Found design unit 1: first_nios2_system_regfile_0_avalon_slave_0_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415400 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_regfile_0_avalon_slave_0_translator " "Found entity 1: first_nios2_system_regfile_0_avalon_slave_0_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415402 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415404 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415407 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415420 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux_002 " "Found entity 1: first_nios2_system_rsp_xbar_mux_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux " "Found entity 1: first_nios2_system_rsp_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_006 " "Found entity 1: first_nios2_system_rsp_xbar_demux_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_001 " "Found entity 1: first_nios2_system_rsp_xbar_demux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux " "Found entity 1: first_nios2_system_rsp_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux_006 " "Found entity 1: first_nios2_system_cmd_xbar_mux_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux_001 " "Found entity 1: first_nios2_system_cmd_xbar_mux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux " "Found entity 1: first_nios2_system_cmd_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_002 " "Found entity 1: first_nios2_system_cmd_xbar_demux_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_001 " "Found entity 1: first_nios2_system_cmd_xbar_demux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux " "Found entity 1: first_nios2_system_cmd_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_006.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_006.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_006_default_decode " "Found entity 1: first_nios2_system_id_router_006_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415458 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_006 " "Found entity 2: first_nios2_system_id_router_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_001_default_decode " "Found entity 1: first_nios2_system_id_router_001_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415461 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_001 " "Found entity 2: first_nios2_system_id_router_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_default_decode " "Found entity 1: first_nios2_system_id_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415463 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router " "Found entity 2: first_nios2_system_id_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_002_default_decode " "Found entity 1: first_nios2_system_addr_router_002_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415465 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router_002 " "Found entity 2: first_nios2_system_addr_router_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382564415467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_default_decode " "Found entity 1: first_nios2_system_addr_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415468 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router " "Found entity 2: first_nios2_system_addr_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/grab_if.vhd 0 0 " "Found 0 design units, including 0 entities, in source file first_nios2_system/synthesis/submodules/grab_if.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: first_nios2_system_new_sdram_controller_0_input_efifo_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415485 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_new_sdram_controller_0 " "Found entity 2: first_nios2_system_new_sdram_controller_0" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16-arch " "Found design unit 1: counter_16-arch" {  } { { "first_nios2_system/synthesis/submodules/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415487 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "first_nios2_system/synthesis/submodules/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/regfile.vhd 0 0 " "Found 0 design units, including 0 entities, in source file first_nios2_system/synthesis/submodules/regfile.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564415498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_tm_count " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifowp_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifocount_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_mult_cell " "Found entity 1: first_nios2_system_cpu_mult_cell" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/hexconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/hexconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexconverter-arch " "Found design unit 1: hexconverter-arch" {  } { { "first_nios2_system/synthesis/hexconverter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/hexconverter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417059 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexconverter " "Found entity 1: hexconverter" {  } { { "first_nios2_system/synthesis/hexconverter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/hexconverter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "first_nios2_system/synthesis/comparator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/comparator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417060 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "first_nios2_system/synthesis/comparator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16-arch " "Found design unit 1: counter_16-arch" {  } { { "first_nios2_system/synthesis/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417062 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "first_nios2_system/synthesis/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-arch " "Found design unit 1: regfile-arch" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417064 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pwhite8/vlsi/vhdl/de2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-Structural_Basic " "Found design unit 1: DE2_TOP-Structural_Basic" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417067 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417111 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417113 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1756) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1758) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1914) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2742) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382564417121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382564417164 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_TOP.vhd(35) " "VHDL Signal Declaration warning at DE2_TOP.vhd(35): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564417166 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GP_1_sig DE2_TOP.vhd(152) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(152): object \"GP_1_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382564417168 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CLK_sig DE2_TOP.vhd(175) " "VHDL Signal Declaration warning at DE2_TOP.vhd(175): used implicit default value for signal \"SDRAM_CLK_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564417168 "|DE2_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..6\] DE2_TOP.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[17..6\]\" at DE2_TOP.vhd(36)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382564417176 "|DE2_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexconverter hexconverter:xhexconverter_0 " "Elaborating entity \"hexconverter\" for hierarchy \"hexconverter:xhexconverter_0\"" {  } { { "../vhdl/DE2_TOP.vhd" "xhexconverter_0" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:xfirst_nios2_system " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:xfirst_nios2_system\"" {  } { { "../vhdl/DE2_TOP.vhd" "xfirst_nios2_system" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"first_nios2_system_onchip_mem\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "onchip_mem" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417770 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564417770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehd1 " "Found entity 1: altsyncram_ehd1" {  } { { "db/altsyncram_ehd1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564417834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564417834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehd1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated " "Elaborating entity \"altsyncram_ehd1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564417836 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "first_nios2_system_onchip_mem.hex 640 10 " "Width of data items in \"first_nios2_system_onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 first_nios2_system_onchip_mem.hex " "Data at line (2) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 first_nios2_system_onchip_mem.hex " "Data at line (3) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 first_nios2_system_onchip_mem.hex " "Data at line (4) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 first_nios2_system_onchip_mem.hex " "Data at line (5) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 first_nios2_system_onchip_mem.hex " "Data at line (6) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 first_nios2_system_onchip_mem.hex " "Data at line (7) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 first_nios2_system_onchip_mem.hex " "Data at line (8) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 first_nios2_system_onchip_mem.hex " "Data at line (9) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 first_nios2_system_onchip_mem.hex " "Data at line (10) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 first_nios2_system_onchip_mem.hex " "Data at line (11) of memory initialization file \"first_nios2_system_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1382564417978 ""}  } { { "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system_onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1382564417978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564418301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564418301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_ehd1.tdf" "decode3" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564418373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564418373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_ehd1.tdf" "mux2" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_test_bench first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_test_bench\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_data_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_ic_data_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_data" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418702 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564418702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564418761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564418761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Elaborating entity \"altsyncram_c9d1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_tag_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_tag" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 5802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564418994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564419011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419012 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564419012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsh1 " "Found entity 1: altsyncram_nsh1" {  } { { "db/altsyncram_nsh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_nsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564419071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564419071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_nsh1:auto_generated " "Elaborating entity \"altsyncram_nsh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_nsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_a_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_a" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419165 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564419165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olh1 " "Found entity 1: altsyncram_olh1" {  } { { "db/altsyncram_olh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_olh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564419225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564419225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated " "Elaborating entity \"altsyncram_olh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_b_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_b" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419338 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564419338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plh1 " "Found entity 1: altsyncram_plh1" {  } { { "db/altsyncram_plh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_plh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564419397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564419397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated " "Elaborating entity \"altsyncram_plh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_mult_cell first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell " "Elaborating entity \"first_nios2_system_cpu_mult_cell\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_mult_cell" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564419522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419523 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564419523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564419581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564419581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419621 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1382564419647 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564419687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419688 ""}  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564419688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564419968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420251 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564420251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564420309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564420309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420334 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1382564420350 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564420389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420390 ""}  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564420390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_nios2_oci\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 7217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_debug first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_debug" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564420821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420821 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564420821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_ocimem first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_ocimem" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ociram_sp_ram_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ociram_sp_ram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420863 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564420863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564420921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564420921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated " "Elaborating entity \"altsyncram_9i81\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564420923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_avalon_reg first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_avalon_reg" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_break first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_break" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_xbrk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_xbrk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dbrk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dbrk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_itrace first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dtrace first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dtrace" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_td_mode first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_compute_tm_count first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_compute_tm_count\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifowp_inc first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifowp_inc\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifocount_inc first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifocount_inc\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_oci_test_bench first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench " "Elaborating entity \"first_nios2_system_cpu_oci_test_bench\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421139 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "first_nios2_system_cpu_oci_test_bench " "Entity \"first_nios2_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2264 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1382564421140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_pib first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_pib" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_im first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_im" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_wrapper first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_tck first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_tck" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_sysclk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "first_nios2_system_cpu_jtag_debug_module_phy" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421254 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564421254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"first_nios2_system_jtag_uart\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "jtag_uart" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_w first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_w\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_w" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "wfifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564421356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421357 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564421357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/pwhite8/vlsi/fpga/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/pwhite8/vlsi/fpga/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382564421817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382564421817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_r first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_r\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_r" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "first_nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382564421977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421977 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382564421977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_nios2_system_sys_clk_timer\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "sys_clk_timer" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564421983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid:sysid " "Elaborating entity \"first_nios2_system_sysid\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid:sysid\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "sysid" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile first_nios2_system:xfirst_nios2_system\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|regfile:regfile_0\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "regfile_0" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AVINTDIS_sig regfile.vhd(52) " "Verilog HDL or VHDL warning at regfile.vhd(52): object \"AVINTDIS_sig\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382564422020 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|regfile:regfile_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 first_nios2_system:xfirst_nios2_system\|counter_16:counter_0 " "Elaborating entity \"counter_16\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|counter_16:counter_0\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "counter_0" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"first_nios2_system_new_sdram_controller_0\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "new_sdram_controller_0" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0_input_efifo_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0:new_sdram_controller_0\|first_nios2_system_new_sdram_controller_0_input_efifo_module:the_first_nios2_system_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"first_nios2_system_new_sdram_controller_0_input_efifo_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0:new_sdram_controller_0\|first_nios2_system_new_sdram_controller_0_input_efifo_module:the_first_nios2_system_new_sdram_controller_0_input_efifo_module\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "the_first_nios2_system_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_data_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"first_nios2_system_cpu_data_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422176 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid first_nios2_system_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422178 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422178 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422178 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422179 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422179 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_instruction_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"first_nios2_system_cpu_instruction_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422206 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422208 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422208 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422208 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422209 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_grab_if_0_avalon_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator " "Elaborating entity \"first_nios2_system_grab_if_0_avalon_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "grab_if_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422236 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdata first_nios2_system_grab_if_0_avalon_master_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(62): used implicit default value for signal \"av_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422238 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid first_nios2_system_grab_if_0_avalon_master_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422238 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_grab_if_0_avalon_master_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422239 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_grab_if_0_avalon_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422239 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_grab_if_0_avalon_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422239 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_grab_if_0_avalon_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422239 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\|altera_merlin_master_translator:grab_if_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\|altera_merlin_master_translator:grab_if_0_avalon_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "grab_if_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422266 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422266 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422266 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422266 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422267 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem_s1_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator " "Elaborating entity \"first_nios2_system_onchip_mem_s1_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422296 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_onchip_mem_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422298 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_onchip_mem_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422298 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_onchip_mem_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422298 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_onchip_mem_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422298 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_onchip_mem_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422298 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_onchip_mem_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_onchip_mem_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_onchip_mem_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_onchip_mem_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_onchip_mem_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_onchip_mem_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422299 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_avalon_jtag_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"first_nios2_system_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422329 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422330 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422330 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422330 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422330 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422330 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer_s1_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator " "Elaborating entity \"first_nios2_system_sys_clk_timer_s1_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422358 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_sys_clk_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422359 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_sys_clk_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422359 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_sys_clk_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_sys_clk_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_sys_clk_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_sys_clk_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_sys_clk_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_sys_clk_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_sys_clk_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422360 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_sys_clk_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422361 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_sys_clk_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422361 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_sys_clk_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422361 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_sys_clk_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_sys_clk_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422361 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid_control_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"first_nios2_system_sysid_control_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "sysid_control_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422389 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422389 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422389 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write first_nios2_system_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata first_nios2_system_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422391 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_regfile_0_avalon_slave_0_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator " "Elaborating entity \"first_nios2_system_regfile_0_avalon_slave_0_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "regfile_0_avalon_slave_0_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422420 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422422 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422423 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_regfile_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422424 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator\|altera_merlin_slave_translator:regfile_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_regfile_0_avalon_slave_0_translator:regfile_0_avalon_slave_0_translator\|altera_merlin_slave_translator:regfile_0_avalon_slave_0_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "regfile_0_avalon_slave_0_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0_s1_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"first_nios2_system_new_sdram_controller_0_s1_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "new_sdram_controller_0_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422452 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_new_sdram_controller_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_new_sdram_controller_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_new_sdram_controller_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_new_sdram_controller_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_new_sdram_controller_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_new_sdram_controller_0_s1_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_new_sdram_controller_0_s1_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_new_sdram_controller_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422454 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_new_sdram_controller_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422455 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_new_sdram_controller_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422455 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_new_sdram_controller_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422455 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "new_sdram_controller_0_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422479 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422481 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422482 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422510 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422512 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422512 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422543 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422543 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422572 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422630 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422632 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422632 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422632 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422632 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422633 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422633 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422755 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422808 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422809 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422809 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422810 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422810 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422810 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422810 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422900 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422900 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422901 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422901 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422901 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422902 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422902 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422902 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382564422902 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router " "Elaborating entity \"first_nios2_system_addr_router\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "addr_router" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_addr_router_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_002 first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router_002:addr_router_002 " "Elaborating entity \"first_nios2_system_addr_router_002\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router_002:addr_router_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "addr_router_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564422975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_002_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router_002:addr_router_002\|first_nios2_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_addr_router_002_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router_002:addr_router_002\|first_nios2_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router " "Elaborating entity \"first_nios2_system_id_router\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "id_router" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_001 first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_001:id_router_001 " "Elaborating entity \"first_nios2_system_id_router_001\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_001:id_router_001\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "id_router_001" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 4998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_001_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_001:id_router_001\|first_nios2_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_001_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_001:id_router_001\|first_nios2_system_id_router_001_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_006 first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_006:id_router_006 " "Elaborating entity \"first_nios2_system_id_router_006\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_006:id_router_006\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "id_router_006" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_006_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_006:id_router_006\|first_nios2_system_id_router_006_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_006_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router_006:id_router_006\|first_nios2_system_id_router_006_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:xfirst_nios2_system\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_traffic_limiter:limiter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "limiter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter first_nios2_system:xfirst_nios2_system\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "burst_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only first_nios2_system:xfirst_nios2_system\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rst_controller" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"first_nios2_system_cmd_xbar_demux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux_001 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"first_nios2_system_cmd_xbar_demux_001\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux_002 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"first_nios2_system_cmd_xbar_demux_002\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_demux_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_mux first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"first_nios2_system_cmd_xbar_mux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_mux_001 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"first_nios2_system_cmd_xbar_mux_001\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_mux_001" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_mux_006 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_006:cmd_xbar_mux_006 " "Elaborating entity \"first_nios2_system_cmd_xbar_mux_006\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux_006:cmd_xbar_mux_006\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_mux_006" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"first_nios2_system_rsp_xbar_demux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux_001 first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"first_nios2_system_rsp_xbar_demux_001\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_demux_001" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux_006 first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"first_nios2_system_rsp_xbar_demux_006\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_demux_006" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_mux first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"first_nios2_system_rsp_xbar_mux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_mux_002 first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"first_nios2_system_rsp_xbar_mux_002\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_mux_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter " "Elaborating entity \"first_nios2_system_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "width_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 5896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "width_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_width_adapter_002 first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_002 " "Elaborating entity \"first_nios2_system_width_adapter_002\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "width_adapter_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 6016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter_005 " "Elaborating entity \"first_nios2_system_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter_005\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "width_adapter_005" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 6196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter_005\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter:width_adapter_005\|altera_merlin_width_adapter:width_adapter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "width_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_width_adapter_002 first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_008 " "Elaborating entity \"first_nios2_system_width_adapter_002\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_008\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "width_adapter_008" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 6376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_008\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_width_adapter_002:width_adapter_008\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423595 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1382564423605 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_width_adapter_002:width_adapter_008|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382564423606 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_width_adapter_002:width_adapter_008|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382564423606 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_width_adapter_002:width_adapter_008|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1382564423621 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_width_adapter_002:width_adapter_008|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:xfirst_nios2_system\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "irq_mapper" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 6496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423653 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "grab_if_0 grab_if " "Node instance \"grab_if_0\" instantiates undefined entity \"grab_if\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "grab_if_0" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 3061 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382564423679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg " "Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1382564424191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  162 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 162 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382564424765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 17:40:24 2013 " "Processing ended: Wed Oct 23 17:40:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382564424765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382564424765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382564424765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382564424765 ""}
