<stg><name>fftStreamingKernel.3</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32">
<![CDATA[
:0 %fftn_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fftn_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %store_ln81 = store i4 0, i4 %fftn_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln81 = br void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %fftn = load i4 %fftn_1

]]></Node>
<StgValue><ssdm name="fftn"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln81 = icmp_eq  i4 %fftn, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %fftn_2 = add i4 %fftn, i4 1

]]></Node>
<StgValue><ssdm name="fftn_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln81 = br i1 %icmp_ln81, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="1" op_7_bw="45" op_8_bw="45" op_9_bw="45" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="45" op_14_bw="45" op_15_bw="45" op_16_bw="18" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="51" op_22_bw="51" op_23_bw="51" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="51" op_28_bw="51" op_29_bw="51">
<![CDATA[
.split:1 %call_ln82 = call void @fftStreamingKernelBody.3, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:2 %store_ln81 = store i4 %fftn_2, i4 %fftn_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:0 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="1" op_7_bw="45" op_8_bw="45" op_9_bw="45" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="45" op_14_bw="45" op_15_bw="45" op_16_bw="18" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="51" op_22_bw="51" op_23_bw="51" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="51" op_28_bw="51" op_29_bw="51">
<![CDATA[
.split:1 %call_ln82 = call void @fftStreamingKernelBody.3, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
