Starting Command: build_model 

INFO (TDA-005): Command Line Invocation: 
            build_model -cell riscv_core -designtop riscv_core -blackboxoutputs z -allowmissingmodules no -workdir /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn -designsource /users/Cours/ele8304/12/Labs/lab2/implementation/syn_dft/netlist/riscv_core.syn.v -techlib /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/*.v  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_build_model_120721115350-424053000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Tuesday Dec 07 11:53:50 2021  EST
            Host machine is vlsi410.vlsi.polymtl.ca, x86_64 running Linux 3.10.0-1160.45.1.el7.x86_64.
            This job is process number 10834.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn

            -designtop riscv_core
            -TECHLIB /CMC/kits/GPDK45/gsclib045/gsclib045/verilog/*.v
            -blackboxoutputs z
            -LOGFILE /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_build_model_120721115350-424053000
            -DESIGNSOURCE /users/Cours/ele8304/12/Labs/lab2/implementation/syn_dft/netlist/riscv_core.syn.v
          + -allowmissingmodules no
[end TDA_009]
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 

ERROR (TEI-023): Build Model: unable to read file '/users/Cours/ele8304/12/Labs/lab2/implementation/syn_dft/netlist/riscv_core.syn.v'. Specify a valid file or path name with proper permissions.  [end TEI_023] 

Search Order  1:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_basicCells.v"
Search Order  2:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v0.v"
Search Order  3:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_extvdd1v2.v"
Search Order  4:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v0_multibitsDFF.v"
Search Order  5:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_basicCells.v"
Search Order  6:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v0.v"
Search Order  7:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_extvdd1v2.v"
Search Order  8:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/fast_vdd1v2_multibitsDFF.v"
Search Order  9:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_basicCells.v"
Search Order 10:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v0.v"
Search Order 11:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_extvdd1v2.v"
Search Order 12:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v0_multibitsDFF.v"
Search Order 13:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_basicCells.v"
Search Order 14:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v0.v"
Search Order 15:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_extvdd1v2.v"
Search Order 16:  "/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/slow_vdd1v2_multibitsDFF.v"



INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =              863,040  bytes

                      CPU Time =    0:00:00.00
                  Elapsed Time =    0:00:00.03                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TEI-195): Build Model - Controller starting:  
      1 INFO (TEI-200): Build Model - Controller completed.  

  ERROR Messages...
      1 ERROR (TEI-023): Build Model: unable to read file '/users/Cours/ele8304/12/Labs/lab2/implementation/syn_dft/netlist/riscv_core.syn.v'. Specify a valid file or path name with proper permissions.   

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
