#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x186ddb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1887490 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x1871be0 .functor NOT 1, L_0x18bd820, C4<0>, C4<0>, C4<0>;
L_0x18bd600 .functor XOR 9, L_0x18bd430, L_0x18bd560, C4<000000000>, C4<000000000>;
L_0x18bd710 .functor XOR 9, L_0x18bd600, L_0x18bd670, C4<000000000>, C4<000000000>;
v0x18ba920_0 .net *"_ivl_10", 8 0, L_0x18bd670;  1 drivers
v0x18baa20_0 .net *"_ivl_12", 8 0, L_0x18bd710;  1 drivers
v0x18bab00_0 .net *"_ivl_2", 8 0, L_0x18bd390;  1 drivers
v0x18babc0_0 .net *"_ivl_4", 8 0, L_0x18bd430;  1 drivers
v0x18baca0_0 .net *"_ivl_6", 8 0, L_0x18bd560;  1 drivers
v0x18badd0_0 .net *"_ivl_8", 8 0, L_0x18bd600;  1 drivers
v0x18baeb0_0 .net "a", 7 0, v0x18b8ed0_0;  1 drivers
v0x18baf70_0 .net "b", 7 0, v0x18b8f90_0;  1 drivers
v0x18bb030_0 .var "clk", 0 0;
v0x18bb0d0_0 .net "overflow_dut", 0 0, L_0x18bd230;  1 drivers
v0x18bb170_0 .net "overflow_ref", 0 0, L_0x1872630;  1 drivers
v0x18bb210_0 .net "s_dut", 7 0, L_0x18729a0;  1 drivers
v0x18bb2e0_0 .net "s_ref", 7 0, L_0x18bbcf0;  1 drivers
v0x18bb3b0_0 .var/2u "stats1", 223 0;
v0x18bb450_0 .var/2u "strobe", 0 0;
v0x18bb4f0_0 .net "tb_match", 0 0, L_0x18bd820;  1 drivers
v0x18bb5b0_0 .net "tb_mismatch", 0 0, L_0x1871be0;  1 drivers
v0x18bb780_0 .net "wavedrom_enable", 0 0, v0x18b90d0_0;  1 drivers
v0x18bb850_0 .net "wavedrom_title", 511 0, v0x18b9170_0;  1 drivers
L_0x18bd390 .concat [ 1 8 0 0], L_0x1872630, L_0x18bbcf0;
L_0x18bd430 .concat [ 1 8 0 0], L_0x1872630, L_0x18bbcf0;
L_0x18bd560 .concat [ 1 8 0 0], L_0x18bd230, L_0x18729a0;
L_0x18bd670 .concat [ 1 8 0 0], L_0x1872630, L_0x18bbcf0;
L_0x18bd820 .cmp/eeq 9, L_0x18bd390, L_0x18bd710;
S_0x1887620 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1887490;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1871f50 .functor XOR 1, L_0x18bbe60, L_0x18bbf00, C4<0>, C4<0>;
L_0x18722c0 .functor XOR 1, L_0x18bc170, L_0x18bc260, C4<0>, C4<0>;
L_0x1872630 .functor AND 1, L_0x18bc080, L_0x18722c0, C4<1>, C4<1>;
v0x18715f0_0 .net *"_ivl_0", 8 0, L_0x18bb980;  1 drivers
v0x1871980_0 .net *"_ivl_13", 0 0, L_0x18bbe60;  1 drivers
v0x1871cf0_0 .net *"_ivl_15", 0 0, L_0x18bbf00;  1 drivers
v0x1872060_0 .net *"_ivl_16", 0 0, L_0x1871f50;  1 drivers
v0x18723d0_0 .net *"_ivl_19", 0 0, L_0x18bc080;  1 drivers
v0x1872740_0 .net *"_ivl_21", 0 0, L_0x18bc170;  1 drivers
v0x1872ab0_0 .net *"_ivl_23", 0 0, L_0x18bc260;  1 drivers
v0x18b7e60_0 .net *"_ivl_24", 0 0, L_0x18722c0;  1 drivers
L_0x7fa73465f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18b7f20_0 .net *"_ivl_3", 0 0, L_0x7fa73465f018;  1 drivers
v0x18b8090_0 .net *"_ivl_4", 8 0, L_0x18bba80;  1 drivers
L_0x7fa73465f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18b8170_0 .net *"_ivl_7", 0 0, L_0x7fa73465f060;  1 drivers
v0x18b8250_0 .net "a", 7 0, v0x18b8ed0_0;  alias, 1 drivers
v0x18b8330_0 .net "b", 7 0, v0x18b8f90_0;  alias, 1 drivers
v0x18b8410_0 .net "overflow", 0 0, L_0x1872630;  alias, 1 drivers
v0x18b84d0_0 .net "s", 7 0, L_0x18bbcf0;  alias, 1 drivers
v0x18b85b0_0 .net "sum", 8 0, L_0x18bbc00;  1 drivers
L_0x18bb980 .concat [ 8 1 0 0], v0x18b8ed0_0, L_0x7fa73465f018;
L_0x18bba80 .concat [ 8 1 0 0], v0x18b8f90_0, L_0x7fa73465f060;
L_0x18bbc00 .arith/sum 9, L_0x18bb980, L_0x18bba80;
L_0x18bbcf0 .part L_0x18bbc00, 0, 8;
L_0x18bbe60 .part v0x18b8ed0_0, 7, 1;
L_0x18bbf00 .part v0x18b8f90_0, 7, 1;
L_0x18bc080 .reduce/nor L_0x1871f50;
L_0x18bc170 .part v0x18b8ed0_0, 7, 1;
L_0x18bc260 .part L_0x18bbcf0, 7, 1;
S_0x18b8710 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x1887490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x18b8ed0_0 .var "a", 7 0;
v0x18b8f90_0 .var "b", 7 0;
v0x18b9030_0 .net "clk", 0 0, v0x18bb030_0;  1 drivers
v0x18b90d0_0 .var "wavedrom_enable", 0 0;
v0x18b9170_0 .var "wavedrom_title", 511 0;
E_0x1880b80/0 .event negedge, v0x18b9030_0;
E_0x1880b80/1 .event posedge, v0x18b9030_0;
E_0x1880b80 .event/or E_0x1880b80/0, E_0x1880b80/1;
E_0x18808c0 .event negedge, v0x18b9030_0;
E_0x1881090 .event posedge, v0x18b9030_0;
S_0x18b89d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x18b8710;
 .timescale -12 -12;
v0x18b8bd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18b8cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x18b8710;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b9340 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x1887490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x18729a0 .functor BUFZ 8, L_0x18bc490, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1888180 .functor AND 1, L_0x18bc5d0, L_0x18bc780, C4<1>, C4<1>;
L_0x1893740 .functor NOT 1, L_0x18bc8c0, C4<0>, C4<0>, C4<0>;
L_0x18bc9e0 .functor AND 1, L_0x1888180, L_0x1893740, C4<1>, C4<1>;
L_0x18bcbc0 .functor NOT 1, L_0x18bcb20, C4<0>, C4<0>, C4<0>;
L_0x18bce70 .functor NOT 1, L_0x18bcc80, C4<0>, C4<0>, C4<0>;
L_0x18bcf70 .functor AND 1, L_0x18bcbc0, L_0x18bce70, C4<1>, C4<1>;
L_0x18bd120 .functor AND 1, L_0x18bcf70, L_0x18bd080, C4<1>, C4<1>;
L_0x18bd230 .functor OR 1, L_0x18bc9e0, L_0x18bd120, C4<0>, C4<0>;
v0x18b95e0_0 .net *"_ivl_11", 0 0, L_0x18bc8c0;  1 drivers
v0x18b96c0_0 .net *"_ivl_12", 0 0, L_0x1893740;  1 drivers
v0x18b97a0_0 .net *"_ivl_14", 0 0, L_0x18bc9e0;  1 drivers
v0x18b9890_0 .net *"_ivl_17", 0 0, L_0x18bcb20;  1 drivers
v0x18b9970_0 .net *"_ivl_18", 0 0, L_0x18bcbc0;  1 drivers
v0x18b9aa0_0 .net *"_ivl_21", 0 0, L_0x18bcc80;  1 drivers
v0x18b9b80_0 .net *"_ivl_22", 0 0, L_0x18bce70;  1 drivers
v0x18b9c60_0 .net *"_ivl_24", 0 0, L_0x18bcf70;  1 drivers
v0x18b9d40_0 .net *"_ivl_27", 0 0, L_0x18bd080;  1 drivers
v0x18b9eb0_0 .net *"_ivl_28", 0 0, L_0x18bd120;  1 drivers
v0x18b9f90_0 .net *"_ivl_5", 0 0, L_0x18bc5d0;  1 drivers
v0x18ba070_0 .net *"_ivl_7", 0 0, L_0x18bc780;  1 drivers
v0x18ba150_0 .net *"_ivl_8", 0 0, L_0x1888180;  1 drivers
v0x18ba230_0 .net "a", 7 0, v0x18b8ed0_0;  alias, 1 drivers
v0x18ba2f0_0 .net "b", 7 0, v0x18b8f90_0;  alias, 1 drivers
v0x18ba400_0 .net "overflow", 0 0, L_0x18bd230;  alias, 1 drivers
v0x18ba4c0_0 .net "s", 7 0, L_0x18729a0;  alias, 1 drivers
v0x18ba5a0_0 .net "sum", 7 0, L_0x18bc490;  1 drivers
L_0x18bc490 .arith/sum 8, v0x18b8ed0_0, v0x18b8f90_0;
L_0x18bc5d0 .part v0x18b8ed0_0, 7, 1;
L_0x18bc780 .part v0x18b8f90_0, 7, 1;
L_0x18bc8c0 .part L_0x18bc490, 7, 1;
L_0x18bcb20 .part v0x18b8ed0_0, 7, 1;
L_0x18bcc80 .part v0x18b8f90_0, 7, 1;
L_0x18bd080 .part L_0x18bc490, 7, 1;
S_0x18ba700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x1887490;
 .timescale -12 -12;
E_0x186a9f0 .event anyedge, v0x18bb450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18bb450_0;
    %nor/r;
    %assign/vec4 v0x18bb450_0, 0;
    %wait E_0x186a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b8710;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x18808c0;
    %wait E_0x1881090;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x1881090;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %wait E_0x18808c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18b8cd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1880b80;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x18b8f90_0, 0;
    %assign/vec4 v0x18b8ed0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1887490;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bb030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bb450_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1887490;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18bb030_0;
    %inv;
    %store/vec4 v0x18bb030_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1887490;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b9030_0, v0x18bb5b0_0, v0x18baeb0_0, v0x18baf70_0, v0x18bb2e0_0, v0x18bb210_0, v0x18bb170_0, v0x18bb0d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1887490;
T_7 ;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1887490;
T_8 ;
    %wait E_0x1880b80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bb3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
    %load/vec4 v0x18bb4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bb3b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18bb2e0_0;
    %load/vec4 v0x18bb2e0_0;
    %load/vec4 v0x18bb210_0;
    %xor;
    %load/vec4 v0x18bb2e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18bb170_0;
    %load/vec4 v0x18bb170_0;
    %load/vec4 v0x18bb0d0_0;
    %xor;
    %load/vec4 v0x18bb170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18bb3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bb3b0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2014_q1c/iter0/response0/top_module.sv";
