{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543803821358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543803821369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 18:23:41 2018 " "Processing started: Sun Dec 02 18:23:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543803821369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803821369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EnhancedProcessor -c EnhancedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off EnhancedProcessor -c EnhancedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803821369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543803823160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543803823160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_enable " "Found entity 1: reg_enable" {  } { { "reg_enable.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/reg_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_processor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file enhanced_processor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced_processor_top " "Found entity 1: enhanced_processor_top" {  } { { "enhanced_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file counterlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterlpm " "Found entity 1: counterlpm" {  } { { "counterlpm.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1p " "Found entity 1: sram_1p" {  } { { "sram_1p.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803839904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803839904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enhanced_processor_top " "Elaborating entity \"enhanced_processor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543803840144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p0 " "Elaborating entity \"processor\" for hierarchy \"processor:p0\"" {  } { { "enhanced_processor_top.v" "p0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840150 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_G_empty processor.v(218) " "Verilog HDL Always Construct warning at processor.v(218): variable \"reg_G_empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(179) " "Verilog HDL Case Statement warning at processor.v(179): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 179 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(226) " "Verilog HDL Case Statement warning at processor.v(226): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "processor.v(273) " "Verilog HDL Case Statement warning at processor.v(273): case item expression covers a value already covered by a previous case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 273 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(261) " "Verilog HDL Case Statement warning at processor.v(261): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 261 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(293) " "Verilog HDL Case Statement warning at processor.v(293): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 293 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN processor.v(359) " "Verilog HDL Always Construct warning at processor.v(359): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G processor.v(360) " "Verilog HDL Always Construct warning at processor.v(360): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 processor.v(361) " "Verilog HDL Always Construct warning at processor.v(361): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840155 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 processor.v(362) " "Verilog HDL Always Construct warning at processor.v(362): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 processor.v(363) " "Verilog HDL Always Construct warning at processor.v(363): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 processor.v(364) " "Verilog HDL Always Construct warning at processor.v(364): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 processor.v(365) " "Verilog HDL Always Construct warning at processor.v(365): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 processor.v(366) " "Verilog HDL Always Construct warning at processor.v(366): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 processor.v(367) " "Verilog HDL Always Construct warning at processor.v(367): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC processor.v(368) " "Verilog HDL Always Construct warning at processor.v(368): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN processor.v(369) " "Verilog HDL Always Construct warning at processor.v(369): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "processor.v(358) " "Verilog HDL Case Statement information at processor.v(358): all case item expressions in this case statement are onehot" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 358 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543803840156 "|enhanced_processor_top|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor:p0\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"processor:p0\|dec3to8:decX\"" {  } { { "processor.v" "decX" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_enable processor:p0\|reg_enable:reg_inst " "Elaborating entity \"reg_enable\" for hierarchy \"processor:p0\|reg_enable:reg_inst\"" {  } { { "processor.v" "reg_inst" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:p0\|addsub:Addsub " "Elaborating entity \"addsub\" for hierarchy \"processor:p0\|addsub:Addsub\"" {  } { { "processor.v" "Addsub" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterlpm processor:p0\|counterlpm:ProgCount " "Elaborating entity \"counterlpm\" for hierarchy \"processor:p0\|counterlpm:ProgCount\"" {  } { { "processor.v" "ProgCount" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterlpm.v" "LPM_COUNTER_component" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterlpm.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 32 " "Parameter \"lpm_modulus\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840362 ""}  } { { "counterlpm.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543803840362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qvk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qvk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qvk " "Found entity 1: cntr_qvk" {  } { { "db/cntr_qvk.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cntr_qvk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803840486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803840486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qvk processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\|cntr_qvk:auto_generated " "Elaborating entity \"cntr_qvk\" for hierarchy \"processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\|cntr_qvk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803840612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803840612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h9c processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\|cntr_qvk:auto_generated\|cmpr_h9c:cmpr1 " "Elaborating entity \"cmpr_h9c\" for hierarchy \"processor:p0\|counterlpm:ProgCount\|lpm_counter:LPM_COUNTER_component\|cntr_qvk:auto_generated\|cmpr_h9c:cmpr1\"" {  } { { "db/cntr_qvk.tdf" "cmpr1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cntr_qvk.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1p sram_1p:memory " "Elaborating entity \"sram_1p\" for hierarchy \"sram_1p:memory\"" {  } { { "enhanced_processor_top.v" "memory" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram_1p:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram_1p:memory\|altsyncram:altsyncram_component\"" {  } { { "sram_1p.v" "altsyncram_component" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_1p:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram_1p:memory\|altsyncram:altsyncram_component\"" {  } { { "sram_1p.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_1p:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram_1p:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543803840825 ""}  } { { "sram_1p.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543803840825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fko1 " "Found entity 1: altsyncram_fko1" {  } { { "db/altsyncram_fko1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/altsyncram_fko1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543803840954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803840954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fko1 sram_1p:memory\|altsyncram:altsyncram_component\|altsyncram_fko1:auto_generated " "Elaborating entity \"altsyncram_fko1\" for hierarchy \"sram_1p:memory\|altsyncram:altsyncram_component\|altsyncram_fko1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803840961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543803842132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543803842507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543803843851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543803843851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543803844072 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543803844072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543803844072 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543803844072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543803844072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543803844145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 18:24:04 2018 " "Processing ended: Sun Dec 02 18:24:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543803844145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543803844145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543803844145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543803844145 ""}
