/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_c_9.H $          */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_c_9_H_
#define __p10_scom_c_9_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace c
{
#endif


static const uint64_t CPMS_DDSR = 0x200e0e50ull;

static const uint32_t CPMS_DDSR_DDS_DATA = 3;
static const uint32_t CPMS_DDSR_DDS_DATA_LEN = 5;
static const uint32_t CPMS_DDSR_DDS_MIN = 11;
static const uint32_t CPMS_DDSR_DDS_MIN_LEN = 5;
static const uint32_t CPMS_DDSR_DDS_MAX = 19;
static const uint32_t CPMS_DDSR_DDS_MAX_LEN = 5;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_DATA = 33;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_DATA_LEN = 3;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_MIN = 37;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_MIN_LEN = 3;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_MAX = 41;
static const uint32_t CPMS_DDSR_DPLL_ENCODED_MAX_LEN = 3;
static const uint32_t CPMS_DDSR_PDSR_RESET_OCCURRED = 59;
static const uint32_t CPMS_DDSR_STOP_STATE_ACTIVE = 60;
static const uint32_t CPMS_DDSR_CORE_SAMPLE_DISABLED = 61;
static const uint32_t CPMS_DDSR_STOP_STATE_OCCURRED = 62;
static const uint32_t CPMS_DDSR_SAMPLE_DISABLE_OCCURRED = 63;
// c/reg00009.H

static const uint64_t CPMS_FDIR_RW = 0x200e0e44ull;
static const uint64_t CPMS_FDIR_WO_CLEAR = 0x200e0e47ull;
static const uint64_t CPMS_FDIR_WO_OR = 0x200e0e46ull;

static const uint32_t CPMS_FDIR_INJECT_ENABLE = 0;
static const uint32_t CPMS_FDIR_HALT_INJECT = 1;
static const uint32_t CPMS_FDIR_HALT_TOGGLE_INJECT = 2;
static const uint32_t CPMS_FDIR_FETCH_THROTTLE01_INJECT = 3;
static const uint32_t CPMS_FDIR_FETCH_THROTTLE10_INJECT = 4;
static const uint32_t CPMS_FDIR_ISSUE_NTC_INJECT = 5;
static const uint32_t CPMS_FDIR_PREFETCH_THROTTLE_INJECT = 6;
static const uint32_t CPMS_FDIR_PREFETCH_THROTTLE_INJECT_LEN = 2;
static const uint32_t CPMS_FDIR_SLOW_FETCH_INJECT = 8;
static const uint32_t CPMS_FDIR_VECTOR_LIMIT_INJECT = 9;
static const uint32_t CPMS_FDIR_VECTOR_LIMIT_INJECT_LEN = 3;
static const uint32_t CPMS_FDIR_SLOW_COMPLETION_INJECT = 12;
static const uint32_t CPMS_FDIR_SPARE = 13;
static const uint32_t CPMS_FDIR_MMA_LIMIT = 14;
static const uint32_t CPMS_FDIR_MMA_LIMIT_LEN = 2;
static const uint32_t CPMS_FDIR_TOGGLE_HALT_AMOUNT = 16;
static const uint32_t CPMS_FDIR_TOGGLE_HALT_AMOUNT_LEN = 4;
static const uint32_t CPMS_FDIR_IRRITATE_INJECT_RESPONSE = 20;
static const uint32_t CPMS_FDIR_IRRITATE_INJECT_RESPONSE_LEN = 2;
static const uint32_t CPMS_FDIR_IRRITATE_LFSR_SELECT = 22;
static const uint32_t CPMS_FDIR_IRRITATE_LFSR_SELECT_LEN = 2;
static const uint32_t CPMS_FDIR_IRRITATE_SMALL_SELECT = 24;
static const uint32_t CPMS_FDIR_IRRITATE_SMALL_SELECT_LEN = 2;
static const uint32_t CPMS_FDIR_IRRITATE_LARGE_SELECT = 26;
static const uint32_t CPMS_FDIR_IRRITATE_LARGE_SELECT_LEN = 2;
static const uint32_t CPMS_FDIR_IRRITATE_SPARE = 28;
static const uint32_t CPMS_FDIR_IRRITATE_WEIGHT_SELECT = 29;
static const uint32_t CPMS_FDIR_IRRITATE_WEIGHT_SELECT_LEN = 2;
static const uint32_t CPMS_FDIR_INJECT_DPT_SUSPEND = 31;
// c/reg00009.H

static const uint64_t EC_PC_COMMON_SPR_CTRL = 0x20020485ull;

static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T0_RUN_Q = 48;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T1_RUN_Q = 49;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T2_RUN_Q = 50;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T3_RUN_Q = 51;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T4_RUN_Q = 52;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T5_RUN_Q = 53;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T6_RUN_Q = 54;
static const uint32_t EC_PC_COMMON_SPR_CTRL_CTRL_T7_RUN_Q = 55;
static const uint32_t EC_PC_COMMON_SPR_CTRL_RUN_LATCH = 63;
// c/reg00009.H

static const uint64_t EC_PC_IMA_TRACE = 0x20020401ull;

static const uint32_t EC_PC_IMA_TRACE_SAMPSEL = 0;
static const uint32_t EC_PC_IMA_TRACE_SAMPSEL_LEN = 2;
static const uint32_t EC_PC_IMA_TRACE_CPMC_LOAD = 2;
static const uint32_t EC_PC_IMA_TRACE_CPMC_LOAD_LEN = 32;
static const uint32_t EC_PC_IMA_TRACE_CPMC1SEL = 36;
static const uint32_t EC_PC_IMA_TRACE_CPMC1SEL_LEN = 5;
static const uint32_t EC_PC_IMA_TRACE_CPMC2SEL = 43;
static const uint32_t EC_PC_IMA_TRACE_CPMC2SEL_LEN = 5;
static const uint32_t EC_PC_IMA_TRACE_BUFFERSIZE = 48;
static const uint32_t EC_PC_IMA_TRACE_BUFFERSIZE_LEN = 3;
// c/reg00009.H

static const uint64_t EC_PC_TFX_SM = 0x2002049bull;

static const uint32_t EC_PC_TFX_SM_INACTIVE = 0;
static const uint32_t EC_PC_TFX_SM_ACTIVE = 1;
static const uint32_t EC_PC_TFX_SM_LOAD = 2;
static const uint32_t EC_PC_TFX_SM_SEND = 3;
static const uint32_t EC_PC_TFX_SM_RECEIVE = 4;
// c/reg00009.H

static const uint64_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL = 0x20020452ull;

static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_CORE_HANG_LIMIT = 0;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_CORE_HANG_LIMIT_LEN = 8;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_NEST_HANG_LIMIT = 8;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_NEST_HANG_LIMIT_LEN = 8;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_RETURN_GOOD_ON_COMP = 16;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_COMP_CNT_LIMIT = 17;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_COMP_CNT_LIMIT_LEN = 8;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_HANG_REC_LIMIT = 25;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_HANG_REC_LIMIT_LEN = 3;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_USE_HANG_REC_LIMIT = 28;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_ACTIVE_MASK = 29;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_ACTIVE_MASK_LEN = 5;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_TLBIE_STALL_LIMIT = 34;
static const uint32_t EC_PC_THRCTL_TCTLCOM_HANG_CONTROL_TLBIE_STALL_LIMIT_LEN = 8;
// c/reg00009.H

static const uint64_t EC_PC_TRACE1_TR0_CONFIG_1 = 0x20020a44ull;

static const uint32_t EC_PC_TRACE1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t EC_PC_TRACE1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// c/reg00009.H

static const uint64_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG = 0x2001062aull;

static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_WT4CR_WR_TIER1_EPS_VAL = 0;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_WT4CR_WR_TIER1_EPS_VAL_LEN = 12;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_WT4CR_WR_TIER2_EPS_VAL = 12;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_WT4CR_WR_TIER2_EPS_VAL_LEN = 12;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EN_WT4CR_WR_EPS_ON_LCO = 24;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EN_WT4CR_WR_EXTENDED_MODE = 25;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EPS_STEP_MODE = 26;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EPS_STEP_MODE_LEN = 4;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EPS_DIVIDER_MODE = 30;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_L3_EPS_DIVIDER_MODE_LEN = 4;
static const uint32_t L3_MISC_L3CERRS_WR_EPSILON_CFG_REG_EPS_CNT_USE_L3_DIVIDER_EN = 34;
// c/reg00009.H

static const uint64_t L3_MISC_L3CERRS_PHYP_PURGE_REG = 0x20010614ull;

static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_REQ = 0;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_TTYPE = 1;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_TTYPE_LEN = 4;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_LINE_DEL_ON_NEXT_CE = 5;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_LINE_DEL_ON_ALL_CE = 6;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_RESERVED_1 = 7;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_RESERVED_1_LEN = 2;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_BUSY_ERR = 9;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_RESERVED_2 = 10;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_RESERVED_2_LEN = 2;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_MEMBER = 12;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_MEMBER_LEN = 4;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_DIR_ADDR = 16;
static const uint32_t L3_MISC_L3CERRS_PHYP_PURGE_REG_L3_PHYP_PURGE_DIR_ADDR_LEN = 11;
// c/reg00009.H

static const uint64_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS = 0x2001068aull;

static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_ERROR = 0;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_TRACE_ACTIVE = 1;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_PDBAR_ERROR = 2;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_RESERVED = 3;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_RESERVED_LEN = 2;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_FSM = 5;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_FSM_LEN = 7;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_COUNT = 12;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_IMA_STATUS_IMA_COUNT_LEN = 4;
// c/reg00009.H

static const uint64_t NC_NCCHTM_NCCHTSC_HTM_LAST = 0x20010683ull;

static const uint32_t NC_NCCHTM_NCCHTSC_HTM_LAST_HTM_LAST_ADDRESS = 12;
static const uint32_t NC_NCCHTM_NCCHTSC_HTM_LAST_HTM_LAST_ADDRESS_LEN = 45;
// c/reg00009.H

static const uint64_t QME_CDBB = 0x200e0804ull;

static const uint32_t QME_CDBB_MESSAGE_NUMBER = 0;
static const uint32_t QME_CDBB_MESSAGE_NUMBER_LEN = 8;
// c/reg00009.H

#ifndef __PPE_HCODE__
}
}
#include "c/reg00009.H"
#endif
#endif
