Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0027b497f38f46a7b40b8158d1351c26 --debug typical --relax --mt 2 -d SEMCO_DEMOD= -d SIMULATE= -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L dds_compiler_v6_0_13 -L xil_defaultlib -L fir_compiler_v7_2_7 -L fifo_generator_v13_1_3 -L dist_mem_gen_v8_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_12.dsp_pkg
Compiling module xil_defaultlib.dsp48_mac
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11110000...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11111010...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01010011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01111100...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01011011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01101001...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01110011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01111011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11011100...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11100011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11101011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b11110011...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01010100...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01100000...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01101010...
Compiling module xil_defaultlib.mfilt(cA0=18'b0,cA1=18'b01110010...
Compiling module xil_defaultlib.mfiltBank
Compiling module xil_defaultlib.rotMux(MF_BITS=10)
Compiling module xil_defaultlib.tiltPhaseAcc
Compiling module xil_defaultlib.tilt
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture mult8x8_arch of entity xil_defaultlib.mult8x8 [mult8x8_default]
Compiling module xil_defaultlib.rot8x8
Compiling module xil_defaultlib.compSel(size=10)
Compiling module xil_defaultlib.acsMultH(ROT_45_1=11,ROT_45_2=6,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=12,ROT_45_1=7,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=8,ROT_45_1=3,R...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=4,ROT_45_1=15,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=1,ROT_45_1=12,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=13,ROT_45_1=8,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=9,ROT_45_1=4,R...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=5,ROT_45_2=11,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=2,ROT_45_1=13,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=14,ROT_45_1=9,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=10,ROT_45_1=5,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=6,ROT_45_1=1,R...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=3,ROT_45_1=14,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=15,ROT_45_1=10...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=11,ROT_45_1=6,...
Compiling module xil_defaultlib.acsMultH(ROT_45_0=7,ROT_45_1=2,R...
Compiling architecture xilinx of entity mult_gen_v12_0_12.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture decaympy10x8_arch of entity xil_defaultlib.decayMpy10x8 [decaympy10x8_default]
Compiling module xil_defaultlib.acsMuxMpy(ACS_BITS=10)
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10)
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.comp4twosCompMultiH(size=10,inde...
Compiling module xil_defaultlib.maxMetricMultiH(size=10)
Compiling module xil_defaultlib.tbMux
Compiling module xil_defaultlib.traceBackMultiH
Compiling module xil_defaultlib.viterbiMultiH
Compiling module xil_defaultlib.trellisMultiH
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
