INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_lmb_bram_0/sim/FFT_Butterfly_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Phase_Re_Factor_ROM_Memory' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Phase_Im_Factor_ROM_Memory' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v:56]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/rearrange_zero_padd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rearrange_zero_padd
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/rearrange_zero_padd.sv:59]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/single_fft_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_fft_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_clk_wiz_1_0/FFT_Butterfly_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/ip/FFT_Butterfly_Microblaze_clk_wiz_1_0/FFT_Butterfly_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Butterfly_Microblaze/sim/FFT_Butterfly_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_R3MC26
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OYHVZ7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/hdl/FFT_Butterfly_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Microblaze_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Memory_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Test
