FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 3;
0"NC";
1"UN$2$PORTS$I2$ASYNCPULSEOUT";
2"UN$2$PORTS$I2$SYNCPULSEOUT";
3"UN$2$PORTS$I2$FASTANPULSE";
4"UN$2$PORTS$I2$TUNEANPULSE";
5"UN$2$PORTS$I2$TUNECOMPOUTH";
6"UN$2$PORTS$I2$TUNECOMPOUTL";
7"UN$2$PORTS$I2$FASTCOMPOUTH";
8"UN$2$PORTS$I2$FASTCOMPOUTL";
9"UN$2$PORTS$I2$EXTPEDOUT";
10"UN$2$PORTS$I2$EXTPEDIN";
11"UN$2$PORTS$I2$ASYNCDELAYOUT";
12"UN$2$PORTS$I2$ASYNCDELAYIN";
13"UN$2$PORTS$I2$SYNCDELAYOUT";
14"UN$2$PORTS$I2$SYNCDELAYIN";
15"UN$2$PORTS$I2$LOCKOUT$1";
16"UN$2$PORTS$I2$LOCKOUT";
17"UN$2$PORTS$I2$DGTL";
18"UN$2$PORTS$I2$DGTH";
19"UN$2$PORTS$I2$MTCDLO";
20"UN$2$PORTS$I2$SYNC24LECL";
21"UN$2$PORTS$I2$SYNC24HECL";
22"UN$2$PORTS$I2$SYNC24LLVDS";
23"UN$2$PORTS$I2$SYNC24HLVDS";
24"UN$2$PORTS$I2$SYNCLLVDS";
25"UN$2$PORTS$I2$SYNCHLVDS";
26"UN$2$PORTS$I2$SYNCLECL";
27"UN$2$PORTS$I2$SYNCHECL";
28"UN$2$PORTS$I2$GTRIGLECL";
29"UN$2$PORTS$I2$GTRIGHECL";
30"UN$2$PORTS$I2$CAENOUT";
31"UN$2$PORTS$I2$SCOPEOUT";
32"UN$2$PORTS$I2$CAENANPULSE";
33"UN$2$PORTS2$I3$RAWTRIGS";
34"UN$2$PORTS2$I3$CLOCK100OUTH";
35"UN$2$PORTS2$I3$CLOCK100OUTL";
36"UN$2$PORTS2$I3$CLOCK200OUTH";
37"UN$2$PORTS2$I3$CLOCK200OUTL";
38"UN$2$PORTS2$I3$SMELLIEDELAYIN";
39"UN$2$PORTS2$I3$SMELLIEDELAYOUT";
40"UN$2$PORTS2$I3$SMELLIEPULSEOUT";
41"UN$2$PORTS2$I3$TELLIEDELAYOUT";
42"UN$2$PORTS2$I3$TELLIEDELAYIN";
43"UN$2$PORTS2$I3$TELLIEPULSEOUT";
44"UN$2$PORTS2$I3$TUBCLKIN";
45"UN$2$PORTS2$I3$EXTTRIG";
46"UN$2$PORTS2$I3$TUBIIRT";
%"TRIGGER_UTILITY_BOARD_MKII"
"1","(-425,2700)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUBII_RT_OUT"46;
"EXTTRIG<15..0>"45;
"TUB_CLK_IN"44;
"TELLIE_PULSE_OUT"43;
"TELLIE_DELAY_IN"42;
"TELLIE_DELAY_OUT"41;
"SMELLIE_PULSE_OUT"40;
"SMELLIE_DELAY_OUT"39;
"SMELLIE_DELAY_IN"38;
"CLOCK200_OUTL"37;
"CLOCK200_OUTH"36;
"CLOCK100_OUTL"35;
"CLOCK100_OUTH"34;
"RAWTRIGS<3..0>"33;
"CAEN_ANPULSE<11..0>"32;
"SCOPE_OUT<7..0>"31;
"CAEN_OUT<7..0>"30;
"GTRIGH_ECL"29;
"GTRIGL_ECL"28;
"SYNCH_ECL"27;
"SYNCL_ECL"26;
"SYNCH_LVDS"25;
"SYNCL_LVDS"24;
"SYNC24H_LVDS"23;
"SYNC24L_LVDS"22;
"SYNC24H_ECL"21;
"SYNC24L_ECL"20;
"MTCD_LO* \B"19;
"DGTH"18;
"DGTL"17;
"LOCKOUT* \B"16;
"LOCKOUT"15;
"SYNC_DELAY_IN"14;
"SYNC_DELAY_OUT"13;
"ASYNC_DELAY_IN"12;
"ASYNC_DELAY_OUT"11;
"EXT_PED_IN"10;
"EXT_PED_OUT"9;
"FAST_COMP_OUTL"8;
"FAST_COMP_OUTH"7;
"TUNE_COMP_OUTL"6;
"TUNE_COMP_OUTH"5;
"TUNE_ANPULSE"4;
"FAST_ANPULSE"3;
"SYNC_PULSE_OUT"2;
"ASYNC_PULSE_OUT"1;
%"PORTS"
"1","(2150,3075)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SCOPE_OUT<7..0>"31;
"CAEN_OUT<7..0>"30;
"FAST_COMP_OUTH"7;
"TUNE_COMP_OUTL"6;
"FAST_COMP_OUTL"8;
"TUNE_COMP_OUTH"5;
"TUNE_ANPULSE"4;
"FAST_ANPULSE"3;
"EXT_PED_IN"10;
"GTRIGH_ECL"29;
"GTRIGL_ECL"28;
"SYNCH_ECL"27;
"SYNCL_ECL"26;
"SYNC24H_ECL"21;
"SYNC24L_ECL"20;
"SYNCH_LVDS"25;
"SYNCL_LVDS"24;
"SYNC24H_LVDS"23;
"SYNC24L_LVDS"22;
"DGTH"18;
"DGTL"17;
"LOCKOUT* \B"16;
"LOCKOUT"15;
"EXT_PED_OUT"9;
"SYNC_PULSE_OUT"2;
"ASYNC_PULSE_OUT"1;
"SYNC_DELAY_IN"14;
"SYNC_DELAY_OUT"13;
"ASYNC_DELAY_IN"12;
"ASYNC_DELAY_OUT"11;
"MTCD_LO* \B"19;
"CAEN_ANPULSE<11..0>"32;
%"PORTS2"
"1","(-3400,2550)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUBII_RT"46;
"TELLIE_DELAY_IN"42;
"TELLIE_DELAY_OUT"41;
"SMELLIE_DELAY_IN"38;
"SMELLIE_DELAY_OUT"39;
"SMELLIE_PULSE_OUT"40;
"CLOCK200_OUTL"37;
"CLOCK200_OUTH"36;
"CLOCK100_OUTL"35;
"CLOCK100_OUTH"34;
"TELLIE_PULSE_OUT"43;
"EXTTRIG<15..0>"45;
"TUB_CLK_IN"44;
"RAWTRIGS<3..0>"33;
END.
