// Seed: 896913727
module module_0 ();
  logic [-1 : -1] id_1 = -1'h0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic [-1 : -1 'b0] id_4;
  logic [-1 : 1 'b0 ==  {  id_1  {  1  }  }] id_5;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  ;
  parameter id_20 = 1;
  logic id_21;
  wire  id_22;
  always @(1) release id_4;
endmodule
