###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        15095   # Number of WRITE/WRITEP commands
num_reads_done                 =      1699644   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1484292   # Number of read row buffer hits
num_read_cmds                  =      1699637   # Number of READ/READP commands
num_writes_done                =        15102   # Number of read requests issued
num_write_row_hits             =         6777   # Number of write row buffer hits
num_act_cmds                   =       224969   # Number of ACT commands
num_pre_cmds                   =       224940   # Number of PRE commands
num_ondemand_pres              =       201111   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9562312   # Cyles of rank active rank.0
rank_active_cycles.1           =      9355210   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       437688   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       644790   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1579444   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        56951   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19862   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13773   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10610   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6788   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4518   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3273   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2275   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1868   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15440   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           11   # Write cmd latency (cycles)
write_latency[100-119]         =           13   # Write cmd latency (cycles)
write_latency[120-139]         =           17   # Write cmd latency (cycles)
write_latency[140-159]         =           19   # Write cmd latency (cycles)
write_latency[160-179]         =           33   # Write cmd latency (cycles)
write_latency[180-199]         =           35   # Write cmd latency (cycles)
write_latency[200-]            =        14960   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       505487   # Read request latency (cycles)
read_latency[40-59]            =       195558   # Read request latency (cycles)
read_latency[60-79]            =       157784   # Read request latency (cycles)
read_latency[80-99]            =       104310   # Read request latency (cycles)
read_latency[100-119]          =        83871   # Read request latency (cycles)
read_latency[120-139]          =        73619   # Read request latency (cycles)
read_latency[140-159]          =        58796   # Read request latency (cycles)
read_latency[160-179]          =        49028   # Read request latency (cycles)
read_latency[180-199]          =        41415   # Read request latency (cycles)
read_latency[200-]             =       429765   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.53542e+07   # Write energy
read_energy                    =  6.85294e+09   # Read energy
act_energy                     =  6.15515e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.1009e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.09499e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96688e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83765e+09   # Active standby energy rank.1
average_read_latency           =      191.755   # Average read request latency (cycles)
average_interarrival           =      5.83155   # Average request interarrival latency (cycles)
total_energy                   =  2.05726e+10   # Total energy (pJ)
average_power                  =      2057.26   # Average power (mW)
average_bandwidth              =      14.6325   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        16395   # Number of WRITE/WRITEP commands
num_reads_done                 =      1834597   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1486004   # Number of read row buffer hits
num_read_cmds                  =      1834592   # Number of READ/READP commands
num_writes_done                =        16400   # Number of read requests issued
num_write_row_hits             =         8072   # Number of write row buffer hits
num_act_cmds                   =       359211   # Number of ACT commands
num_pre_cmds                   =       359185   # Number of PRE commands
num_ondemand_pres              =       335448   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463993   # Cyles of rank active rank.0
rank_active_cycles.1           =      9424391   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536007   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       575609   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1716755   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        62640   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18470   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13001   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10115   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5701   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3727   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2669   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1833   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1530   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14582   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =           14   # Write cmd latency (cycles)
write_latency[160-179]         =           22   # Write cmd latency (cycles)
write_latency[180-199]         =           37   # Write cmd latency (cycles)
write_latency[200-]            =        16310   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       379829   # Read request latency (cycles)
read_latency[40-59]            =       168518   # Read request latency (cycles)
read_latency[60-79]            =       172664   # Read request latency (cycles)
read_latency[80-99]            =       119506   # Read request latency (cycles)
read_latency[100-119]          =       101728   # Read request latency (cycles)
read_latency[120-139]          =        93219   # Read request latency (cycles)
read_latency[140-159]          =        75071   # Read request latency (cycles)
read_latency[160-179]          =        63404   # Read request latency (cycles)
read_latency[180-199]          =        53566   # Read request latency (cycles)
read_latency[200-]             =       607081   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.18438e+07   # Write energy
read_energy                    =  7.39707e+09   # Read energy
act_energy                     =  9.82801e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57283e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.76292e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90553e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88082e+09   # Active standby energy rank.1
average_read_latency           =      251.849   # Average read request latency (cycles)
average_interarrival           =      5.40239   # Average request interarrival latency (cycles)
total_energy                   =  2.14863e+10   # Total energy (pJ)
average_power                  =      2148.63   # Average power (mW)
average_bandwidth              =      15.7952   # Average bandwidth
