{
  "design": {
    "design_info": {
      "boundary_crc": "0x556457EFD68652DA",
      "design_src": "SBD",
      "device": "xcu50-fsvh2104-2-e",
      "name": "bd_22c0",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "vip_ctrl_mgmt": "",
      "axi_ic_ctrl_mgmt_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "axi_ic_ctrl_mgmt_1": {
        "xbar": "",
        "s00_couplers": {
          "auto_cc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "build_info": "",
      "gpio_gapping_demand": "",
      "clock_throttling_avg": "",
      "gpio_ucs_status_concat": "",
      "gapping_demand_update": "",
      "gapping_demand_toggle": "",
      "clock_throttling_kernel": "",
      "clock_throttling_kernel2": "",
      "clkwiz_kernel": "",
      "clk_kernel_adapt": "",
      "clk_kernel_cont_adapt": "",
      "psreset_kernel": "",
      "clkwiz_kernel2": "",
      "clk_kernel2_adapt": "",
      "clk_kernel2_cont_adapt": "",
      "psreset_kernel2": "",
      "shutdown_clocks_latch": "",
      "gpio_ucs_control_status": "",
      "slice_startup_done_gpio": "",
      "slice_check_gpio": "",
      "adder_check_gpio": "",
      "reduce_check_gpio": "",
      "or_shutdown_clocks": "",
      "frequency_counter_kernel": "",
      "frequency_counter_kernel2": "",
      "psreset_freerun_refclk": "",
      "frequency_counter_aclk": "",
      "vcc": "",
      "gnd15": "",
      "gnd2": "",
      "clkwiz_hbm": "",
      "clk_hbm_adapt": "",
      "psreset_hbm": "",
      "frequency_counter_hbm": "",
      "fanout_aresetn_hbm": "",
      "fanout_aresetn_ctrl_slr0": "",
      "fanout_aresetn_pcie_slr0": "",
      "fanout_aresetn_kernel_slr0": "",
      "fanout_aresetn_kernel2_slr0": "",
      "fanout_aresetn_ctrl_slr1": "",
      "fanout_aresetn_pcie_slr1": "",
      "fanout_aresetn_kernel_slr1": "",
      "fanout_aresetn_kernel2_slr1": ""
    },
    "interface_ports": {
      "s_axi_ctrl_mgmt": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ADDR_WIDTH": {
            "value": "16"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "constant"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "constant"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "freerun_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aclk_ctrl": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_ctrl_mgmt"
          },
          "ASSOCIATED_CLKEN": {
            "value": "CE",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_ctrl:aresetn_ctrl_slr0:aresetn_ctrl_slr1"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aclk_pcie": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_pcie:aresetn_pcie_slr0:aresetn_pcie_slr1"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "clk_kernel": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_kernel_slr0:aresetn_kernel_slr1"
          },
          "CLK_DOMAIN": {
            "value": "cd_kernel_00",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "ip"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "clk_kernel2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_kernel2_slr0:aresetn_kernel2_slr1"
          },
          "CLK_DOMAIN": {
            "value": "cd_kernel_01",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "500000000",
            "value_src": "ip"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "hbm_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "hbm_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "cd_hbm",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "450000000",
            "value_src": "ip"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "hbm_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_ctrl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "constant"
          },
          "TYPE": {
            "value": "INTERCONNECT"
          }
        }
      },
      "aresetn_pcie": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_ctrl_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_ctrl_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_pcie_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_pcie_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel2_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel2_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "hbm_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "shutdown_clocks": {
        "direction": "I"
      }
    },
    "components": {
      "vip_ctrl_mgmt": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_22c0_vip_ctrl_mgmt_0"
      },
      "axi_ic_ctrl_mgmt_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "bd_22c0_axi_ic_ctrl_mgmt_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_22c0_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "axi_ic_ctrl_mgmt_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_ic_ctrl_mgmt_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ctrl_mgmt_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_ic_ctrl_mgmt_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ic_ctrl_mgmt_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "bd_22c0_axi_ic_ctrl_mgmt_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_22c0_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_22c0_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ctrl_mgmt_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_ic_ctrl_mgmt_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_ic_ctrl_mgmt_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_ic_ctrl_mgmt_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ctrl_mgmt_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ctrl_mgmt_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_ic_ctrl_mgmt_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          }
        }
      },
      "build_info": {
        "vlnv": "xilinx.com:ip:shell_utils_build_info:1.0",
        "xci_name": "bd_22c0_build_info_0",
        "parameters": {
          "C_CORE_REVISION": {
            "value": "0"
          },
          "C_MAJOR_VERSION": {
            "value": "2"
          },
          "C_MINOR_VERSION": {
            "value": "0"
          },
          "C_PATCH_REVISION": {
            "value": "0"
          },
          "C_PERFORCE_CL": {
            "value": "2767516"
          },
          "C_RESERVED_TAG": {
            "value": "0x00000000"
          },
          "C_SUBSYSTEM_ID": {
            "value": "0x07"
          },
          "C_VIV_VERSION": {
            "value": "0x201920"
          }
        }
      },
      "gpio_gapping_demand": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bd_22c0_gpio_gapping_demand_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0xFFFFFFFF"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "clock_throttling_avg": {
        "vlnv": "xilinx.com:ip:shell_utils_clock_throttling_avg:1.0",
        "xci_name": "bd_22c0_clock_throttling_avg_0"
      },
      "gpio_ucs_status_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_22c0_gpio_ucs_status_concat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "15"
          },
          "IN2_WIDTH": {
            "value": "14"
          },
          "IN3_WIDTH": {
            "value": "2"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "gapping_demand_update": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bd_22c0_gapping_demand_update_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "gapping_demand_toggle": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "bd_22c0_gapping_demand_toggle_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "1"
          }
        }
      },
      "clock_throttling_kernel": {
        "vlnv": "xilinx.com:ip:shell_utils_clock_throttling:1.0",
        "xci_name": "bd_22c0_clock_throttling_kernel_0",
        "parameters": {
          "CLK_SLOW_DIV": {
            "value": "1"
          }
        }
      },
      "clock_throttling_kernel2": {
        "vlnv": "xilinx.com:ip:shell_utils_clock_throttling:1.0",
        "xci_name": "bd_22c0_clock_throttling_kernel2_0",
        "parameters": {
          "CLK_SLOW_DIV": {
            "value": "1"
          }
        }
      },
      "clkwiz_kernel": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_22c0_clkwiz_kernel_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "No_buffer"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          },
          "USE_POWER_DOWN": {
            "value": "true"
          }
        }
      },
      "clk_kernel_adapt": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_22c0_clk_kernel_adapt_0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel_00"
          }
        }
      },
      "clk_kernel_cont_adapt": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_22c0_clk_kernel_cont_adapt_0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel_00"
          }
        }
      },
      "psreset_kernel": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_22c0_psreset_kernel_0",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "1"
          },
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "clkwiz_kernel2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_22c0_clkwiz_kernel2_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "No_buffer"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "500"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          },
          "USE_POWER_DOWN": {
            "value": "true"
          }
        }
      },
      "clk_kernel2_adapt": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_22c0_clk_kernel2_adapt_0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel_01"
          }
        }
      },
      "clk_kernel2_cont_adapt": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_22c0_clk_kernel2_cont_adapt_0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel_01"
          }
        }
      },
      "psreset_kernel2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_22c0_psreset_kernel2_0",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "1"
          },
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "shutdown_clocks_latch": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "bd_22c0_shutdown_clocks_latch_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "CE": {
            "value": "true"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "gpio_ucs_control_status": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bd_22c0_gpio_ucs_control_status_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "slice_startup_done_gpio": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_22c0_slice_startup_done_gpio_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_check_gpio": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_22c0_slice_check_gpio_0",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "adder_check_gpio": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "bd_22c0_adder_check_gpio_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "16"
          },
          "B_Constant": {
            "value": "true"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "0010010011100110"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "reduce_check_gpio": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "bd_22c0_reduce_check_gpio_0",
        "parameters": {
          "C_SIZE": {
            "value": "16"
          }
        }
      },
      "or_shutdown_clocks": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bd_22c0_or_shutdown_clocks_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "frequency_counter_kernel": {
        "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
        "xci_name": "bd_22c0_frequency_counter_kernel_0",
        "parameters": {
          "REF_CLK_FREQ_HZ": {
            "value": "100000"
          },
          "TEST_CLK_0_TYPE": {
            "value": "1"
          },
          "TEST_CLK_1_TYPE": {
            "value": "2"
          },
          "TEST_CLK_2_TYPE": {
            "value": "0"
          },
          "TEST_CLK_3_TYPE": {
            "value": "0"
          }
        }
      },
      "frequency_counter_kernel2": {
        "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
        "xci_name": "bd_22c0_frequency_counter_kernel2_0",
        "parameters": {
          "REF_CLK_FREQ_HZ": {
            "value": "100000"
          },
          "TEST_CLK_0_TYPE": {
            "value": "1"
          },
          "TEST_CLK_1_TYPE": {
            "value": "2"
          },
          "TEST_CLK_2_TYPE": {
            "value": "0"
          },
          "TEST_CLK_3_TYPE": {
            "value": "0"
          }
        }
      },
      "psreset_freerun_refclk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_22c0_psreset_freerun_refclk_0",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "1"
          },
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "frequency_counter_aclk": {
        "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
        "xci_name": "bd_22c0_frequency_counter_aclk_0",
        "parameters": {
          "REF_CLK_FREQ_HZ": {
            "value": "100000"
          },
          "TEST_CLK_0_TYPE": {
            "value": "5"
          },
          "TEST_CLK_1_TYPE": {
            "value": "6"
          },
          "TEST_CLK_2_TYPE": {
            "value": "0"
          },
          "TEST_CLK_3_TYPE": {
            "value": "0"
          }
        }
      },
      "vcc": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_22c0_vcc_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "gnd15": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_22c0_gnd15_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "15"
          }
        }
      },
      "gnd2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_22c0_gnd2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "clkwiz_hbm": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_22c0_clkwiz_hbm_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "450"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          },
          "USE_POWER_DOWN": {
            "value": "true"
          }
        }
      },
      "clk_hbm_adapt": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_22c0_clk_hbm_adapt_0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_hbm"
          }
        }
      },
      "psreset_hbm": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_22c0_psreset_hbm_0",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "1"
          },
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "frequency_counter_hbm": {
        "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
        "xci_name": "bd_22c0_frequency_counter_hbm_0",
        "parameters": {
          "REF_CLK_FREQ_HZ": {
            "value": "100000"
          },
          "TEST_CLK_0_TYPE": {
            "value": "1"
          },
          "TEST_CLK_1_TYPE": {
            "value": "0"
          },
          "TEST_CLK_2_TYPE": {
            "value": "0"
          },
          "TEST_CLK_3_TYPE": {
            "value": "4"
          }
        }
      },
      "fanout_aresetn_hbm": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_hbm_0"
      },
      "fanout_aresetn_ctrl_slr0": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr0_0"
      },
      "fanout_aresetn_pcie_slr0": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_pcie_slr0_0"
      },
      "fanout_aresetn_kernel_slr0": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_kernel_slr0_0"
      },
      "fanout_aresetn_kernel2_slr0": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_kernel2_slr0_0"
      },
      "fanout_aresetn_ctrl_slr1": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr1_0"
      },
      "fanout_aresetn_pcie_slr1": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_pcie_slr1_0"
      },
      "fanout_aresetn_kernel_slr1": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_kernel_slr1_0"
      },
      "fanout_aresetn_kernel2_slr1": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_22c0_fanout_aresetn_kernel2_slr1_0"
      }
    },
    "interface_nets": {
      "s_axi_ctrl_mgmt": {
        "interface_ports": [
          "s_axi_ctrl_mgmt",
          "vip_ctrl_mgmt/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_1_M02_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_1/M02_AXI",
          "frequency_counter_aclk/S_AXI"
        ]
      },
      "s_axi_ctrl_mgmt_vip": {
        "interface_ports": [
          "vip_ctrl_mgmt/M_AXI",
          "axi_ic_ctrl_mgmt_0/S00_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M00_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M00_AXI",
          "build_info/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M01_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M01_AXI",
          "gpio_gapping_demand/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M02_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M02_AXI",
          "gpio_ucs_control_status/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M03_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M03_AXI",
          "clkwiz_kernel/s_axi_lite"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M04_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M04_AXI",
          "clkwiz_kernel2/s_axi_lite"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M05_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M05_AXI",
          "axi_ic_ctrl_mgmt_1/S00_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_1_M00_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_1/M00_AXI",
          "frequency_counter_kernel/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_1_M01_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_1/M01_AXI",
          "frequency_counter_kernel2/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_0_M06_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_0/M06_AXI",
          "clkwiz_hbm/s_axi_lite"
        ]
      },
      "axi_ic_ctrl_mgmt_1_M03_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_1/M03_AXI",
          "frequency_counter_hbm/S_AXI"
        ]
      }
    },
    "nets": {
      "aclk_ctrl": {
        "ports": [
          "aclk_ctrl",
          "clkwiz_kernel/s_axi_aclk",
          "clkwiz_kernel2/s_axi_aclk",
          "build_info/S_AXI_ACLK",
          "gpio_gapping_demand/s_axi_aclk",
          "gpio_ucs_control_status/s_axi_aclk",
          "clock_throttling_avg/Clk",
          "shutdown_clocks_latch/CLK",
          "gapping_demand_toggle/CLK",
          "axi_ic_ctrl_mgmt_0/ACLK",
          "axi_ic_ctrl_mgmt_0/S00_ACLK",
          "axi_ic_ctrl_mgmt_0/M00_ACLK",
          "axi_ic_ctrl_mgmt_0/M01_ACLK",
          "axi_ic_ctrl_mgmt_0/M02_ACLK",
          "axi_ic_ctrl_mgmt_0/M03_ACLK",
          "axi_ic_ctrl_mgmt_0/M04_ACLK",
          "axi_ic_ctrl_mgmt_0/M05_ACLK",
          "axi_ic_ctrl_mgmt_1/S00_ACLK",
          "vip_ctrl_mgmt/aclk",
          "frequency_counter_aclk/test_clk0",
          "axi_ic_ctrl_mgmt_0/M06_ACLK",
          "clkwiz_hbm/s_axi_aclk",
          "fanout_aresetn_ctrl_slr0/clk",
          "fanout_aresetn_ctrl_slr1/clk"
        ]
      },
      "aclk_pcie": {
        "ports": [
          "aclk_pcie",
          "frequency_counter_aclk/test_clk1",
          "fanout_aresetn_pcie_slr0/clk",
          "fanout_aresetn_pcie_slr1/clk"
        ]
      },
      "freerun_refclk": {
        "ports": [
          "freerun_refclk",
          "psreset_freerun_refclk/slowest_sync_clk",
          "clkwiz_kernel/clk_in1",
          "clkwiz_kernel2/clk_in1",
          "axi_ic_ctrl_mgmt_1/ACLK",
          "axi_ic_ctrl_mgmt_1/M00_ACLK",
          "axi_ic_ctrl_mgmt_1/M01_ACLK",
          "axi_ic_ctrl_mgmt_1/M02_ACLK",
          "frequency_counter_kernel/s_axi_aclk",
          "frequency_counter_kernel2/s_axi_aclk",
          "frequency_counter_aclk/s_axi_aclk",
          "clkwiz_hbm/clk_in1",
          "axi_ic_ctrl_mgmt_1/M03_ACLK",
          "frequency_counter_hbm/s_axi_aclk"
        ]
      },
      "clk_kernel_unbuffered": {
        "ports": [
          "clkwiz_kernel/clk_out1",
          "clock_throttling_kernel/Clk_In"
        ]
      },
      "clk_kernel2_unbuffered": {
        "ports": [
          "clkwiz_kernel2/clk_out1",
          "clock_throttling_kernel2/Clk_In"
        ]
      },
      "clock_throttling_kernel_clk_out": {
        "ports": [
          "clock_throttling_kernel/Clk_Out",
          "clk_kernel_adapt/clk_in"
        ]
      },
      "clock_throttling_kernel2_clk_out": {
        "ports": [
          "clock_throttling_kernel2/Clk_Out",
          "clk_kernel2_adapt/clk_in"
        ]
      },
      "clock_throttling_kernel_clk_out_cont": {
        "ports": [
          "clock_throttling_kernel/Clk_Out_Cont",
          "clk_kernel_cont_adapt/clk_in"
        ]
      },
      "clock_throttling_kernel2_clk_out_cont": {
        "ports": [
          "clock_throttling_kernel2/Clk_Out_Cont",
          "clk_kernel2_cont_adapt/clk_in"
        ]
      },
      "clk_kernel": {
        "ports": [
          "clk_kernel_adapt/clk_out",
          "frequency_counter_kernel/test_clk1",
          "clk_kernel"
        ]
      },
      "clk_kernel2": {
        "ports": [
          "clk_kernel2_adapt/clk_out",
          "frequency_counter_kernel2/test_clk1",
          "clk_kernel2"
        ]
      },
      "clk_kernel_cont": {
        "ports": [
          "clk_kernel_cont_adapt/clk_out",
          "frequency_counter_kernel/test_clk0",
          "psreset_kernel/slowest_sync_clk",
          "fanout_aresetn_kernel_slr0/clk",
          "fanout_aresetn_kernel_slr1/clk"
        ]
      },
      "clk_kernel2_cont": {
        "ports": [
          "clk_kernel2_cont_adapt/clk_out",
          "frequency_counter_kernel2/test_clk0",
          "psreset_kernel2/slowest_sync_clk",
          "fanout_aresetn_kernel2_slr0/clk",
          "fanout_aresetn_kernel2_slr1/clk"
        ]
      },
      "gpio_gapping_demand": {
        "ports": [
          "gpio_gapping_demand/gpio_io_o",
          "clock_throttling_kernel/Rate_In",
          "clock_throttling_kernel2/Rate_In",
          "clock_throttling_avg/Rate"
        ]
      },
      "gapping_demand_bvalid": {
        "ports": [
          "gpio_gapping_demand/s_axi_bvalid",
          "axi_ic_ctrl_mgmt_0/M01_AXI_bvalid",
          "gapping_demand_update/Op1"
        ]
      },
      "gapping_demand_bready": {
        "ports": [
          "axi_ic_ctrl_mgmt_0/M01_AXI_bready",
          "gpio_gapping_demand/s_axi_bready",
          "gapping_demand_update/Op2"
        ]
      },
      "gapping_demand_update": {
        "ports": [
          "gapping_demand_update/Res",
          "gapping_demand_toggle/CE"
        ]
      },
      "gapping_demand_toggle": {
        "ports": [
          "gapping_demand_toggle/Q",
          "clock_throttling_kernel/Rate_Upd_Tog",
          "clock_throttling_kernel2/Rate_Upd_Tog",
          "clock_throttling_avg/Rate_Upd_Tog"
        ]
      },
      "clk_hbm_adapt_in": {
        "ports": [
          "clkwiz_hbm/clk_out1",
          "clk_hbm_adapt/clk_in"
        ]
      },
      "hbm_aclk": {
        "ports": [
          "clk_hbm_adapt/clk_out",
          "frequency_counter_hbm/test_clk0",
          "psreset_hbm/slowest_sync_clk",
          "fanout_aresetn_hbm/clk",
          "hbm_aclk"
        ]
      },
      "hbm_refclk": {
        "ports": [
          "hbm_refclk",
          "frequency_counter_hbm/test_clk3"
        ]
      },
      "aresetn_ctrl": {
        "ports": [
          "aresetn_ctrl",
          "clkwiz_kernel/s_axi_aresetn",
          "clkwiz_kernel2/s_axi_aresetn",
          "build_info/S_AXI_ARESETN",
          "gpio_gapping_demand/s_axi_aresetn",
          "gpio_ucs_control_status/s_axi_aresetn",
          "clock_throttling_avg/Rst",
          "axi_ic_ctrl_mgmt_0/ARESETN",
          "axi_ic_ctrl_mgmt_0/S00_ARESETN",
          "axi_ic_ctrl_mgmt_0/M00_ARESETN",
          "axi_ic_ctrl_mgmt_0/M01_ARESETN",
          "axi_ic_ctrl_mgmt_0/M02_ARESETN",
          "axi_ic_ctrl_mgmt_0/M03_ARESETN",
          "axi_ic_ctrl_mgmt_0/M04_ARESETN",
          "axi_ic_ctrl_mgmt_0/M05_ARESETN",
          "axi_ic_ctrl_mgmt_1/S00_ARESETN",
          "clock_throttling_kernel/Rst_In",
          "clock_throttling_kernel2/Rst_In",
          "vip_ctrl_mgmt/aresetn",
          "psreset_freerun_refclk/ext_reset_in",
          "axi_ic_ctrl_mgmt_0/M06_ARESETN",
          "clkwiz_hbm/s_axi_aresetn",
          "psreset_hbm/aux_reset_in",
          "fanout_aresetn_ctrl_slr0/d",
          "fanout_aresetn_ctrl_slr1/d"
        ]
      },
      "aresetn_pcie": {
        "ports": [
          "aresetn_pcie",
          "psreset_kernel/ext_reset_in",
          "psreset_kernel2/ext_reset_in",
          "psreset_hbm/ext_reset_in",
          "fanout_aresetn_pcie_slr0/d",
          "fanout_aresetn_pcie_slr1/d"
        ]
      },
      "aresetn_freerun_refclk": {
        "ports": [
          "psreset_freerun_refclk/interconnect_aresetn",
          "axi_ic_ctrl_mgmt_1/ARESETN",
          "axi_ic_ctrl_mgmt_1/M00_ARESETN",
          "axi_ic_ctrl_mgmt_1/M01_ARESETN",
          "axi_ic_ctrl_mgmt_1/M02_ARESETN",
          "frequency_counter_kernel/s_axi_aresetn",
          "frequency_counter_kernel2/s_axi_aresetn",
          "frequency_counter_aclk/s_axi_aresetn",
          "axi_ic_ctrl_mgmt_1/M03_ARESETN",
          "frequency_counter_hbm/s_axi_aresetn"
        ]
      },
      "clk_kernel_locked": {
        "ports": [
          "clkwiz_kernel/locked",
          "clock_throttling_kernel/Locked"
        ]
      },
      "clk_kernel2_locked": {
        "ports": [
          "clkwiz_kernel2/locked",
          "clock_throttling_kernel2/Locked"
        ]
      },
      "aresetn_kernel_async": {
        "ports": [
          "clock_throttling_kernel/Rst_Async",
          "psreset_kernel/aux_reset_in"
        ]
      },
      "aresetn_kernel2_async": {
        "ports": [
          "clock_throttling_kernel2/Rst_Async",
          "psreset_kernel2/aux_reset_in"
        ]
      },
      "aresetn_kernel": {
        "ports": [
          "psreset_kernel/interconnect_aresetn",
          "fanout_aresetn_kernel_slr0/d",
          "fanout_aresetn_kernel_slr1/d"
        ]
      },
      "aresetn_kernel2": {
        "ports": [
          "psreset_kernel2/interconnect_aresetn",
          "fanout_aresetn_kernel2_slr0/d",
          "fanout_aresetn_kernel2_slr1/d"
        ]
      },
      "hbm_aresetn_int": {
        "ports": [
          "psreset_hbm/interconnect_aresetn",
          "fanout_aresetn_hbm/d"
        ]
      },
      "clk_hbm_locked": {
        "ports": [
          "clkwiz_hbm/locked",
          "psreset_hbm/dcm_locked"
        ]
      },
      "hbm_aresetn": {
        "ports": [
          "fanout_aresetn_hbm/q",
          "hbm_aresetn"
        ]
      },
      "vcc": {
        "ports": [
          "vcc/dout",
          "shutdown_clocks_latch/D",
          "fanout_aresetn_hbm/resetn",
          "fanout_aresetn_ctrl_slr0/resetn",
          "fanout_aresetn_pcie_slr0/resetn",
          "fanout_aresetn_kernel_slr0/resetn",
          "fanout_aresetn_kernel2_slr0/resetn",
          "fanout_aresetn_ctrl_slr1/resetn",
          "fanout_aresetn_pcie_slr1/resetn",
          "fanout_aresetn_kernel_slr1/resetn",
          "fanout_aresetn_kernel2_slr1/resetn"
        ]
      },
      "gpio_ucs_control_status_gpio2": {
        "ports": [
          "gpio_ucs_control_status/gpio2_io_o",
          "slice_startup_done_gpio/Din",
          "slice_check_gpio/Din"
        ]
      },
      "startup_done": {
        "ports": [
          "slice_startup_done_gpio/Dout",
          "clock_throttling_kernel/Startup_Done",
          "clock_throttling_kernel2/Startup_Done",
          "clkwiz_hbm/clk_out1_ce"
        ]
      },
      "slice_check_gpio_dout": {
        "ports": [
          "slice_check_gpio/Dout",
          "adder_check_gpio/A"
        ]
      },
      "adder_check_gpio_sum": {
        "ports": [
          "adder_check_gpio/S",
          "reduce_check_gpio/Op1"
        ]
      },
      "reduce_check_gpio_res": {
        "ports": [
          "reduce_check_gpio/Res",
          "or_shutdown_clocks/Op2"
        ]
      },
      "shutdown_clocks": {
        "ports": [
          "shutdown_clocks",
          "or_shutdown_clocks/Op1"
        ]
      },
      "or_shutdown_clocks_res": {
        "ports": [
          "or_shutdown_clocks/Res",
          "shutdown_clocks_latch/CE"
        ]
      },
      "shutdown_clocks_latched": {
        "ports": [
          "shutdown_clocks_latch/Q",
          "clkwiz_kernel/power_down",
          "clkwiz_kernel2/power_down",
          "gpio_ucs_status_concat/In0",
          "clkwiz_hbm/power_down"
        ]
      },
      "gnd15": {
        "ports": [
          "gnd15/dout",
          "gpio_ucs_status_concat/In1"
        ]
      },
      "clock_throttling_avg": {
        "ports": [
          "clock_throttling_avg/Rate_Avg",
          "gpio_ucs_status_concat/In2"
        ]
      },
      "gnd2": {
        "ports": [
          "gnd2/dout",
          "gpio_ucs_status_concat/In3"
        ]
      },
      "gpio_ucs_status_concat_dout": {
        "ports": [
          "gpio_ucs_status_concat/dout",
          "gpio_ucs_control_status/gpio_io_i"
        ]
      },
      "aresetn_ctrl_slr0": {
        "ports": [
          "fanout_aresetn_ctrl_slr0/q",
          "aresetn_ctrl_slr0"
        ]
      },
      "aresetn_pcie_slr0": {
        "ports": [
          "fanout_aresetn_pcie_slr0/q",
          "aresetn_pcie_slr0"
        ]
      },
      "aresetn_kernel_slr0": {
        "ports": [
          "fanout_aresetn_kernel_slr0/q",
          "aresetn_kernel_slr0"
        ]
      },
      "aresetn_kernel2_slr0": {
        "ports": [
          "fanout_aresetn_kernel2_slr0/q",
          "aresetn_kernel2_slr0"
        ]
      },
      "aresetn_ctrl_slr1": {
        "ports": [
          "fanout_aresetn_ctrl_slr1/q",
          "aresetn_ctrl_slr1"
        ]
      },
      "aresetn_pcie_slr1": {
        "ports": [
          "fanout_aresetn_pcie_slr1/q",
          "aresetn_pcie_slr1"
        ]
      },
      "aresetn_kernel_slr1": {
        "ports": [
          "fanout_aresetn_kernel_slr1/q",
          "aresetn_kernel_slr1"
        ]
      },
      "aresetn_kernel2_slr1": {
        "ports": [
          "fanout_aresetn_kernel2_slr1/q",
          "aresetn_kernel2_slr1"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_ctrl_mgmt": {
            "range": "64K",
            "width": "32",
            "segments": {
              "SEG_build_info_reg0": {
                "address_block": "/build_info/S_AXI/reg0",
                "offset": "0x0000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_hbm_Reg": {
                "address_block": "/clkwiz_hbm/s_axi_lite/Reg",
                "offset": "0x7000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_kernel2_Reg": {
                "address_block": "/clkwiz_kernel2/s_axi_lite/Reg",
                "offset": "0x4000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_kernel_Reg": {
                "address_block": "/clkwiz_kernel/s_axi_lite/Reg",
                "offset": "0x3000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_aclk_reg0": {
                "address_block": "/frequency_counter_aclk/S_AXI/reg0",
                "offset": "0x9000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_hbm_reg0": {
                "address_block": "/frequency_counter_hbm/S_AXI/reg0",
                "offset": "0x8000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_kernel2_reg0": {
                "address_block": "/frequency_counter_kernel2/S_AXI/reg0",
                "offset": "0x6000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_kernel_reg0": {
                "address_block": "/frequency_counter_kernel/S_AXI/reg0",
                "offset": "0x5000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_gpio_gapping_demand_Reg": {
                "address_block": "/gpio_gapping_demand/S_AXI/Reg",
                "offset": "0x1000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_gpio_ucs_control_status_Reg": {
                "address_block": "/gpio_ucs_control_status/S_AXI/Reg",
                "offset": "0x2000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}