// Seed: 2793729317
module module_0;
  wor id_1 = -1;
  wor id_2 = 1, id_3 = id_1, id_4 = -1'h0, id_5 = -1 == id_5, id_6 = -1'h0;
  supply1 id_7 = (1);
  wire id_8 = 1, id_9 = 1'b0, id_10 = id_5;
  assign module_1.id_21 = 0;
  assign id_10 = 1;
  parameter id_11 = 1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd24,
    parameter id_13 = 32'd95,
    parameter id_9  = 32'd82
) (
    output supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    output wor id_3,
    output logic id_4,
    output logic id_5,
    output supply1 id_6,
    input wand id_7,
    output logic id_8,
    input wor _id_9,
    input wor _id_10,
    input uwire id_11,
    output wor id_12,
    input tri0 _id_13,
    input wire id_14
);
  wire [1 'b0 : -1] id_16;
  logic id_17[~  id_10 : id_13];
  wire [id_9 : 1 'b0] id_18, id_19, id_20;
  always if (1) id_8 <= id_16;
  id_21 :
  assert property (@(posedge -1'b0) id_7) begin : LABEL_0
    id_5 = id_19;
    $signed(68);
    ;
    id_4 <= 1;
    #id_22 @(negedge id_17) id_21 <= (id_7);
    id_1 <= id_11;
    begin : LABEL_1
      @(negedge "" or posedge -1 + 1) SystemTFIdentifier;
      SystemTFIdentifier(-1);
    end
  end
  struct packed {logic id_23;} id_24;
  module_0 modCall_1 ();
  wire id_25, id_26;
  logic id_27 = -1, id_28;
  wire id_29, id_30;
endmodule
