//Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
//Date        : Sat Jul 22 16:27:30 2017
//Host        : sefo-MS-7641 running 64-bit Ubuntu 16.04.1 LTS
//Command     : generate_target system.bd
//Design      : system
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module audio_imp_DOYXF3
   (DMA_ACK_RX_tready,
    DMA_ACK_RX_tuser,
    DMA_ACK_RX_tvalid,
    DMA_ACK_TX_tready,
    DMA_ACK_TX_tuser,
    DMA_ACK_TX_tvalid,
    DMA_ACK_tready,
    DMA_ACK_tuser,
    DMA_ACK_tvalid,
    DMA_REQ_RX_tlast,
    DMA_REQ_RX_tready,
    DMA_REQ_RX_tuser,
    DMA_REQ_RX_tvalid,
    DMA_REQ_TX_tlast,
    DMA_REQ_TX_tready,
    DMA_REQ_TX_tuser,
    DMA_REQ_TX_tvalid,
    DMA_REQ_tlast,
    DMA_REQ_tready,
    DMA_REQ_tuser,
    DMA_REQ_tvalid,
    I2S_bclk,
    I2S_lrclk,
    I2S_sdata_in,
    I2S_sdata_out,
    S_AXI_ACLK,
    clk_in1,
    clk_out1,
    resetn,
    s_axi1_araddr,
    s_axi1_arready,
    s_axi1_arvalid,
    s_axi1_awaddr,
    s_axi1_awready,
    s_axi1_awvalid,
    s_axi1_bready,
    s_axi1_bresp,
    s_axi1_bvalid,
    s_axi1_rdata,
    s_axi1_rready,
    s_axi1_rresp,
    s_axi1_rvalid,
    s_axi1_wdata,
    s_axi1_wready,
    s_axi1_wstrb,
    s_axi1_wvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    spdif_tx_o);
  output DMA_ACK_RX_tready;
  input [1:0]DMA_ACK_RX_tuser;
  input DMA_ACK_RX_tvalid;
  output DMA_ACK_TX_tready;
  input [1:0]DMA_ACK_TX_tuser;
  input DMA_ACK_TX_tvalid;
  output DMA_ACK_tready;
  input [1:0]DMA_ACK_tuser;
  input DMA_ACK_tvalid;
  output DMA_REQ_RX_tlast;
  input DMA_REQ_RX_tready;
  output [1:0]DMA_REQ_RX_tuser;
  output DMA_REQ_RX_tvalid;
  output DMA_REQ_TX_tlast;
  input DMA_REQ_TX_tready;
  output [1:0]DMA_REQ_TX_tuser;
  output DMA_REQ_TX_tvalid;
  output DMA_REQ_tlast;
  input DMA_REQ_tready;
  output [1:0]DMA_REQ_tuser;
  output DMA_REQ_tvalid;
  output [0:0]I2S_bclk;
  output [0:0]I2S_lrclk;
  input [0:0]I2S_sdata_in;
  output [0:0]I2S_sdata_out;
  input S_AXI_ACLK;
  input clk_in1;
  output clk_out1;
  input [0:0]resetn;
  input [31:0]s_axi1_araddr;
  output s_axi1_arready;
  input s_axi1_arvalid;
  input [31:0]s_axi1_awaddr;
  output s_axi1_awready;
  input s_axi1_awvalid;
  input s_axi1_bready;
  output [1:0]s_axi1_bresp;
  output s_axi1_bvalid;
  output [31:0]s_axi1_rdata;
  input s_axi1_rready;
  output [1:0]s_axi1_rresp;
  output s_axi1_rvalid;
  input [31:0]s_axi1_wdata;
  output s_axi1_wready;
  input [3:0]s_axi1_wstrb;
  input s_axi1_wvalid;
  input [31:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output spdif_tx_o;

  wire [31:0]axi_cpu_interconnect_M04_AXI_ARADDR;
  wire axi_cpu_interconnect_M04_AXI_ARREADY;
  wire axi_cpu_interconnect_M04_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_AWADDR;
  wire axi_cpu_interconnect_M04_AXI_AWREADY;
  wire axi_cpu_interconnect_M04_AXI_AWVALID;
  wire axi_cpu_interconnect_M04_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_BRESP;
  wire axi_cpu_interconnect_M04_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_RDATA;
  wire axi_cpu_interconnect_M04_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_RRESP;
  wire axi_cpu_interconnect_M04_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_WDATA;
  wire axi_cpu_interconnect_M04_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M04_AXI_WSTRB;
  wire axi_cpu_interconnect_M04_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_ARADDR;
  wire axi_cpu_interconnect_M05_AXI_ARREADY;
  wire axi_cpu_interconnect_M05_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_AWADDR;
  wire axi_cpu_interconnect_M05_AXI_AWREADY;
  wire axi_cpu_interconnect_M05_AXI_AWVALID;
  wire axi_cpu_interconnect_M05_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_BRESP;
  wire axi_cpu_interconnect_M05_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_RDATA;
  wire axi_cpu_interconnect_M05_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_RRESP;
  wire axi_cpu_interconnect_M05_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_WDATA;
  wire axi_cpu_interconnect_M05_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M05_AXI_WSTRB;
  wire axi_cpu_interconnect_M05_AXI_WVALID;
  wire axi_i2s_adi_DMA_REQ_RX_TLAST;
  wire axi_i2s_adi_DMA_REQ_RX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_RX_TUSER;
  wire axi_i2s_adi_DMA_REQ_RX_TVALID;
  wire axi_i2s_adi_DMA_REQ_TX_TLAST;
  wire axi_i2s_adi_DMA_REQ_TX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_TX_TUSER;
  wire axi_i2s_adi_DMA_REQ_TX_TVALID;
  wire [0:0]axi_i2s_adi_I2S_BCLK;
  wire [0:0]axi_i2s_adi_I2S_LRCLK;
  wire [0:0]axi_i2s_adi_I2S_SDATA_IN;
  wire [0:0]axi_i2s_adi_I2S_SDATA_OUT;
  wire axi_spdif_tx_core_DMA_REQ_TLAST;
  wire axi_spdif_tx_core_DMA_REQ_TREADY;
  wire [1:0]axi_spdif_tx_core_DMA_REQ_TUSER;
  wire axi_spdif_tx_core_DMA_REQ_TVALID;
  wire axi_spdif_tx_core_spdif_tx_o;
  wire sys_200m_clk;
  wire sys_audio_clkgen_clk_out1;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;
  wire sys_ps7_DMA0_ACK_TREADY;
  wire [1:0]sys_ps7_DMA0_ACK_TUSER;
  wire sys_ps7_DMA0_ACK_TVALID;
  wire sys_ps7_DMA1_ACK_TREADY;
  wire [1:0]sys_ps7_DMA1_ACK_TUSER;
  wire sys_ps7_DMA1_ACK_TVALID;
  wire sys_ps7_DMA2_ACK_TREADY;
  wire [1:0]sys_ps7_DMA2_ACK_TUSER;
  wire sys_ps7_DMA2_ACK_TVALID;

  assign DMA_ACK_RX_tready = sys_ps7_DMA2_ACK_TREADY;
  assign DMA_ACK_TX_tready = sys_ps7_DMA1_ACK_TREADY;
  assign DMA_ACK_tready = sys_ps7_DMA0_ACK_TREADY;
  assign DMA_REQ_RX_tlast = axi_i2s_adi_DMA_REQ_RX_TLAST;
  assign DMA_REQ_RX_tuser[1:0] = axi_i2s_adi_DMA_REQ_RX_TUSER;
  assign DMA_REQ_RX_tvalid = axi_i2s_adi_DMA_REQ_RX_TVALID;
  assign DMA_REQ_TX_tlast = axi_i2s_adi_DMA_REQ_TX_TLAST;
  assign DMA_REQ_TX_tuser[1:0] = axi_i2s_adi_DMA_REQ_TX_TUSER;
  assign DMA_REQ_TX_tvalid = axi_i2s_adi_DMA_REQ_TX_TVALID;
  assign DMA_REQ_tlast = axi_spdif_tx_core_DMA_REQ_TLAST;
  assign DMA_REQ_tuser[1:0] = axi_spdif_tx_core_DMA_REQ_TUSER;
  assign DMA_REQ_tvalid = axi_spdif_tx_core_DMA_REQ_TVALID;
  assign I2S_bclk[0] = axi_i2s_adi_I2S_BCLK;
  assign I2S_lrclk[0] = axi_i2s_adi_I2S_LRCLK;
  assign I2S_sdata_out[0] = axi_i2s_adi_I2S_SDATA_OUT;
  assign axi_cpu_interconnect_M04_AXI_ARADDR = s_axi1_araddr[31:0];
  assign axi_cpu_interconnect_M04_AXI_ARVALID = s_axi1_arvalid;
  assign axi_cpu_interconnect_M04_AXI_AWADDR = s_axi1_awaddr[31:0];
  assign axi_cpu_interconnect_M04_AXI_AWVALID = s_axi1_awvalid;
  assign axi_cpu_interconnect_M04_AXI_BREADY = s_axi1_bready;
  assign axi_cpu_interconnect_M04_AXI_RREADY = s_axi1_rready;
  assign axi_cpu_interconnect_M04_AXI_WDATA = s_axi1_wdata[31:0];
  assign axi_cpu_interconnect_M04_AXI_WSTRB = s_axi1_wstrb[3:0];
  assign axi_cpu_interconnect_M04_AXI_WVALID = s_axi1_wvalid;
  assign axi_cpu_interconnect_M05_AXI_ARADDR = s_axi_araddr[31:0];
  assign axi_cpu_interconnect_M05_AXI_ARVALID = s_axi_arvalid;
  assign axi_cpu_interconnect_M05_AXI_AWADDR = s_axi_awaddr[31:0];
  assign axi_cpu_interconnect_M05_AXI_AWVALID = s_axi_awvalid;
  assign axi_cpu_interconnect_M05_AXI_BREADY = s_axi_bready;
  assign axi_cpu_interconnect_M05_AXI_RREADY = s_axi_rready;
  assign axi_cpu_interconnect_M05_AXI_WDATA = s_axi_wdata[31:0];
  assign axi_cpu_interconnect_M05_AXI_WSTRB = s_axi_wstrb[3:0];
  assign axi_cpu_interconnect_M05_AXI_WVALID = s_axi_wvalid;
  assign axi_i2s_adi_DMA_REQ_RX_TREADY = DMA_REQ_RX_tready;
  assign axi_i2s_adi_DMA_REQ_TX_TREADY = DMA_REQ_TX_tready;
  assign axi_i2s_adi_I2S_SDATA_IN = I2S_sdata_in[0];
  assign axi_spdif_tx_core_DMA_REQ_TREADY = DMA_REQ_tready;
  assign clk_out1 = sys_audio_clkgen_clk_out1;
  assign s_axi1_arready = axi_cpu_interconnect_M04_AXI_ARREADY;
  assign s_axi1_awready = axi_cpu_interconnect_M04_AXI_AWREADY;
  assign s_axi1_bresp[1:0] = axi_cpu_interconnect_M04_AXI_BRESP;
  assign s_axi1_bvalid = axi_cpu_interconnect_M04_AXI_BVALID;
  assign s_axi1_rdata[31:0] = axi_cpu_interconnect_M04_AXI_RDATA;
  assign s_axi1_rresp[1:0] = axi_cpu_interconnect_M04_AXI_RRESP;
  assign s_axi1_rvalid = axi_cpu_interconnect_M04_AXI_RVALID;
  assign s_axi1_wready = axi_cpu_interconnect_M04_AXI_WREADY;
  assign s_axi_arready = axi_cpu_interconnect_M05_AXI_ARREADY;
  assign s_axi_awready = axi_cpu_interconnect_M05_AXI_AWREADY;
  assign s_axi_bresp[1:0] = axi_cpu_interconnect_M05_AXI_BRESP;
  assign s_axi_bvalid = axi_cpu_interconnect_M05_AXI_BVALID;
  assign s_axi_rdata[31:0] = axi_cpu_interconnect_M05_AXI_RDATA;
  assign s_axi_rresp[1:0] = axi_cpu_interconnect_M05_AXI_RRESP;
  assign s_axi_rvalid = axi_cpu_interconnect_M05_AXI_RVALID;
  assign s_axi_wready = axi_cpu_interconnect_M05_AXI_WREADY;
  assign spdif_tx_o = axi_spdif_tx_core_spdif_tx_o;
  assign sys_200m_clk = clk_in1;
  assign sys_cpu_clk = S_AXI_ACLK;
  assign sys_cpu_resetn = resetn[0];
  assign sys_ps7_DMA0_ACK_TUSER = DMA_ACK_tuser[1:0];
  assign sys_ps7_DMA0_ACK_TVALID = DMA_ACK_tvalid;
  assign sys_ps7_DMA1_ACK_TUSER = DMA_ACK_TX_tuser[1:0];
  assign sys_ps7_DMA1_ACK_TVALID = DMA_ACK_TX_tvalid;
  assign sys_ps7_DMA2_ACK_TUSER = DMA_ACK_RX_tuser[1:0];
  assign sys_ps7_DMA2_ACK_TVALID = DMA_ACK_RX_tvalid;
  system_axi_i2s_adi_0 axi_i2s_adi
       (.BCLK_O(axi_i2s_adi_I2S_BCLK),
        .DATA_CLK_I(sys_audio_clkgen_clk_out1),
        .DMA_REQ_RX_ACLK(sys_cpu_clk),
        .DMA_REQ_RX_DAREADY(sys_ps7_DMA2_ACK_TREADY),
        .DMA_REQ_RX_DATYPE(sys_ps7_DMA2_ACK_TUSER),
        .DMA_REQ_RX_DAVALID(sys_ps7_DMA2_ACK_TVALID),
        .DMA_REQ_RX_DRLAST(axi_i2s_adi_DMA_REQ_RX_TLAST),
        .DMA_REQ_RX_DRREADY(axi_i2s_adi_DMA_REQ_RX_TREADY),
        .DMA_REQ_RX_DRTYPE(axi_i2s_adi_DMA_REQ_RX_TUSER),
        .DMA_REQ_RX_DRVALID(axi_i2s_adi_DMA_REQ_RX_TVALID),
        .DMA_REQ_RX_RSTN(sys_cpu_resetn),
        .DMA_REQ_TX_ACLK(sys_cpu_clk),
        .DMA_REQ_TX_DAREADY(sys_ps7_DMA1_ACK_TREADY),
        .DMA_REQ_TX_DATYPE(sys_ps7_DMA1_ACK_TUSER),
        .DMA_REQ_TX_DAVALID(sys_ps7_DMA1_ACK_TVALID),
        .DMA_REQ_TX_DRLAST(axi_i2s_adi_DMA_REQ_TX_TLAST),
        .DMA_REQ_TX_DRREADY(axi_i2s_adi_DMA_REQ_TX_TREADY),
        .DMA_REQ_TX_DRTYPE(axi_i2s_adi_DMA_REQ_TX_TUSER),
        .DMA_REQ_TX_DRVALID(axi_i2s_adi_DMA_REQ_TX_TVALID),
        .DMA_REQ_TX_RSTN(sys_cpu_resetn),
        .LRCLK_O(axi_i2s_adi_I2S_LRCLK),
        .SDATA_I(axi_i2s_adi_I2S_SDATA_IN),
        .SDATA_O(axi_i2s_adi_I2S_SDATA_OUT),
        .S_AXI_ACLK(sys_cpu_clk),
        .S_AXI_ARADDR(axi_cpu_interconnect_M05_AXI_ARADDR[15:0]),
        .S_AXI_ARESETN(sys_cpu_resetn),
        .S_AXI_ARREADY(axi_cpu_interconnect_M05_AXI_ARREADY),
        .S_AXI_ARVALID(axi_cpu_interconnect_M05_AXI_ARVALID),
        .S_AXI_AWADDR(axi_cpu_interconnect_M05_AXI_AWADDR[15:0]),
        .S_AXI_AWREADY(axi_cpu_interconnect_M05_AXI_AWREADY),
        .S_AXI_AWVALID(axi_cpu_interconnect_M05_AXI_AWVALID),
        .S_AXI_BREADY(axi_cpu_interconnect_M05_AXI_BREADY),
        .S_AXI_BRESP(axi_cpu_interconnect_M05_AXI_BRESP),
        .S_AXI_BVALID(axi_cpu_interconnect_M05_AXI_BVALID),
        .S_AXI_RDATA(axi_cpu_interconnect_M05_AXI_RDATA),
        .S_AXI_RREADY(axi_cpu_interconnect_M05_AXI_RREADY),
        .S_AXI_RRESP(axi_cpu_interconnect_M05_AXI_RRESP),
        .S_AXI_RVALID(axi_cpu_interconnect_M05_AXI_RVALID),
        .S_AXI_WDATA(axi_cpu_interconnect_M05_AXI_WDATA),
        .S_AXI_WREADY(axi_cpu_interconnect_M05_AXI_WREADY),
        .S_AXI_WSTRB(axi_cpu_interconnect_M05_AXI_WSTRB),
        .S_AXI_WVALID(axi_cpu_interconnect_M05_AXI_WVALID));
  system_axi_spdif_tx_core_0 axi_spdif_tx_core
       (.DMA_REQ_ACLK(sys_cpu_clk),
        .DMA_REQ_DAREADY(sys_ps7_DMA0_ACK_TREADY),
        .DMA_REQ_DATYPE(sys_ps7_DMA0_ACK_TUSER),
        .DMA_REQ_DAVALID(sys_ps7_DMA0_ACK_TVALID),
        .DMA_REQ_DRLAST(axi_spdif_tx_core_DMA_REQ_TLAST),
        .DMA_REQ_DRREADY(axi_spdif_tx_core_DMA_REQ_TREADY),
        .DMA_REQ_DRTYPE(axi_spdif_tx_core_DMA_REQ_TUSER),
        .DMA_REQ_DRVALID(axi_spdif_tx_core_DMA_REQ_TVALID),
        .DMA_REQ_RSTN(sys_cpu_resetn),
        .S_AXI_ACLK(sys_cpu_clk),
        .S_AXI_ARADDR(axi_cpu_interconnect_M04_AXI_ARADDR[15:0]),
        .S_AXI_ARESETN(sys_cpu_resetn),
        .S_AXI_ARREADY(axi_cpu_interconnect_M04_AXI_ARREADY),
        .S_AXI_ARVALID(axi_cpu_interconnect_M04_AXI_ARVALID),
        .S_AXI_AWADDR(axi_cpu_interconnect_M04_AXI_AWADDR[15:0]),
        .S_AXI_AWREADY(axi_cpu_interconnect_M04_AXI_AWREADY),
        .S_AXI_AWVALID(axi_cpu_interconnect_M04_AXI_AWVALID),
        .S_AXI_BREADY(axi_cpu_interconnect_M04_AXI_BREADY),
        .S_AXI_BRESP(axi_cpu_interconnect_M04_AXI_BRESP),
        .S_AXI_BVALID(axi_cpu_interconnect_M04_AXI_BVALID),
        .S_AXI_RDATA(axi_cpu_interconnect_M04_AXI_RDATA),
        .S_AXI_RREADY(axi_cpu_interconnect_M04_AXI_RREADY),
        .S_AXI_RRESP(axi_cpu_interconnect_M04_AXI_RRESP),
        .S_AXI_RVALID(axi_cpu_interconnect_M04_AXI_RVALID),
        .S_AXI_WDATA(axi_cpu_interconnect_M04_AXI_WDATA),
        .S_AXI_WREADY(axi_cpu_interconnect_M04_AXI_WREADY),
        .S_AXI_WSTRB(axi_cpu_interconnect_M04_AXI_WSTRB),
        .S_AXI_WVALID(axi_cpu_interconnect_M04_AXI_WVALID),
        .spdif_data_clk(sys_audio_clkgen_clk_out1),
        .spdif_tx_o(axi_spdif_tx_core_spdif_tx_o));
  system_sys_audio_clkgen_0 sys_audio_clkgen
       (.clk_in1(sys_200m_clk),
        .clk_out1(sys_audio_clkgen_clk_out1),
        .resetn(sys_cpu_resetn));
endmodule

module axi_interconnect_imp_1IGFU7E
   (ACLK,
    ARESETN,
    ARESETN1,
    M00_AXI1_araddr,
    M00_AXI1_arburst,
    M00_AXI1_arcache,
    M00_AXI1_arid,
    M00_AXI1_arlen,
    M00_AXI1_arlock,
    M00_AXI1_arprot,
    M00_AXI1_arqos,
    M00_AXI1_arready,
    M00_AXI1_arsize,
    M00_AXI1_arvalid,
    M00_AXI1_awaddr,
    M00_AXI1_awburst,
    M00_AXI1_awcache,
    M00_AXI1_awid,
    M00_AXI1_awlen,
    M00_AXI1_awlock,
    M00_AXI1_awprot,
    M00_AXI1_awqos,
    M00_AXI1_awready,
    M00_AXI1_awsize,
    M00_AXI1_awvalid,
    M00_AXI1_bid,
    M00_AXI1_bready,
    M00_AXI1_bresp,
    M00_AXI1_bvalid,
    M00_AXI1_rdata,
    M00_AXI1_rid,
    M00_AXI1_rlast,
    M00_AXI1_rready,
    M00_AXI1_rresp,
    M00_AXI1_rvalid,
    M00_AXI1_wdata,
    M00_AXI1_wid,
    M00_AXI1_wlast,
    M00_AXI1_wready,
    M00_AXI1_wstrb,
    M00_AXI1_wvalid,
    M00_AXI2_araddr,
    M00_AXI2_arready,
    M00_AXI2_arvalid,
    M00_AXI2_awaddr,
    M00_AXI2_awready,
    M00_AXI2_awvalid,
    M00_AXI2_bready,
    M00_AXI2_bresp,
    M00_AXI2_bvalid,
    M00_AXI2_rdata,
    M00_AXI2_rready,
    M00_AXI2_rresp,
    M00_AXI2_rvalid,
    M00_AXI2_wdata,
    M00_AXI2_wready,
    M00_AXI2_wstrb,
    M00_AXI2_wvalid,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wid,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wvalid,
    M03_AXI_araddr,
    M03_AXI_arprot,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awprot,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_AXI_araddr,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_AXI_araddr,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    M08_AXI_araddr,
    M08_AXI_arready,
    M08_AXI_arvalid,
    M08_AXI_awaddr,
    M08_AXI_awready,
    M08_AXI_awvalid,
    M08_AXI_bready,
    M08_AXI_bresp,
    M08_AXI_bvalid,
    M08_AXI_rdata,
    M08_AXI_rready,
    M08_AXI_rresp,
    M08_AXI_rvalid,
    M08_AXI_wdata,
    M08_AXI_wready,
    M08_AXI_wstrb,
    M08_AXI_wvalid,
    M09_AXI_araddr,
    M09_AXI_arready,
    M09_AXI_arvalid,
    M09_AXI_awaddr,
    M09_AXI_awready,
    M09_AXI_awvalid,
    M09_AXI_bready,
    M09_AXI_bresp,
    M09_AXI_bvalid,
    M09_AXI_rdata,
    M09_AXI_rready,
    M09_AXI_rresp,
    M09_AXI_rvalid,
    M09_AXI_wdata,
    M09_AXI_wready,
    M09_AXI_wstrb,
    M09_AXI_wvalid,
    M10_AXI_araddr,
    M10_AXI_arready,
    M10_AXI_arvalid,
    M10_AXI_awaddr,
    M10_AXI_awready,
    M10_AXI_awvalid,
    M10_AXI_bready,
    M10_AXI_bresp,
    M10_AXI_bvalid,
    M10_AXI_rdata,
    M10_AXI_rready,
    M10_AXI_rresp,
    M10_AXI_rvalid,
    M10_AXI_wdata,
    M10_AXI_wready,
    M10_AXI_wvalid,
    S00_AXI1_araddr,
    S00_AXI1_arburst,
    S00_AXI1_arcache,
    S00_AXI1_arid,
    S00_AXI1_arlen,
    S00_AXI1_arlock,
    S00_AXI1_arprot,
    S00_AXI1_arqos,
    S00_AXI1_arready,
    S00_AXI1_arsize,
    S00_AXI1_arvalid,
    S00_AXI1_awaddr,
    S00_AXI1_awburst,
    S00_AXI1_awcache,
    S00_AXI1_awid,
    S00_AXI1_awlen,
    S00_AXI1_awlock,
    S00_AXI1_awprot,
    S00_AXI1_awqos,
    S00_AXI1_awready,
    S00_AXI1_awsize,
    S00_AXI1_awvalid,
    S00_AXI1_bid,
    S00_AXI1_bready,
    S00_AXI1_bresp,
    S00_AXI1_bvalid,
    S00_AXI1_rdata,
    S00_AXI1_rid,
    S00_AXI1_rlast,
    S00_AXI1_rready,
    S00_AXI1_rresp,
    S00_AXI1_rvalid,
    S00_AXI1_wdata,
    S00_AXI1_wid,
    S00_AXI1_wlast,
    S00_AXI1_wready,
    S00_AXI1_wstrb,
    S00_AXI1_wvalid,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arlen,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_rdata,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S01_AXI1_araddr,
    S01_AXI1_arburst,
    S01_AXI1_arcache,
    S01_AXI1_arlen,
    S01_AXI1_arprot,
    S01_AXI1_arready,
    S01_AXI1_arsize,
    S01_AXI1_arvalid,
    S01_AXI1_rdata,
    S01_AXI1_rlast,
    S01_AXI1_rready,
    S01_AXI1_rresp,
    S01_AXI1_rvalid,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arregion,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_awaddr,
    S01_AXI_awburst,
    S01_AXI_awcache,
    S01_AXI_awlen,
    S01_AXI_awlock,
    S01_AXI_awprot,
    S01_AXI_awqos,
    S01_AXI_awready,
    S01_AXI_awregion,
    S01_AXI_awsize,
    S01_AXI_awvalid,
    S01_AXI_bready,
    S01_AXI_bresp,
    S01_AXI_bvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S01_AXI_wdata,
    S01_AXI_wlast,
    S01_AXI_wready,
    S01_AXI_wstrb,
    S01_AXI_wvalid,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awlen,
    S02_AXI_awprot,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input [0:0]ARESETN1;
  output [31:0]M00_AXI1_araddr;
  output [1:0]M00_AXI1_arburst;
  output [3:0]M00_AXI1_arcache;
  output [1:0]M00_AXI1_arid;
  output [3:0]M00_AXI1_arlen;
  output [1:0]M00_AXI1_arlock;
  output [2:0]M00_AXI1_arprot;
  output [3:0]M00_AXI1_arqos;
  input M00_AXI1_arready;
  output [2:0]M00_AXI1_arsize;
  output M00_AXI1_arvalid;
  output [31:0]M00_AXI1_awaddr;
  output [1:0]M00_AXI1_awburst;
  output [3:0]M00_AXI1_awcache;
  output [1:0]M00_AXI1_awid;
  output [3:0]M00_AXI1_awlen;
  output [1:0]M00_AXI1_awlock;
  output [2:0]M00_AXI1_awprot;
  output [3:0]M00_AXI1_awqos;
  input M00_AXI1_awready;
  output [2:0]M00_AXI1_awsize;
  output M00_AXI1_awvalid;
  input [5:0]M00_AXI1_bid;
  output M00_AXI1_bready;
  input [1:0]M00_AXI1_bresp;
  input M00_AXI1_bvalid;
  input [63:0]M00_AXI1_rdata;
  input [5:0]M00_AXI1_rid;
  input M00_AXI1_rlast;
  output M00_AXI1_rready;
  input [1:0]M00_AXI1_rresp;
  input M00_AXI1_rvalid;
  output [63:0]M00_AXI1_wdata;
  output [1:0]M00_AXI1_wid;
  output M00_AXI1_wlast;
  input M00_AXI1_wready;
  output [7:0]M00_AXI1_wstrb;
  output M00_AXI1_wvalid;
  output [31:0]M00_AXI2_araddr;
  input M00_AXI2_arready;
  output M00_AXI2_arvalid;
  output [31:0]M00_AXI2_awaddr;
  input M00_AXI2_awready;
  output M00_AXI2_awvalid;
  output M00_AXI2_bready;
  input [1:0]M00_AXI2_bresp;
  input M00_AXI2_bvalid;
  input [31:0]M00_AXI2_rdata;
  output M00_AXI2_rready;
  input [1:0]M00_AXI2_rresp;
  input M00_AXI2_rvalid;
  output [31:0]M00_AXI2_wdata;
  input M00_AXI2_wready;
  output [3:0]M00_AXI2_wstrb;
  output M00_AXI2_wvalid;
  output [31:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [1:0]M00_AXI_arid;
  output [3:0]M00_AXI_arlen;
  output [1:0]M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [1:0]M00_AXI_awid;
  output [3:0]M00_AXI_awlen;
  output [1:0]M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output M00_AXI_awvalid;
  input [5:0]M00_AXI_bid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [63:0]M00_AXI_rdata;
  input [5:0]M00_AXI_rid;
  input M00_AXI_rlast;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [63:0]M00_AXI_wdata;
  output [1:0]M00_AXI_wid;
  output M00_AXI_wlast;
  input M00_AXI_wready;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output [31:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  output [31:0]M02_AXI_araddr;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output M02_AXI_wvalid;
  output [31:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  output [31:0]M04_AXI_araddr;
  input M04_AXI_arready;
  output M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  input M04_AXI_awready;
  output M04_AXI_awvalid;
  output M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output M04_AXI_wvalid;
  output [31:0]M05_AXI_araddr;
  input M05_AXI_arready;
  output M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  input M05_AXI_awready;
  output M05_AXI_awvalid;
  output M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output M05_AXI_wvalid;
  output [31:0]M06_AXI_araddr;
  input M06_AXI_arready;
  output M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  input M06_AXI_awready;
  output M06_AXI_awvalid;
  output M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output M06_AXI_wvalid;
  output [31:0]M07_AXI_araddr;
  input [0:0]M07_AXI_arready;
  output [0:0]M07_AXI_arvalid;
  output [31:0]M07_AXI_awaddr;
  input [0:0]M07_AXI_awready;
  output [0:0]M07_AXI_awvalid;
  output [0:0]M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input [0:0]M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output [0:0]M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input [0:0]M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input [0:0]M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output [0:0]M07_AXI_wvalid;
  output [31:0]M08_AXI_araddr;
  input [0:0]M08_AXI_arready;
  output [0:0]M08_AXI_arvalid;
  output [31:0]M08_AXI_awaddr;
  input [0:0]M08_AXI_awready;
  output [0:0]M08_AXI_awvalid;
  output [0:0]M08_AXI_bready;
  input [1:0]M08_AXI_bresp;
  input [0:0]M08_AXI_bvalid;
  input [31:0]M08_AXI_rdata;
  output [0:0]M08_AXI_rready;
  input [1:0]M08_AXI_rresp;
  input [0:0]M08_AXI_rvalid;
  output [31:0]M08_AXI_wdata;
  input [0:0]M08_AXI_wready;
  output [3:0]M08_AXI_wstrb;
  output [0:0]M08_AXI_wvalid;
  output [31:0]M09_AXI_araddr;
  input [0:0]M09_AXI_arready;
  output [0:0]M09_AXI_arvalid;
  output [31:0]M09_AXI_awaddr;
  input [0:0]M09_AXI_awready;
  output [0:0]M09_AXI_awvalid;
  output [0:0]M09_AXI_bready;
  input [1:0]M09_AXI_bresp;
  input [0:0]M09_AXI_bvalid;
  input [31:0]M09_AXI_rdata;
  output [0:0]M09_AXI_rready;
  input [1:0]M09_AXI_rresp;
  input [0:0]M09_AXI_rvalid;
  output [31:0]M09_AXI_wdata;
  input [0:0]M09_AXI_wready;
  output [3:0]M09_AXI_wstrb;
  output [0:0]M09_AXI_wvalid;
  output [31:0]M10_AXI_araddr;
  input [0:0]M10_AXI_arready;
  output [0:0]M10_AXI_arvalid;
  output [31:0]M10_AXI_awaddr;
  input [0:0]M10_AXI_awready;
  output [0:0]M10_AXI_awvalid;
  output [0:0]M10_AXI_bready;
  input [1:0]M10_AXI_bresp;
  input [0:0]M10_AXI_bvalid;
  input [31:0]M10_AXI_rdata;
  output [0:0]M10_AXI_rready;
  input [1:0]M10_AXI_rresp;
  input [0:0]M10_AXI_rvalid;
  output [31:0]M10_AXI_wdata;
  input [0:0]M10_AXI_wready;
  output [0:0]M10_AXI_wvalid;
  input [31:0]S00_AXI1_araddr;
  input [1:0]S00_AXI1_arburst;
  input [3:0]S00_AXI1_arcache;
  input [11:0]S00_AXI1_arid;
  input [3:0]S00_AXI1_arlen;
  input [1:0]S00_AXI1_arlock;
  input [2:0]S00_AXI1_arprot;
  input [3:0]S00_AXI1_arqos;
  output S00_AXI1_arready;
  input [2:0]S00_AXI1_arsize;
  input S00_AXI1_arvalid;
  input [31:0]S00_AXI1_awaddr;
  input [1:0]S00_AXI1_awburst;
  input [3:0]S00_AXI1_awcache;
  input [11:0]S00_AXI1_awid;
  input [3:0]S00_AXI1_awlen;
  input [1:0]S00_AXI1_awlock;
  input [2:0]S00_AXI1_awprot;
  input [3:0]S00_AXI1_awqos;
  output S00_AXI1_awready;
  input [2:0]S00_AXI1_awsize;
  input S00_AXI1_awvalid;
  output [11:0]S00_AXI1_bid;
  input S00_AXI1_bready;
  output [1:0]S00_AXI1_bresp;
  output S00_AXI1_bvalid;
  output [31:0]S00_AXI1_rdata;
  output [11:0]S00_AXI1_rid;
  output S00_AXI1_rlast;
  input S00_AXI1_rready;
  output [1:0]S00_AXI1_rresp;
  output S00_AXI1_rvalid;
  input [31:0]S00_AXI1_wdata;
  input [11:0]S00_AXI1_wid;
  input S00_AXI1_wlast;
  output S00_AXI1_wready;
  input [3:0]S00_AXI1_wstrb;
  input S00_AXI1_wvalid;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [7:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  output [63:0]S00_AXI_rdata;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S01_AXI1_araddr;
  input [1:0]S01_AXI1_arburst;
  input [3:0]S01_AXI1_arcache;
  input [7:0]S01_AXI1_arlen;
  input [2:0]S01_AXI1_arprot;
  output S01_AXI1_arready;
  input [2:0]S01_AXI1_arsize;
  input S01_AXI1_arvalid;
  output [31:0]S01_AXI1_rdata;
  output S01_AXI1_rlast;
  input S01_AXI1_rready;
  output [1:0]S01_AXI1_rresp;
  output S01_AXI1_rvalid;
  input [31:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [1:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output S01_AXI_arready;
  input [3:0]S01_AXI_arregion;
  input [2:0]S01_AXI_arsize;
  input S01_AXI_arvalid;
  input [31:0]S01_AXI_awaddr;
  input [1:0]S01_AXI_awburst;
  input [3:0]S01_AXI_awcache;
  input [7:0]S01_AXI_awlen;
  input [1:0]S01_AXI_awlock;
  input [2:0]S01_AXI_awprot;
  input [3:0]S01_AXI_awqos;
  output S01_AXI_awready;
  input [3:0]S01_AXI_awregion;
  input [2:0]S01_AXI_awsize;
  input S01_AXI_awvalid;
  input S01_AXI_bready;
  output [1:0]S01_AXI_bresp;
  output S01_AXI_bvalid;
  output [31:0]S01_AXI_rdata;
  output S01_AXI_rlast;
  input S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output S01_AXI_rvalid;
  input [31:0]S01_AXI_wdata;
  input S01_AXI_wlast;
  output S01_AXI_wready;
  input [3:0]S01_AXI_wstrb;
  input S01_AXI_wvalid;
  input [31:0]S02_AXI_awaddr;
  input [1:0]S02_AXI_awburst;
  input [3:0]S02_AXI_awcache;
  input [7:0]S02_AXI_awlen;
  input [2:0]S02_AXI_awprot;
  output S02_AXI_awready;
  input [2:0]S02_AXI_awsize;
  input S02_AXI_awvalid;
  input S02_AXI_bready;
  output [1:0]S02_AXI_bresp;
  output S02_AXI_bvalid;
  input [31:0]S02_AXI_wdata;
  input S02_AXI_wlast;
  output S02_AXI_wready;
  input [3:0]S02_AXI_wstrb;
  input S02_AXI_wvalid;

  wire [31:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [11:0]S00_AXI_1_ARID;
  wire [3:0]S00_AXI_1_ARLEN;
  wire [1:0]S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire S00_AXI_1_ARVALID;
  wire [31:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [11:0]S00_AXI_1_AWID;
  wire [3:0]S00_AXI_1_AWLEN;
  wire [1:0]S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire S00_AXI_1_AWVALID;
  wire [11:0]S00_AXI_1_BID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [31:0]S00_AXI_1_RDATA;
  wire [11:0]S00_AXI_1_RID;
  wire S00_AXI_1_RLAST;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [31:0]S00_AXI_1_WDATA;
  wire [11:0]S00_AXI_1_WID;
  wire S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [3:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [31:0]S00_AXI_2_ARADDR;
  wire [1:0]S00_AXI_2_ARBURST;
  wire [3:0]S00_AXI_2_ARCACHE;
  wire [7:0]S00_AXI_2_ARLEN;
  wire [2:0]S00_AXI_2_ARPROT;
  wire S00_AXI_2_ARREADY;
  wire [2:0]S00_AXI_2_ARSIZE;
  wire S00_AXI_2_ARVALID;
  wire [63:0]S00_AXI_2_RDATA;
  wire S00_AXI_2_RLAST;
  wire S00_AXI_2_RREADY;
  wire [1:0]S00_AXI_2_RRESP;
  wire S00_AXI_2_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_ARADDR;
  wire axi_cpu_interconnect_M00_AXI_ARREADY;
  wire axi_cpu_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_AWADDR;
  wire axi_cpu_interconnect_M00_AXI_AWREADY;
  wire axi_cpu_interconnect_M00_AXI_AWVALID;
  wire axi_cpu_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_BRESP;
  wire axi_cpu_interconnect_M00_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_RDATA;
  wire axi_cpu_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_RRESP;
  wire axi_cpu_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_WDATA;
  wire axi_cpu_interconnect_M00_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M00_AXI_WSTRB;
  wire axi_cpu_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_ARADDR;
  wire axi_cpu_interconnect_M01_AXI_ARREADY;
  wire axi_cpu_interconnect_M01_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_AWADDR;
  wire axi_cpu_interconnect_M01_AXI_AWREADY;
  wire axi_cpu_interconnect_M01_AXI_AWVALID;
  wire axi_cpu_interconnect_M01_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_BRESP;
  wire axi_cpu_interconnect_M01_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_RDATA;
  wire axi_cpu_interconnect_M01_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_RRESP;
  wire axi_cpu_interconnect_M01_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_WDATA;
  wire axi_cpu_interconnect_M01_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M01_AXI_WSTRB;
  wire axi_cpu_interconnect_M01_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_ARADDR;
  wire axi_cpu_interconnect_M02_AXI_ARREADY;
  wire axi_cpu_interconnect_M02_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_AWADDR;
  wire axi_cpu_interconnect_M02_AXI_AWREADY;
  wire axi_cpu_interconnect_M02_AXI_AWVALID;
  wire axi_cpu_interconnect_M02_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_BRESP;
  wire axi_cpu_interconnect_M02_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_RDATA;
  wire axi_cpu_interconnect_M02_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_RRESP;
  wire axi_cpu_interconnect_M02_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_WDATA;
  wire axi_cpu_interconnect_M02_AXI_WREADY;
  wire axi_cpu_interconnect_M02_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_ARPROT;
  wire axi_cpu_interconnect_M03_AXI_ARREADY;
  wire axi_cpu_interconnect_M03_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_AWPROT;
  wire axi_cpu_interconnect_M03_AXI_AWREADY;
  wire axi_cpu_interconnect_M03_AXI_AWVALID;
  wire axi_cpu_interconnect_M03_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_BRESP;
  wire axi_cpu_interconnect_M03_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_RDATA;
  wire axi_cpu_interconnect_M03_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_RRESP;
  wire axi_cpu_interconnect_M03_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_WDATA;
  wire axi_cpu_interconnect_M03_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M03_AXI_WSTRB;
  wire axi_cpu_interconnect_M03_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_ARADDR;
  wire axi_cpu_interconnect_M04_AXI_ARREADY;
  wire axi_cpu_interconnect_M04_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_AWADDR;
  wire axi_cpu_interconnect_M04_AXI_AWREADY;
  wire axi_cpu_interconnect_M04_AXI_AWVALID;
  wire axi_cpu_interconnect_M04_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_BRESP;
  wire axi_cpu_interconnect_M04_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_RDATA;
  wire axi_cpu_interconnect_M04_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_RRESP;
  wire axi_cpu_interconnect_M04_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_WDATA;
  wire axi_cpu_interconnect_M04_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M04_AXI_WSTRB;
  wire axi_cpu_interconnect_M04_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_ARADDR;
  wire axi_cpu_interconnect_M05_AXI_ARREADY;
  wire axi_cpu_interconnect_M05_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_AWADDR;
  wire axi_cpu_interconnect_M05_AXI_AWREADY;
  wire axi_cpu_interconnect_M05_AXI_AWVALID;
  wire axi_cpu_interconnect_M05_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_BRESP;
  wire axi_cpu_interconnect_M05_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_RDATA;
  wire axi_cpu_interconnect_M05_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_RRESP;
  wire axi_cpu_interconnect_M05_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_WDATA;
  wire axi_cpu_interconnect_M05_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M05_AXI_WSTRB;
  wire axi_cpu_interconnect_M05_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_ARADDR;
  wire axi_cpu_interconnect_M06_AXI_ARREADY;
  wire axi_cpu_interconnect_M06_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_AWADDR;
  wire axi_cpu_interconnect_M06_AXI_AWREADY;
  wire axi_cpu_interconnect_M06_AXI_AWVALID;
  wire axi_cpu_interconnect_M06_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_BRESP;
  wire axi_cpu_interconnect_M06_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_RDATA;
  wire axi_cpu_interconnect_M06_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_RRESP;
  wire axi_cpu_interconnect_M06_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_WDATA;
  wire axi_cpu_interconnect_M06_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M06_AXI_WSTRB;
  wire axi_cpu_interconnect_M06_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M07_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M07_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M07_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M07_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M07_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M07_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M07_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M07_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M07_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M08_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M08_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M08_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M08_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M08_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M08_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M08_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M08_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M08_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M09_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M09_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M09_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M09_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M09_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M09_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M09_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M09_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M09_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M10_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M10_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M10_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M10_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M10_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M10_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M10_AXI_WREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_WVALID;
  wire [31:0]axi_hp0_interconnect_M00_AXI_ARADDR;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARBURST;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARCACHE;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARID;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARLEN;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARLOCK;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARPROT;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARQOS;
  wire axi_hp0_interconnect_M00_AXI_ARREADY;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARSIZE;
  wire axi_hp0_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_hp0_interconnect_M00_AXI_AWADDR;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWBURST;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWCACHE;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWID;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWLEN;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWLOCK;
  wire [2:0]axi_hp0_interconnect_M00_AXI_AWPROT;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWQOS;
  wire axi_hp0_interconnect_M00_AXI_AWREADY;
  wire [2:0]axi_hp0_interconnect_M00_AXI_AWSIZE;
  wire axi_hp0_interconnect_M00_AXI_AWVALID;
  wire [5:0]axi_hp0_interconnect_M00_AXI_BID;
  wire axi_hp0_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_hp0_interconnect_M00_AXI_BRESP;
  wire axi_hp0_interconnect_M00_AXI_BVALID;
  wire [63:0]axi_hp0_interconnect_M00_AXI_RDATA;
  wire [5:0]axi_hp0_interconnect_M00_AXI_RID;
  wire axi_hp0_interconnect_M00_AXI_RLAST;
  wire axi_hp0_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_hp0_interconnect_M00_AXI_RRESP;
  wire axi_hp0_interconnect_M00_AXI_RVALID;
  wire [63:0]axi_hp0_interconnect_M00_AXI_WDATA;
  wire [1:0]axi_hp0_interconnect_M00_AXI_WID;
  wire axi_hp0_interconnect_M00_AXI_WLAST;
  wire axi_hp0_interconnect_M00_AXI_WREADY;
  wire [7:0]axi_hp0_interconnect_M00_AXI_WSTRB;
  wire axi_hp0_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_mem_intercon_M00_AXI_ARADDR;
  wire [1:0]axi_mem_intercon_M00_AXI_ARBURST;
  wire [3:0]axi_mem_intercon_M00_AXI_ARCACHE;
  wire [1:0]axi_mem_intercon_M00_AXI_ARID;
  wire [3:0]axi_mem_intercon_M00_AXI_ARLEN;
  wire [1:0]axi_mem_intercon_M00_AXI_ARLOCK;
  wire [2:0]axi_mem_intercon_M00_AXI_ARPROT;
  wire [3:0]axi_mem_intercon_M00_AXI_ARQOS;
  wire axi_mem_intercon_M00_AXI_ARREADY;
  wire [2:0]axi_mem_intercon_M00_AXI_ARSIZE;
  wire axi_mem_intercon_M00_AXI_ARVALID;
  wire [31:0]axi_mem_intercon_M00_AXI_AWADDR;
  wire [1:0]axi_mem_intercon_M00_AXI_AWBURST;
  wire [3:0]axi_mem_intercon_M00_AXI_AWCACHE;
  wire [1:0]axi_mem_intercon_M00_AXI_AWID;
  wire [3:0]axi_mem_intercon_M00_AXI_AWLEN;
  wire [1:0]axi_mem_intercon_M00_AXI_AWLOCK;
  wire [2:0]axi_mem_intercon_M00_AXI_AWPROT;
  wire [3:0]axi_mem_intercon_M00_AXI_AWQOS;
  wire axi_mem_intercon_M00_AXI_AWREADY;
  wire [2:0]axi_mem_intercon_M00_AXI_AWSIZE;
  wire axi_mem_intercon_M00_AXI_AWVALID;
  wire [5:0]axi_mem_intercon_M00_AXI_BID;
  wire axi_mem_intercon_M00_AXI_BREADY;
  wire [1:0]axi_mem_intercon_M00_AXI_BRESP;
  wire axi_mem_intercon_M00_AXI_BVALID;
  wire [63:0]axi_mem_intercon_M00_AXI_RDATA;
  wire [5:0]axi_mem_intercon_M00_AXI_RID;
  wire axi_mem_intercon_M00_AXI_RLAST;
  wire axi_mem_intercon_M00_AXI_RREADY;
  wire [1:0]axi_mem_intercon_M00_AXI_RRESP;
  wire axi_mem_intercon_M00_AXI_RVALID;
  wire [63:0]axi_mem_intercon_M00_AXI_WDATA;
  wire [1:0]axi_mem_intercon_M00_AXI_WID;
  wire axi_mem_intercon_M00_AXI_WLAST;
  wire axi_mem_intercon_M00_AXI_WREADY;
  wire [7:0]axi_mem_intercon_M00_AXI_WSTRB;
  wire axi_mem_intercon_M00_AXI_WVALID;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_vdma_0_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_vdma_0_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARPROT;
  wire axi_vdma_0_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARSIZE;
  wire axi_vdma_0_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_RDATA;
  wire axi_vdma_0_M_AXI_MM2S_RLAST;
  wire axi_vdma_0_M_AXI_MM2S_RREADY;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_RRESP;
  wire axi_vdma_0_M_AXI_MM2S_RVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_vdma_0_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWPROT;
  wire axi_vdma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWSIZE;
  wire axi_vdma_0_M_AXI_S2MM_AWVALID;
  wire axi_vdma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_BRESP;
  wire axi_vdma_0_M_AXI_S2MM_BVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_WDATA;
  wire axi_vdma_0_M_AXI_S2MM_WLAST;
  wire axi_vdma_0_M_AXI_S2MM_WREADY;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_WSTRB;
  wire axi_vdma_0_M_AXI_S2MM_WVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;
  wire [0:0]sys_rstgen_interconnect_aresetn;

  assign M00_AXI1_araddr[31:0] = axi_mem_intercon_M00_AXI_ARADDR;
  assign M00_AXI1_arburst[1:0] = axi_mem_intercon_M00_AXI_ARBURST;
  assign M00_AXI1_arcache[3:0] = axi_mem_intercon_M00_AXI_ARCACHE;
  assign M00_AXI1_arid[1:0] = axi_mem_intercon_M00_AXI_ARID;
  assign M00_AXI1_arlen[3:0] = axi_mem_intercon_M00_AXI_ARLEN;
  assign M00_AXI1_arlock[1:0] = axi_mem_intercon_M00_AXI_ARLOCK;
  assign M00_AXI1_arprot[2:0] = axi_mem_intercon_M00_AXI_ARPROT;
  assign M00_AXI1_arqos[3:0] = axi_mem_intercon_M00_AXI_ARQOS;
  assign M00_AXI1_arsize[2:0] = axi_mem_intercon_M00_AXI_ARSIZE;
  assign M00_AXI1_arvalid = axi_mem_intercon_M00_AXI_ARVALID;
  assign M00_AXI1_awaddr[31:0] = axi_mem_intercon_M00_AXI_AWADDR;
  assign M00_AXI1_awburst[1:0] = axi_mem_intercon_M00_AXI_AWBURST;
  assign M00_AXI1_awcache[3:0] = axi_mem_intercon_M00_AXI_AWCACHE;
  assign M00_AXI1_awid[1:0] = axi_mem_intercon_M00_AXI_AWID;
  assign M00_AXI1_awlen[3:0] = axi_mem_intercon_M00_AXI_AWLEN;
  assign M00_AXI1_awlock[1:0] = axi_mem_intercon_M00_AXI_AWLOCK;
  assign M00_AXI1_awprot[2:0] = axi_mem_intercon_M00_AXI_AWPROT;
  assign M00_AXI1_awqos[3:0] = axi_mem_intercon_M00_AXI_AWQOS;
  assign M00_AXI1_awsize[2:0] = axi_mem_intercon_M00_AXI_AWSIZE;
  assign M00_AXI1_awvalid = axi_mem_intercon_M00_AXI_AWVALID;
  assign M00_AXI1_bready = axi_mem_intercon_M00_AXI_BREADY;
  assign M00_AXI1_rready = axi_mem_intercon_M00_AXI_RREADY;
  assign M00_AXI1_wdata[63:0] = axi_mem_intercon_M00_AXI_WDATA;
  assign M00_AXI1_wid[1:0] = axi_mem_intercon_M00_AXI_WID;
  assign M00_AXI1_wlast = axi_mem_intercon_M00_AXI_WLAST;
  assign M00_AXI1_wstrb[7:0] = axi_mem_intercon_M00_AXI_WSTRB;
  assign M00_AXI1_wvalid = axi_mem_intercon_M00_AXI_WVALID;
  assign M00_AXI2_araddr[31:0] = axi_cpu_interconnect_M00_AXI_ARADDR;
  assign M00_AXI2_arvalid = axi_cpu_interconnect_M00_AXI_ARVALID;
  assign M00_AXI2_awaddr[31:0] = axi_cpu_interconnect_M00_AXI_AWADDR;
  assign M00_AXI2_awvalid = axi_cpu_interconnect_M00_AXI_AWVALID;
  assign M00_AXI2_bready = axi_cpu_interconnect_M00_AXI_BREADY;
  assign M00_AXI2_rready = axi_cpu_interconnect_M00_AXI_RREADY;
  assign M00_AXI2_wdata[31:0] = axi_cpu_interconnect_M00_AXI_WDATA;
  assign M00_AXI2_wstrb[3:0] = axi_cpu_interconnect_M00_AXI_WSTRB;
  assign M00_AXI2_wvalid = axi_cpu_interconnect_M00_AXI_WVALID;
  assign M00_AXI_araddr[31:0] = axi_hp0_interconnect_M00_AXI_ARADDR;
  assign M00_AXI_arburst[1:0] = axi_hp0_interconnect_M00_AXI_ARBURST;
  assign M00_AXI_arcache[3:0] = axi_hp0_interconnect_M00_AXI_ARCACHE;
  assign M00_AXI_arid[1:0] = axi_hp0_interconnect_M00_AXI_ARID;
  assign M00_AXI_arlen[3:0] = axi_hp0_interconnect_M00_AXI_ARLEN;
  assign M00_AXI_arlock[1:0] = axi_hp0_interconnect_M00_AXI_ARLOCK;
  assign M00_AXI_arprot[2:0] = axi_hp0_interconnect_M00_AXI_ARPROT;
  assign M00_AXI_arqos[3:0] = axi_hp0_interconnect_M00_AXI_ARQOS;
  assign M00_AXI_arsize[2:0] = axi_hp0_interconnect_M00_AXI_ARSIZE;
  assign M00_AXI_arvalid = axi_hp0_interconnect_M00_AXI_ARVALID;
  assign M00_AXI_awaddr[31:0] = axi_hp0_interconnect_M00_AXI_AWADDR;
  assign M00_AXI_awburst[1:0] = axi_hp0_interconnect_M00_AXI_AWBURST;
  assign M00_AXI_awcache[3:0] = axi_hp0_interconnect_M00_AXI_AWCACHE;
  assign M00_AXI_awid[1:0] = axi_hp0_interconnect_M00_AXI_AWID;
  assign M00_AXI_awlen[3:0] = axi_hp0_interconnect_M00_AXI_AWLEN;
  assign M00_AXI_awlock[1:0] = axi_hp0_interconnect_M00_AXI_AWLOCK;
  assign M00_AXI_awprot[2:0] = axi_hp0_interconnect_M00_AXI_AWPROT;
  assign M00_AXI_awqos[3:0] = axi_hp0_interconnect_M00_AXI_AWQOS;
  assign M00_AXI_awsize[2:0] = axi_hp0_interconnect_M00_AXI_AWSIZE;
  assign M00_AXI_awvalid = axi_hp0_interconnect_M00_AXI_AWVALID;
  assign M00_AXI_bready = axi_hp0_interconnect_M00_AXI_BREADY;
  assign M00_AXI_rready = axi_hp0_interconnect_M00_AXI_RREADY;
  assign M00_AXI_wdata[63:0] = axi_hp0_interconnect_M00_AXI_WDATA;
  assign M00_AXI_wid[1:0] = axi_hp0_interconnect_M00_AXI_WID;
  assign M00_AXI_wlast = axi_hp0_interconnect_M00_AXI_WLAST;
  assign M00_AXI_wstrb[7:0] = axi_hp0_interconnect_M00_AXI_WSTRB;
  assign M00_AXI_wvalid = axi_hp0_interconnect_M00_AXI_WVALID;
  assign M01_AXI_araddr[31:0] = axi_cpu_interconnect_M01_AXI_ARADDR;
  assign M01_AXI_arvalid = axi_cpu_interconnect_M01_AXI_ARVALID;
  assign M01_AXI_awaddr[31:0] = axi_cpu_interconnect_M01_AXI_AWADDR;
  assign M01_AXI_awvalid = axi_cpu_interconnect_M01_AXI_AWVALID;
  assign M01_AXI_bready = axi_cpu_interconnect_M01_AXI_BREADY;
  assign M01_AXI_rready = axi_cpu_interconnect_M01_AXI_RREADY;
  assign M01_AXI_wdata[31:0] = axi_cpu_interconnect_M01_AXI_WDATA;
  assign M01_AXI_wstrb[3:0] = axi_cpu_interconnect_M01_AXI_WSTRB;
  assign M01_AXI_wvalid = axi_cpu_interconnect_M01_AXI_WVALID;
  assign M02_AXI_araddr[31:0] = axi_cpu_interconnect_M02_AXI_ARADDR;
  assign M02_AXI_arvalid = axi_cpu_interconnect_M02_AXI_ARVALID;
  assign M02_AXI_awaddr[31:0] = axi_cpu_interconnect_M02_AXI_AWADDR;
  assign M02_AXI_awvalid = axi_cpu_interconnect_M02_AXI_AWVALID;
  assign M02_AXI_bready = axi_cpu_interconnect_M02_AXI_BREADY;
  assign M02_AXI_rready = axi_cpu_interconnect_M02_AXI_RREADY;
  assign M02_AXI_wdata[31:0] = axi_cpu_interconnect_M02_AXI_WDATA;
  assign M02_AXI_wvalid = axi_cpu_interconnect_M02_AXI_WVALID;
  assign M03_AXI_araddr[31:0] = axi_cpu_interconnect_M03_AXI_ARADDR;
  assign M03_AXI_arprot[2:0] = axi_cpu_interconnect_M03_AXI_ARPROT;
  assign M03_AXI_arvalid = axi_cpu_interconnect_M03_AXI_ARVALID;
  assign M03_AXI_awaddr[31:0] = axi_cpu_interconnect_M03_AXI_AWADDR;
  assign M03_AXI_awprot[2:0] = axi_cpu_interconnect_M03_AXI_AWPROT;
  assign M03_AXI_awvalid = axi_cpu_interconnect_M03_AXI_AWVALID;
  assign M03_AXI_bready = axi_cpu_interconnect_M03_AXI_BREADY;
  assign M03_AXI_rready = axi_cpu_interconnect_M03_AXI_RREADY;
  assign M03_AXI_wdata[31:0] = axi_cpu_interconnect_M03_AXI_WDATA;
  assign M03_AXI_wstrb[3:0] = axi_cpu_interconnect_M03_AXI_WSTRB;
  assign M03_AXI_wvalid = axi_cpu_interconnect_M03_AXI_WVALID;
  assign M04_AXI_araddr[31:0] = axi_cpu_interconnect_M04_AXI_ARADDR;
  assign M04_AXI_arvalid = axi_cpu_interconnect_M04_AXI_ARVALID;
  assign M04_AXI_awaddr[31:0] = axi_cpu_interconnect_M04_AXI_AWADDR;
  assign M04_AXI_awvalid = axi_cpu_interconnect_M04_AXI_AWVALID;
  assign M04_AXI_bready = axi_cpu_interconnect_M04_AXI_BREADY;
  assign M04_AXI_rready = axi_cpu_interconnect_M04_AXI_RREADY;
  assign M04_AXI_wdata[31:0] = axi_cpu_interconnect_M04_AXI_WDATA;
  assign M04_AXI_wstrb[3:0] = axi_cpu_interconnect_M04_AXI_WSTRB;
  assign M04_AXI_wvalid = axi_cpu_interconnect_M04_AXI_WVALID;
  assign M05_AXI_araddr[31:0] = axi_cpu_interconnect_M05_AXI_ARADDR;
  assign M05_AXI_arvalid = axi_cpu_interconnect_M05_AXI_ARVALID;
  assign M05_AXI_awaddr[31:0] = axi_cpu_interconnect_M05_AXI_AWADDR;
  assign M05_AXI_awvalid = axi_cpu_interconnect_M05_AXI_AWVALID;
  assign M05_AXI_bready = axi_cpu_interconnect_M05_AXI_BREADY;
  assign M05_AXI_rready = axi_cpu_interconnect_M05_AXI_RREADY;
  assign M05_AXI_wdata[31:0] = axi_cpu_interconnect_M05_AXI_WDATA;
  assign M05_AXI_wstrb[3:0] = axi_cpu_interconnect_M05_AXI_WSTRB;
  assign M05_AXI_wvalid = axi_cpu_interconnect_M05_AXI_WVALID;
  assign M06_AXI_araddr[31:0] = axi_cpu_interconnect_M06_AXI_ARADDR;
  assign M06_AXI_arvalid = axi_cpu_interconnect_M06_AXI_ARVALID;
  assign M06_AXI_awaddr[31:0] = axi_cpu_interconnect_M06_AXI_AWADDR;
  assign M06_AXI_awvalid = axi_cpu_interconnect_M06_AXI_AWVALID;
  assign M06_AXI_bready = axi_cpu_interconnect_M06_AXI_BREADY;
  assign M06_AXI_rready = axi_cpu_interconnect_M06_AXI_RREADY;
  assign M06_AXI_wdata[31:0] = axi_cpu_interconnect_M06_AXI_WDATA;
  assign M06_AXI_wstrb[3:0] = axi_cpu_interconnect_M06_AXI_WSTRB;
  assign M06_AXI_wvalid = axi_cpu_interconnect_M06_AXI_WVALID;
  assign M07_AXI_araddr[31:0] = axi_cpu_interconnect_M07_AXI_ARADDR;
  assign M07_AXI_arvalid[0] = axi_cpu_interconnect_M07_AXI_ARVALID;
  assign M07_AXI_awaddr[31:0] = axi_cpu_interconnect_M07_AXI_AWADDR;
  assign M07_AXI_awvalid[0] = axi_cpu_interconnect_M07_AXI_AWVALID;
  assign M07_AXI_bready[0] = axi_cpu_interconnect_M07_AXI_BREADY;
  assign M07_AXI_rready[0] = axi_cpu_interconnect_M07_AXI_RREADY;
  assign M07_AXI_wdata[31:0] = axi_cpu_interconnect_M07_AXI_WDATA;
  assign M07_AXI_wstrb[3:0] = axi_cpu_interconnect_M07_AXI_WSTRB;
  assign M07_AXI_wvalid[0] = axi_cpu_interconnect_M07_AXI_WVALID;
  assign M08_AXI_araddr[31:0] = axi_cpu_interconnect_M08_AXI_ARADDR;
  assign M08_AXI_arvalid[0] = axi_cpu_interconnect_M08_AXI_ARVALID;
  assign M08_AXI_awaddr[31:0] = axi_cpu_interconnect_M08_AXI_AWADDR;
  assign M08_AXI_awvalid[0] = axi_cpu_interconnect_M08_AXI_AWVALID;
  assign M08_AXI_bready[0] = axi_cpu_interconnect_M08_AXI_BREADY;
  assign M08_AXI_rready[0] = axi_cpu_interconnect_M08_AXI_RREADY;
  assign M08_AXI_wdata[31:0] = axi_cpu_interconnect_M08_AXI_WDATA;
  assign M08_AXI_wstrb[3:0] = axi_cpu_interconnect_M08_AXI_WSTRB;
  assign M08_AXI_wvalid[0] = axi_cpu_interconnect_M08_AXI_WVALID;
  assign M09_AXI_araddr[31:0] = axi_cpu_interconnect_M09_AXI_ARADDR;
  assign M09_AXI_arvalid[0] = axi_cpu_interconnect_M09_AXI_ARVALID;
  assign M09_AXI_awaddr[31:0] = axi_cpu_interconnect_M09_AXI_AWADDR;
  assign M09_AXI_awvalid[0] = axi_cpu_interconnect_M09_AXI_AWVALID;
  assign M09_AXI_bready[0] = axi_cpu_interconnect_M09_AXI_BREADY;
  assign M09_AXI_rready[0] = axi_cpu_interconnect_M09_AXI_RREADY;
  assign M09_AXI_wdata[31:0] = axi_cpu_interconnect_M09_AXI_WDATA;
  assign M09_AXI_wstrb[3:0] = axi_cpu_interconnect_M09_AXI_WSTRB;
  assign M09_AXI_wvalid[0] = axi_cpu_interconnect_M09_AXI_WVALID;
  assign M10_AXI_araddr[31:0] = axi_cpu_interconnect_M10_AXI_ARADDR;
  assign M10_AXI_arvalid[0] = axi_cpu_interconnect_M10_AXI_ARVALID;
  assign M10_AXI_awaddr[31:0] = axi_cpu_interconnect_M10_AXI_AWADDR;
  assign M10_AXI_awvalid[0] = axi_cpu_interconnect_M10_AXI_AWVALID;
  assign M10_AXI_bready[0] = axi_cpu_interconnect_M10_AXI_BREADY;
  assign M10_AXI_rready[0] = axi_cpu_interconnect_M10_AXI_RREADY;
  assign M10_AXI_wdata[31:0] = axi_cpu_interconnect_M10_AXI_WDATA;
  assign M10_AXI_wvalid[0] = axi_cpu_interconnect_M10_AXI_WVALID;
  assign S00_AXI1_arready = S00_AXI_1_ARREADY;
  assign S00_AXI1_awready = S00_AXI_1_AWREADY;
  assign S00_AXI1_bid[11:0] = S00_AXI_1_BID;
  assign S00_AXI1_bresp[1:0] = S00_AXI_1_BRESP;
  assign S00_AXI1_bvalid = S00_AXI_1_BVALID;
  assign S00_AXI1_rdata[31:0] = S00_AXI_1_RDATA;
  assign S00_AXI1_rid[11:0] = S00_AXI_1_RID;
  assign S00_AXI1_rlast = S00_AXI_1_RLAST;
  assign S00_AXI1_rresp[1:0] = S00_AXI_1_RRESP;
  assign S00_AXI1_rvalid = S00_AXI_1_RVALID;
  assign S00_AXI1_wready = S00_AXI_1_WREADY;
  assign S00_AXI_1_ARADDR = S00_AXI1_araddr[31:0];
  assign S00_AXI_1_ARBURST = S00_AXI1_arburst[1:0];
  assign S00_AXI_1_ARCACHE = S00_AXI1_arcache[3:0];
  assign S00_AXI_1_ARID = S00_AXI1_arid[11:0];
  assign S00_AXI_1_ARLEN = S00_AXI1_arlen[3:0];
  assign S00_AXI_1_ARLOCK = S00_AXI1_arlock[1:0];
  assign S00_AXI_1_ARPROT = S00_AXI1_arprot[2:0];
  assign S00_AXI_1_ARQOS = S00_AXI1_arqos[3:0];
  assign S00_AXI_1_ARSIZE = S00_AXI1_arsize[2:0];
  assign S00_AXI_1_ARVALID = S00_AXI1_arvalid;
  assign S00_AXI_1_AWADDR = S00_AXI1_awaddr[31:0];
  assign S00_AXI_1_AWBURST = S00_AXI1_awburst[1:0];
  assign S00_AXI_1_AWCACHE = S00_AXI1_awcache[3:0];
  assign S00_AXI_1_AWID = S00_AXI1_awid[11:0];
  assign S00_AXI_1_AWLEN = S00_AXI1_awlen[3:0];
  assign S00_AXI_1_AWLOCK = S00_AXI1_awlock[1:0];
  assign S00_AXI_1_AWPROT = S00_AXI1_awprot[2:0];
  assign S00_AXI_1_AWQOS = S00_AXI1_awqos[3:0];
  assign S00_AXI_1_AWSIZE = S00_AXI1_awsize[2:0];
  assign S00_AXI_1_AWVALID = S00_AXI1_awvalid;
  assign S00_AXI_1_BREADY = S00_AXI1_bready;
  assign S00_AXI_1_RREADY = S00_AXI1_rready;
  assign S00_AXI_1_WDATA = S00_AXI1_wdata[31:0];
  assign S00_AXI_1_WID = S00_AXI1_wid[11:0];
  assign S00_AXI_1_WLAST = S00_AXI1_wlast;
  assign S00_AXI_1_WSTRB = S00_AXI1_wstrb[3:0];
  assign S00_AXI_1_WVALID = S00_AXI1_wvalid;
  assign S00_AXI_2_ARADDR = S00_AXI_araddr[31:0];
  assign S00_AXI_2_ARBURST = S00_AXI_arburst[1:0];
  assign S00_AXI_2_ARCACHE = S00_AXI_arcache[3:0];
  assign S00_AXI_2_ARLEN = S00_AXI_arlen[7:0];
  assign S00_AXI_2_ARPROT = S00_AXI_arprot[2:0];
  assign S00_AXI_2_ARSIZE = S00_AXI_arsize[2:0];
  assign S00_AXI_2_ARVALID = S00_AXI_arvalid;
  assign S00_AXI_2_RREADY = S00_AXI_rready;
  assign S00_AXI_arready = S00_AXI_2_ARREADY;
  assign S00_AXI_rdata[63:0] = S00_AXI_2_RDATA;
  assign S00_AXI_rlast = S00_AXI_2_RLAST;
  assign S00_AXI_rresp[1:0] = S00_AXI_2_RRESP;
  assign S00_AXI_rvalid = S00_AXI_2_RVALID;
  assign S01_AXI1_arready = axi_vdma_0_M_AXI_MM2S_ARREADY;
  assign S01_AXI1_rdata[31:0] = axi_vdma_0_M_AXI_MM2S_RDATA;
  assign S01_AXI1_rlast = axi_vdma_0_M_AXI_MM2S_RLAST;
  assign S01_AXI1_rresp[1:0] = axi_vdma_0_M_AXI_MM2S_RRESP;
  assign S01_AXI1_rvalid = axi_vdma_0_M_AXI_MM2S_RVALID;
  assign S01_AXI_arready = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY;
  assign S01_AXI_awready = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY;
  assign S01_AXI_bresp[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP;
  assign S01_AXI_bvalid = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID;
  assign S01_AXI_rdata[31:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA;
  assign S01_AXI_rlast = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST;
  assign S01_AXI_rresp[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP;
  assign S01_AXI_rvalid = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID;
  assign S01_AXI_wready = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY;
  assign S02_AXI_awready = axi_vdma_0_M_AXI_S2MM_AWREADY;
  assign S02_AXI_bresp[1:0] = axi_vdma_0_M_AXI_S2MM_BRESP;
  assign S02_AXI_bvalid = axi_vdma_0_M_AXI_S2MM_BVALID;
  assign S02_AXI_wready = axi_vdma_0_M_AXI_S2MM_WREADY;
  assign axi_cpu_interconnect_M00_AXI_ARREADY = M00_AXI2_arready;
  assign axi_cpu_interconnect_M00_AXI_AWREADY = M00_AXI2_awready;
  assign axi_cpu_interconnect_M00_AXI_BRESP = M00_AXI2_bresp[1:0];
  assign axi_cpu_interconnect_M00_AXI_BVALID = M00_AXI2_bvalid;
  assign axi_cpu_interconnect_M00_AXI_RDATA = M00_AXI2_rdata[31:0];
  assign axi_cpu_interconnect_M00_AXI_RRESP = M00_AXI2_rresp[1:0];
  assign axi_cpu_interconnect_M00_AXI_RVALID = M00_AXI2_rvalid;
  assign axi_cpu_interconnect_M00_AXI_WREADY = M00_AXI2_wready;
  assign axi_cpu_interconnect_M01_AXI_ARREADY = M01_AXI_arready;
  assign axi_cpu_interconnect_M01_AXI_AWREADY = M01_AXI_awready;
  assign axi_cpu_interconnect_M01_AXI_BRESP = M01_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M01_AXI_BVALID = M01_AXI_bvalid;
  assign axi_cpu_interconnect_M01_AXI_RDATA = M01_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M01_AXI_RRESP = M01_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M01_AXI_RVALID = M01_AXI_rvalid;
  assign axi_cpu_interconnect_M01_AXI_WREADY = M01_AXI_wready;
  assign axi_cpu_interconnect_M02_AXI_ARREADY = M02_AXI_arready;
  assign axi_cpu_interconnect_M02_AXI_AWREADY = M02_AXI_awready;
  assign axi_cpu_interconnect_M02_AXI_BRESP = M02_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M02_AXI_BVALID = M02_AXI_bvalid;
  assign axi_cpu_interconnect_M02_AXI_RDATA = M02_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M02_AXI_RRESP = M02_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M02_AXI_RVALID = M02_AXI_rvalid;
  assign axi_cpu_interconnect_M02_AXI_WREADY = M02_AXI_wready;
  assign axi_cpu_interconnect_M03_AXI_ARREADY = M03_AXI_arready;
  assign axi_cpu_interconnect_M03_AXI_AWREADY = M03_AXI_awready;
  assign axi_cpu_interconnect_M03_AXI_BRESP = M03_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M03_AXI_BVALID = M03_AXI_bvalid;
  assign axi_cpu_interconnect_M03_AXI_RDATA = M03_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M03_AXI_RRESP = M03_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M03_AXI_RVALID = M03_AXI_rvalid;
  assign axi_cpu_interconnect_M03_AXI_WREADY = M03_AXI_wready;
  assign axi_cpu_interconnect_M04_AXI_ARREADY = M04_AXI_arready;
  assign axi_cpu_interconnect_M04_AXI_AWREADY = M04_AXI_awready;
  assign axi_cpu_interconnect_M04_AXI_BRESP = M04_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M04_AXI_BVALID = M04_AXI_bvalid;
  assign axi_cpu_interconnect_M04_AXI_RDATA = M04_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M04_AXI_RRESP = M04_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M04_AXI_RVALID = M04_AXI_rvalid;
  assign axi_cpu_interconnect_M04_AXI_WREADY = M04_AXI_wready;
  assign axi_cpu_interconnect_M05_AXI_ARREADY = M05_AXI_arready;
  assign axi_cpu_interconnect_M05_AXI_AWREADY = M05_AXI_awready;
  assign axi_cpu_interconnect_M05_AXI_BRESP = M05_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M05_AXI_BVALID = M05_AXI_bvalid;
  assign axi_cpu_interconnect_M05_AXI_RDATA = M05_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M05_AXI_RRESP = M05_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M05_AXI_RVALID = M05_AXI_rvalid;
  assign axi_cpu_interconnect_M05_AXI_WREADY = M05_AXI_wready;
  assign axi_cpu_interconnect_M06_AXI_ARREADY = M06_AXI_arready;
  assign axi_cpu_interconnect_M06_AXI_AWREADY = M06_AXI_awready;
  assign axi_cpu_interconnect_M06_AXI_BRESP = M06_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M06_AXI_BVALID = M06_AXI_bvalid;
  assign axi_cpu_interconnect_M06_AXI_RDATA = M06_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M06_AXI_RRESP = M06_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M06_AXI_RVALID = M06_AXI_rvalid;
  assign axi_cpu_interconnect_M06_AXI_WREADY = M06_AXI_wready;
  assign axi_cpu_interconnect_M07_AXI_ARREADY = M07_AXI_arready[0];
  assign axi_cpu_interconnect_M07_AXI_AWREADY = M07_AXI_awready[0];
  assign axi_cpu_interconnect_M07_AXI_BRESP = M07_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M07_AXI_BVALID = M07_AXI_bvalid[0];
  assign axi_cpu_interconnect_M07_AXI_RDATA = M07_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M07_AXI_RRESP = M07_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M07_AXI_RVALID = M07_AXI_rvalid[0];
  assign axi_cpu_interconnect_M07_AXI_WREADY = M07_AXI_wready[0];
  assign axi_cpu_interconnect_M08_AXI_ARREADY = M08_AXI_arready[0];
  assign axi_cpu_interconnect_M08_AXI_AWREADY = M08_AXI_awready[0];
  assign axi_cpu_interconnect_M08_AXI_BRESP = M08_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M08_AXI_BVALID = M08_AXI_bvalid[0];
  assign axi_cpu_interconnect_M08_AXI_RDATA = M08_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M08_AXI_RRESP = M08_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M08_AXI_RVALID = M08_AXI_rvalid[0];
  assign axi_cpu_interconnect_M08_AXI_WREADY = M08_AXI_wready[0];
  assign axi_cpu_interconnect_M09_AXI_ARREADY = M09_AXI_arready[0];
  assign axi_cpu_interconnect_M09_AXI_AWREADY = M09_AXI_awready[0];
  assign axi_cpu_interconnect_M09_AXI_BRESP = M09_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M09_AXI_BVALID = M09_AXI_bvalid[0];
  assign axi_cpu_interconnect_M09_AXI_RDATA = M09_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M09_AXI_RRESP = M09_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M09_AXI_RVALID = M09_AXI_rvalid[0];
  assign axi_cpu_interconnect_M09_AXI_WREADY = M09_AXI_wready[0];
  assign axi_cpu_interconnect_M10_AXI_ARREADY = M10_AXI_arready[0];
  assign axi_cpu_interconnect_M10_AXI_AWREADY = M10_AXI_awready[0];
  assign axi_cpu_interconnect_M10_AXI_BRESP = M10_AXI_bresp[1:0];
  assign axi_cpu_interconnect_M10_AXI_BVALID = M10_AXI_bvalid[0];
  assign axi_cpu_interconnect_M10_AXI_RDATA = M10_AXI_rdata[31:0];
  assign axi_cpu_interconnect_M10_AXI_RRESP = M10_AXI_rresp[1:0];
  assign axi_cpu_interconnect_M10_AXI_RVALID = M10_AXI_rvalid[0];
  assign axi_cpu_interconnect_M10_AXI_WREADY = M10_AXI_wready[0];
  assign axi_hp0_interconnect_M00_AXI_ARREADY = M00_AXI_arready;
  assign axi_hp0_interconnect_M00_AXI_AWREADY = M00_AXI_awready;
  assign axi_hp0_interconnect_M00_AXI_BID = M00_AXI_bid[5:0];
  assign axi_hp0_interconnect_M00_AXI_BRESP = M00_AXI_bresp[1:0];
  assign axi_hp0_interconnect_M00_AXI_BVALID = M00_AXI_bvalid;
  assign axi_hp0_interconnect_M00_AXI_RDATA = M00_AXI_rdata[63:0];
  assign axi_hp0_interconnect_M00_AXI_RID = M00_AXI_rid[5:0];
  assign axi_hp0_interconnect_M00_AXI_RLAST = M00_AXI_rlast;
  assign axi_hp0_interconnect_M00_AXI_RRESP = M00_AXI_rresp[1:0];
  assign axi_hp0_interconnect_M00_AXI_RVALID = M00_AXI_rvalid;
  assign axi_hp0_interconnect_M00_AXI_WREADY = M00_AXI_wready;
  assign axi_mem_intercon_M00_AXI_ARREADY = M00_AXI1_arready;
  assign axi_mem_intercon_M00_AXI_AWREADY = M00_AXI1_awready;
  assign axi_mem_intercon_M00_AXI_BID = M00_AXI1_bid[5:0];
  assign axi_mem_intercon_M00_AXI_BRESP = M00_AXI1_bresp[1:0];
  assign axi_mem_intercon_M00_AXI_BVALID = M00_AXI1_bvalid;
  assign axi_mem_intercon_M00_AXI_RDATA = M00_AXI1_rdata[63:0];
  assign axi_mem_intercon_M00_AXI_RID = M00_AXI1_rid[5:0];
  assign axi_mem_intercon_M00_AXI_RLAST = M00_AXI1_rlast;
  assign axi_mem_intercon_M00_AXI_RRESP = M00_AXI1_rresp[1:0];
  assign axi_mem_intercon_M00_AXI_RVALID = M00_AXI1_rvalid;
  assign axi_mem_intercon_M00_AXI_WREADY = M00_AXI1_wready;
  assign axi_vdma_0_M_AXI_MM2S_ARADDR = S01_AXI1_araddr[31:0];
  assign axi_vdma_0_M_AXI_MM2S_ARBURST = S01_AXI1_arburst[1:0];
  assign axi_vdma_0_M_AXI_MM2S_ARCACHE = S01_AXI1_arcache[3:0];
  assign axi_vdma_0_M_AXI_MM2S_ARLEN = S01_AXI1_arlen[7:0];
  assign axi_vdma_0_M_AXI_MM2S_ARPROT = S01_AXI1_arprot[2:0];
  assign axi_vdma_0_M_AXI_MM2S_ARSIZE = S01_AXI1_arsize[2:0];
  assign axi_vdma_0_M_AXI_MM2S_ARVALID = S01_AXI1_arvalid;
  assign axi_vdma_0_M_AXI_MM2S_RREADY = S01_AXI1_rready;
  assign axi_vdma_0_M_AXI_S2MM_AWADDR = S02_AXI_awaddr[31:0];
  assign axi_vdma_0_M_AXI_S2MM_AWBURST = S02_AXI_awburst[1:0];
  assign axi_vdma_0_M_AXI_S2MM_AWCACHE = S02_AXI_awcache[3:0];
  assign axi_vdma_0_M_AXI_S2MM_AWLEN = S02_AXI_awlen[7:0];
  assign axi_vdma_0_M_AXI_S2MM_AWPROT = S02_AXI_awprot[2:0];
  assign axi_vdma_0_M_AXI_S2MM_AWSIZE = S02_AXI_awsize[2:0];
  assign axi_vdma_0_M_AXI_S2MM_AWVALID = S02_AXI_awvalid;
  assign axi_vdma_0_M_AXI_S2MM_BREADY = S02_AXI_bready;
  assign axi_vdma_0_M_AXI_S2MM_WDATA = S02_AXI_wdata[31:0];
  assign axi_vdma_0_M_AXI_S2MM_WLAST = S02_AXI_wlast;
  assign axi_vdma_0_M_AXI_S2MM_WSTRB = S02_AXI_wstrb[3:0];
  assign axi_vdma_0_M_AXI_S2MM_WVALID = S02_AXI_wvalid;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR = S01_AXI_araddr[31:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST = S01_AXI_arburst[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE = S01_AXI_arcache[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN = S01_AXI_arlen[7:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK = S01_AXI_arlock[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT = S01_AXI_arprot[2:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS = S01_AXI_arqos[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION = S01_AXI_arregion[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE = S01_AXI_arsize[2:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID = S01_AXI_arvalid;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR = S01_AXI_awaddr[31:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST = S01_AXI_awburst[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE = S01_AXI_awcache[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN = S01_AXI_awlen[7:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK = S01_AXI_awlock[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT = S01_AXI_awprot[2:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS = S01_AXI_awqos[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION = S01_AXI_awregion[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE = S01_AXI_awsize[2:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID = S01_AXI_awvalid;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY = S01_AXI_bready;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY = S01_AXI_rready;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA = S01_AXI_wdata[31:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST = S01_AXI_wlast;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB = S01_AXI_wstrb[3:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID = S01_AXI_wvalid;
  assign sys_cpu_clk = ACLK;
  assign sys_cpu_resetn = ARESETN[0];
  assign sys_rstgen_interconnect_aresetn = ARESETN1[0];
  system_axi_cpu_interconnect_0 axi_cpu_interconnect
       (.ACLK(sys_cpu_clk),
        .ARESETN(sys_cpu_resetn),
        .M00_ACLK(sys_cpu_clk),
        .M00_ARESETN(sys_cpu_resetn),
        .M00_AXI_araddr(axi_cpu_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .M00_AXI_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .M00_AXI_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .M01_ACLK(sys_cpu_clk),
        .M01_ARESETN(sys_cpu_resetn),
        .M01_AXI_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .M01_AXI_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .M01_AXI_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .M01_AXI_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .M01_AXI_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .M01_AXI_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .M02_ACLK(sys_cpu_clk),
        .M02_ARESETN(sys_cpu_resetn),
        .M02_AXI_araddr(axi_cpu_interconnect_M02_AXI_ARADDR),
        .M02_AXI_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .M02_AXI_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR),
        .M02_AXI_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .M02_AXI_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .M02_AXI_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .M02_AXI_wvalid(axi_cpu_interconnect_M02_AXI_WVALID),
        .M03_ACLK(sys_cpu_clk),
        .M03_ARESETN(sys_cpu_resetn),
        .M03_AXI_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .M03_AXI_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .M03_AXI_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .M03_AXI_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .M03_AXI_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .M03_AXI_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .M03_AXI_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .M03_AXI_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .M03_AXI_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .M03_AXI_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .M04_ACLK(sys_cpu_clk),
        .M04_ARESETN(sys_cpu_resetn),
        .M04_AXI_araddr(axi_cpu_interconnect_M04_AXI_ARADDR),
        .M04_AXI_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .M04_AXI_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .M04_AXI_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR),
        .M04_AXI_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .M04_AXI_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .M04_AXI_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .M04_AXI_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .M04_AXI_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .M04_AXI_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .M04_AXI_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .M04_AXI_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .M04_AXI_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .M04_AXI_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .M04_AXI_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .M04_AXI_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .M04_AXI_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .M05_ACLK(sys_cpu_clk),
        .M05_ARESETN(sys_cpu_resetn),
        .M05_AXI_araddr(axi_cpu_interconnect_M05_AXI_ARADDR),
        .M05_AXI_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .M05_AXI_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .M05_AXI_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR),
        .M05_AXI_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .M05_AXI_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .M05_AXI_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .M05_AXI_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .M05_AXI_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .M05_AXI_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .M05_AXI_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .M05_AXI_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .M05_AXI_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .M05_AXI_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .M05_AXI_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .M05_AXI_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .M05_AXI_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .M06_ACLK(sys_cpu_clk),
        .M06_ARESETN(sys_cpu_resetn),
        .M06_AXI_araddr(axi_cpu_interconnect_M06_AXI_ARADDR),
        .M06_AXI_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .M06_AXI_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .M06_AXI_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR),
        .M06_AXI_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .M06_AXI_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .M06_AXI_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .M06_AXI_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .M06_AXI_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .M06_AXI_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .M06_AXI_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .M06_AXI_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .M06_AXI_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .M06_AXI_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .M06_AXI_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .M06_AXI_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .M06_AXI_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .M07_ACLK(sys_cpu_clk),
        .M07_ARESETN(sys_cpu_resetn),
        .M07_AXI_araddr(axi_cpu_interconnect_M07_AXI_ARADDR),
        .M07_AXI_arready(axi_cpu_interconnect_M07_AXI_ARREADY),
        .M07_AXI_arvalid(axi_cpu_interconnect_M07_AXI_ARVALID),
        .M07_AXI_awaddr(axi_cpu_interconnect_M07_AXI_AWADDR),
        .M07_AXI_awready(axi_cpu_interconnect_M07_AXI_AWREADY),
        .M07_AXI_awvalid(axi_cpu_interconnect_M07_AXI_AWVALID),
        .M07_AXI_bready(axi_cpu_interconnect_M07_AXI_BREADY),
        .M07_AXI_bresp(axi_cpu_interconnect_M07_AXI_BRESP),
        .M07_AXI_bvalid(axi_cpu_interconnect_M07_AXI_BVALID),
        .M07_AXI_rdata(axi_cpu_interconnect_M07_AXI_RDATA),
        .M07_AXI_rready(axi_cpu_interconnect_M07_AXI_RREADY),
        .M07_AXI_rresp(axi_cpu_interconnect_M07_AXI_RRESP),
        .M07_AXI_rvalid(axi_cpu_interconnect_M07_AXI_RVALID),
        .M07_AXI_wdata(axi_cpu_interconnect_M07_AXI_WDATA),
        .M07_AXI_wready(axi_cpu_interconnect_M07_AXI_WREADY),
        .M07_AXI_wstrb(axi_cpu_interconnect_M07_AXI_WSTRB),
        .M07_AXI_wvalid(axi_cpu_interconnect_M07_AXI_WVALID),
        .M08_ACLK(sys_cpu_clk),
        .M08_ARESETN(sys_cpu_resetn),
        .M08_AXI_araddr(axi_cpu_interconnect_M08_AXI_ARADDR),
        .M08_AXI_arready(axi_cpu_interconnect_M08_AXI_ARREADY),
        .M08_AXI_arvalid(axi_cpu_interconnect_M08_AXI_ARVALID),
        .M08_AXI_awaddr(axi_cpu_interconnect_M08_AXI_AWADDR),
        .M08_AXI_awready(axi_cpu_interconnect_M08_AXI_AWREADY),
        .M08_AXI_awvalid(axi_cpu_interconnect_M08_AXI_AWVALID),
        .M08_AXI_bready(axi_cpu_interconnect_M08_AXI_BREADY),
        .M08_AXI_bresp(axi_cpu_interconnect_M08_AXI_BRESP),
        .M08_AXI_bvalid(axi_cpu_interconnect_M08_AXI_BVALID),
        .M08_AXI_rdata(axi_cpu_interconnect_M08_AXI_RDATA),
        .M08_AXI_rready(axi_cpu_interconnect_M08_AXI_RREADY),
        .M08_AXI_rresp(axi_cpu_interconnect_M08_AXI_RRESP),
        .M08_AXI_rvalid(axi_cpu_interconnect_M08_AXI_RVALID),
        .M08_AXI_wdata(axi_cpu_interconnect_M08_AXI_WDATA),
        .M08_AXI_wready(axi_cpu_interconnect_M08_AXI_WREADY),
        .M08_AXI_wstrb(axi_cpu_interconnect_M08_AXI_WSTRB),
        .M08_AXI_wvalid(axi_cpu_interconnect_M08_AXI_WVALID),
        .M09_ACLK(sys_cpu_clk),
        .M09_ARESETN(sys_cpu_resetn),
        .M09_AXI_araddr(axi_cpu_interconnect_M09_AXI_ARADDR),
        .M09_AXI_arready(axi_cpu_interconnect_M09_AXI_ARREADY),
        .M09_AXI_arvalid(axi_cpu_interconnect_M09_AXI_ARVALID),
        .M09_AXI_awaddr(axi_cpu_interconnect_M09_AXI_AWADDR),
        .M09_AXI_awready(axi_cpu_interconnect_M09_AXI_AWREADY),
        .M09_AXI_awvalid(axi_cpu_interconnect_M09_AXI_AWVALID),
        .M09_AXI_bready(axi_cpu_interconnect_M09_AXI_BREADY),
        .M09_AXI_bresp(axi_cpu_interconnect_M09_AXI_BRESP),
        .M09_AXI_bvalid(axi_cpu_interconnect_M09_AXI_BVALID),
        .M09_AXI_rdata(axi_cpu_interconnect_M09_AXI_RDATA),
        .M09_AXI_rready(axi_cpu_interconnect_M09_AXI_RREADY),
        .M09_AXI_rresp(axi_cpu_interconnect_M09_AXI_RRESP),
        .M09_AXI_rvalid(axi_cpu_interconnect_M09_AXI_RVALID),
        .M09_AXI_wdata(axi_cpu_interconnect_M09_AXI_WDATA),
        .M09_AXI_wready(axi_cpu_interconnect_M09_AXI_WREADY),
        .M09_AXI_wstrb(axi_cpu_interconnect_M09_AXI_WSTRB),
        .M09_AXI_wvalid(axi_cpu_interconnect_M09_AXI_WVALID),
        .M10_ACLK(sys_cpu_clk),
        .M10_ARESETN(sys_cpu_resetn),
        .M10_AXI_araddr(axi_cpu_interconnect_M10_AXI_ARADDR),
        .M10_AXI_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .M10_AXI_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .M10_AXI_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR),
        .M10_AXI_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .M10_AXI_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .M10_AXI_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .M10_AXI_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .M10_AXI_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .M10_AXI_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .M10_AXI_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .M10_AXI_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .M10_AXI_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .M10_AXI_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .M10_AXI_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .M10_AXI_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .S00_ACLK(sys_cpu_clk),
        .S00_ARESETN(sys_cpu_resetn),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arid(S00_AXI_1_ARID),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arqos(S00_AXI_1_ARQOS),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awid(S00_AXI_1_AWID),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awqos(S00_AXI_1_AWQOS),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bid(S00_AXI_1_BID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rid(S00_AXI_1_RID),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wid(S00_AXI_1_WID),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID),
        .S01_ACLK(sys_cpu_clk),
        .S01_ARESETN(sys_cpu_resetn),
        .S01_AXI_araddr(1'b0),
        .S01_AXI_arprot(1'b0),
        .S01_AXI_arvalid(1'b0),
        .S01_AXI_awaddr(1'b0),
        .S01_AXI_awprot(1'b0),
        .S01_AXI_awvalid(1'b0),
        .S01_AXI_bready(1'b0),
        .S01_AXI_rready(1'b0),
        .S01_AXI_wdata(1'b0),
        .S01_AXI_wstrb(1'b0),
        .S01_AXI_wvalid(1'b0));
  system_axi_hp0_interconnect_0 axi_hp0_interconnect
       (.ACLK(sys_cpu_clk),
        .ARESETN(sys_cpu_resetn),
        .M00_ACLK(sys_cpu_clk),
        .M00_ARESETN(sys_cpu_resetn),
        .M00_AXI_araddr(axi_hp0_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_hp0_interconnect_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_hp0_interconnect_M00_AXI_ARCACHE),
        .M00_AXI_arid(axi_hp0_interconnect_M00_AXI_ARID),
        .M00_AXI_arlen(axi_hp0_interconnect_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_hp0_interconnect_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_hp0_interconnect_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_hp0_interconnect_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_hp0_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_hp0_interconnect_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_hp0_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_hp0_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_hp0_interconnect_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_hp0_interconnect_M00_AXI_AWCACHE),
        .M00_AXI_awid(axi_hp0_interconnect_M00_AXI_AWID),
        .M00_AXI_awlen(axi_hp0_interconnect_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_hp0_interconnect_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_hp0_interconnect_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_hp0_interconnect_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_hp0_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_hp0_interconnect_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_hp0_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bid(axi_hp0_interconnect_M00_AXI_BID),
        .M00_AXI_bready(axi_hp0_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_hp0_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_hp0_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_hp0_interconnect_M00_AXI_RDATA),
        .M00_AXI_rid(axi_hp0_interconnect_M00_AXI_RID),
        .M00_AXI_rlast(axi_hp0_interconnect_M00_AXI_RLAST),
        .M00_AXI_rready(axi_hp0_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_hp0_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_hp0_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_hp0_interconnect_M00_AXI_WDATA),
        .M00_AXI_wid(axi_hp0_interconnect_M00_AXI_WID),
        .M00_AXI_wlast(axi_hp0_interconnect_M00_AXI_WLAST),
        .M00_AXI_wready(axi_hp0_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_hp0_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_hp0_interconnect_M00_AXI_WVALID),
        .S00_ACLK(sys_cpu_clk),
        .S00_ARESETN(sys_cpu_resetn),
        .S00_AXI_araddr(S00_AXI_2_ARADDR),
        .S00_AXI_arburst(S00_AXI_2_ARBURST),
        .S00_AXI_arcache(S00_AXI_2_ARCACHE),
        .S00_AXI_arlen(S00_AXI_2_ARLEN),
        .S00_AXI_arprot(S00_AXI_2_ARPROT),
        .S00_AXI_arready(S00_AXI_2_ARREADY),
        .S00_AXI_arsize(S00_AXI_2_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_2_ARVALID),
        .S00_AXI_rdata(S00_AXI_2_RDATA),
        .S00_AXI_rlast(S00_AXI_2_RLAST),
        .S00_AXI_rready(S00_AXI_2_RREADY),
        .S00_AXI_rresp(S00_AXI_2_RRESP),
        .S00_AXI_rvalid(S00_AXI_2_RVALID),
        .S01_ACLK(sys_cpu_clk),
        .S01_ARESETN(sys_cpu_resetn),
        .S01_AXI_araddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR),
        .S01_AXI_arburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST),
        .S01_AXI_arcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE),
        .S01_AXI_arlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN),
        .S01_AXI_arlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK),
        .S01_AXI_arprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT),
        .S01_AXI_arqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS),
        .S01_AXI_arready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY),
        .S01_AXI_arregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION),
        .S01_AXI_arsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE),
        .S01_AXI_arvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID),
        .S01_AXI_awaddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR),
        .S01_AXI_awburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST),
        .S01_AXI_awcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE),
        .S01_AXI_awlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN),
        .S01_AXI_awlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK),
        .S01_AXI_awprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT),
        .S01_AXI_awqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS),
        .S01_AXI_awready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY),
        .S01_AXI_awregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION),
        .S01_AXI_awsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE),
        .S01_AXI_awvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID),
        .S01_AXI_bready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY),
        .S01_AXI_bresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP),
        .S01_AXI_bvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID),
        .S01_AXI_rdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA),
        .S01_AXI_rlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST),
        .S01_AXI_rready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY),
        .S01_AXI_rresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP),
        .S01_AXI_rvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID),
        .S01_AXI_wdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA),
        .S01_AXI_wlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST),
        .S01_AXI_wready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY),
        .S01_AXI_wstrb(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB),
        .S01_AXI_wvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID),
        .S02_ACLK(sys_cpu_clk),
        .S02_ARESETN(sys_cpu_resetn),
        .S02_AXI_araddr(1'b0),
        .S02_AXI_arburst(1'b0),
        .S02_AXI_arcache(1'b0),
        .S02_AXI_arid(1'b0),
        .S02_AXI_arlen(1'b0),
        .S02_AXI_arlock(1'b0),
        .S02_AXI_arprot(1'b0),
        .S02_AXI_arqos(1'b0),
        .S02_AXI_arsize(1'b0),
        .S02_AXI_arvalid(1'b0),
        .S02_AXI_awaddr(1'b0),
        .S02_AXI_awburst(1'b0),
        .S02_AXI_awcache(1'b0),
        .S02_AXI_awid(1'b0),
        .S02_AXI_awlen(1'b0),
        .S02_AXI_awlock(1'b0),
        .S02_AXI_awprot(1'b0),
        .S02_AXI_awqos(1'b0),
        .S02_AXI_awsize(1'b0),
        .S02_AXI_awvalid(1'b0),
        .S02_AXI_bready(1'b0),
        .S02_AXI_rready(1'b0),
        .S02_AXI_wdata(1'b0),
        .S02_AXI_wlast(1'b0),
        .S02_AXI_wstrb(1'b0),
        .S02_AXI_wvalid(1'b0));
  system_axi_mem_intercon_1 axi_mem_intercon
       (.ACLK(sys_cpu_clk),
        .ARESETN(sys_rstgen_interconnect_aresetn),
        .M00_ACLK(sys_cpu_clk),
        .M00_ARESETN(sys_cpu_resetn),
        .M00_AXI_araddr(axi_mem_intercon_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_mem_intercon_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_mem_intercon_M00_AXI_ARCACHE),
        .M00_AXI_arid(axi_mem_intercon_M00_AXI_ARID),
        .M00_AXI_arlen(axi_mem_intercon_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_mem_intercon_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_mem_intercon_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_mem_intercon_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_mem_intercon_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_mem_intercon_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_mem_intercon_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_mem_intercon_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_mem_intercon_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_mem_intercon_M00_AXI_AWCACHE),
        .M00_AXI_awid(axi_mem_intercon_M00_AXI_AWID),
        .M00_AXI_awlen(axi_mem_intercon_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_mem_intercon_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_mem_intercon_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_mem_intercon_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_mem_intercon_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_mem_intercon_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_mem_intercon_M00_AXI_AWVALID),
        .M00_AXI_bid(axi_mem_intercon_M00_AXI_BID),
        .M00_AXI_bready(axi_mem_intercon_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_mem_intercon_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_mem_intercon_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_mem_intercon_M00_AXI_RDATA),
        .M00_AXI_rid(axi_mem_intercon_M00_AXI_RID),
        .M00_AXI_rlast(axi_mem_intercon_M00_AXI_RLAST),
        .M00_AXI_rready(axi_mem_intercon_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_mem_intercon_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_mem_intercon_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_mem_intercon_M00_AXI_WDATA),
        .M00_AXI_wid(axi_mem_intercon_M00_AXI_WID),
        .M00_AXI_wlast(axi_mem_intercon_M00_AXI_WLAST),
        .M00_AXI_wready(axi_mem_intercon_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_mem_intercon_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_mem_intercon_M00_AXI_WVALID),
        .S00_ACLK(sys_cpu_clk),
        .S00_ARESETN(sys_cpu_resetn),
        .S00_AXI_araddr(1'b0),
        .S00_AXI_arburst(1'b0),
        .S00_AXI_arcache(1'b0),
        .S00_AXI_arid(1'b0),
        .S00_AXI_arlen(1'b0),
        .S00_AXI_arlock(1'b0),
        .S00_AXI_arprot(1'b0),
        .S00_AXI_arqos(1'b0),
        .S00_AXI_arsize(1'b0),
        .S00_AXI_arvalid(1'b0),
        .S00_AXI_awaddr(1'b0),
        .S00_AXI_awburst(1'b0),
        .S00_AXI_awcache(1'b0),
        .S00_AXI_awid(1'b0),
        .S00_AXI_awlen(1'b0),
        .S00_AXI_awlock(1'b0),
        .S00_AXI_awprot(1'b0),
        .S00_AXI_awqos(1'b0),
        .S00_AXI_awsize(1'b0),
        .S00_AXI_awvalid(1'b0),
        .S00_AXI_bready(1'b0),
        .S00_AXI_rready(1'b0),
        .S00_AXI_wdata(1'b0),
        .S00_AXI_wlast(1'b0),
        .S00_AXI_wstrb(1'b0),
        .S00_AXI_wvalid(1'b0),
        .S01_ACLK(sys_cpu_clk),
        .S01_ARESETN(sys_cpu_resetn),
        .S01_AXI_araddr(axi_vdma_0_M_AXI_MM2S_ARADDR),
        .S01_AXI_arburst(axi_vdma_0_M_AXI_MM2S_ARBURST),
        .S01_AXI_arcache(axi_vdma_0_M_AXI_MM2S_ARCACHE),
        .S01_AXI_arlen(axi_vdma_0_M_AXI_MM2S_ARLEN),
        .S01_AXI_arprot(axi_vdma_0_M_AXI_MM2S_ARPROT),
        .S01_AXI_arready(axi_vdma_0_M_AXI_MM2S_ARREADY),
        .S01_AXI_arsize(axi_vdma_0_M_AXI_MM2S_ARSIZE),
        .S01_AXI_arvalid(axi_vdma_0_M_AXI_MM2S_ARVALID),
        .S01_AXI_rdata(axi_vdma_0_M_AXI_MM2S_RDATA),
        .S01_AXI_rlast(axi_vdma_0_M_AXI_MM2S_RLAST),
        .S01_AXI_rready(axi_vdma_0_M_AXI_MM2S_RREADY),
        .S01_AXI_rresp(axi_vdma_0_M_AXI_MM2S_RRESP),
        .S01_AXI_rvalid(axi_vdma_0_M_AXI_MM2S_RVALID),
        .S02_ACLK(sys_cpu_clk),
        .S02_ARESETN(sys_cpu_resetn),
        .S02_AXI_awaddr(axi_vdma_0_M_AXI_S2MM_AWADDR),
        .S02_AXI_awburst(axi_vdma_0_M_AXI_S2MM_AWBURST),
        .S02_AXI_awcache(axi_vdma_0_M_AXI_S2MM_AWCACHE),
        .S02_AXI_awlen(axi_vdma_0_M_AXI_S2MM_AWLEN),
        .S02_AXI_awprot(axi_vdma_0_M_AXI_S2MM_AWPROT),
        .S02_AXI_awready(axi_vdma_0_M_AXI_S2MM_AWREADY),
        .S02_AXI_awsize(axi_vdma_0_M_AXI_S2MM_AWSIZE),
        .S02_AXI_awvalid(axi_vdma_0_M_AXI_S2MM_AWVALID),
        .S02_AXI_bready(axi_vdma_0_M_AXI_S2MM_BREADY),
        .S02_AXI_bresp(axi_vdma_0_M_AXI_S2MM_BRESP),
        .S02_AXI_bvalid(axi_vdma_0_M_AXI_S2MM_BVALID),
        .S02_AXI_wdata(axi_vdma_0_M_AXI_S2MM_WDATA),
        .S02_AXI_wlast(axi_vdma_0_M_AXI_S2MM_WLAST),
        .S02_AXI_wready(axi_vdma_0_M_AXI_S2MM_WREADY),
        .S02_AXI_wstrb(axi_vdma_0_M_AXI_S2MM_WSTRB),
        .S02_AXI_wvalid(axi_vdma_0_M_AXI_S2MM_WVALID));
endmodule

module hdmi_imp_13Z4O85
   (DMA_ACK_RX_tready,
    DMA_ACK_RX_tuser,
    DMA_ACK_RX_tvalid,
    DMA_ACK_TX_tready,
    DMA_ACK_TX_tuser,
    DMA_ACK_TX_tvalid,
    DMA_ACK_tready,
    DMA_ACK_tuser,
    DMA_ACK_tvalid,
    DMA_REQ_RX_tlast,
    DMA_REQ_RX_tready,
    DMA_REQ_RX_tuser,
    DMA_REQ_RX_tvalid,
    DMA_REQ_TX_tlast,
    DMA_REQ_TX_tready,
    DMA_REQ_TX_tuser,
    DMA_REQ_TX_tvalid,
    DMA_REQ_tlast,
    DMA_REQ_tready,
    DMA_REQ_tuser,
    DMA_REQ_tvalid,
    I2S_bclk,
    I2S_lrclk,
    I2S_sdata_in,
    I2S_sdata_out,
    IIC_scl_i,
    IIC_scl_o,
    IIC_scl_t,
    IIC_sda_i,
    IIC_sda_o,
    IIC_sda_t,
    M_AXI_MM2S_araddr,
    M_AXI_MM2S_arburst,
    M_AXI_MM2S_arcache,
    M_AXI_MM2S_arlen,
    M_AXI_MM2S_arprot,
    M_AXI_MM2S_arready,
    M_AXI_MM2S_arsize,
    M_AXI_MM2S_arvalid,
    M_AXI_MM2S_rdata,
    M_AXI_MM2S_rlast,
    M_AXI_MM2S_rready,
    M_AXI_MM2S_rresp,
    M_AXI_MM2S_rvalid,
    S_AXI2_araddr,
    S_AXI2_arready,
    S_AXI2_arvalid,
    S_AXI2_awaddr,
    S_AXI2_awready,
    S_AXI2_awvalid,
    S_AXI2_bready,
    S_AXI2_bresp,
    S_AXI2_bvalid,
    S_AXI2_rdata,
    S_AXI2_rready,
    S_AXI2_rresp,
    S_AXI2_rvalid,
    S_AXI2_wdata,
    S_AXI2_wready,
    S_AXI2_wstrb,
    S_AXI2_wvalid,
    S_AXI3_araddr,
    S_AXI3_arready,
    S_AXI3_arvalid,
    S_AXI3_awaddr,
    S_AXI3_awready,
    S_AXI3_awvalid,
    S_AXI3_bready,
    S_AXI3_bresp,
    S_AXI3_bvalid,
    S_AXI3_rdata,
    S_AXI3_rready,
    S_AXI3_rresp,
    S_AXI3_rvalid,
    S_AXI3_wdata,
    S_AXI3_wready,
    S_AXI3_wstrb,
    S_AXI3_wvalid,
    S_AXI_ACLK,
    S_AXI_LITE_araddr,
    S_AXI_LITE_arready,
    S_AXI_LITE_arvalid,
    S_AXI_LITE_awaddr,
    S_AXI_LITE_awready,
    S_AXI_LITE_awvalid,
    S_AXI_LITE_bready,
    S_AXI_LITE_bresp,
    S_AXI_LITE_bvalid,
    S_AXI_LITE_rdata,
    S_AXI_LITE_rready,
    S_AXI_LITE_rresp,
    S_AXI_LITE_rvalid,
    S_AXI_LITE_wdata,
    S_AXI_LITE_wready,
    S_AXI_LITE_wvalid,
    clk_in1,
    clk_out1,
    downstream_scl_I,
    downstream_scl_O,
    downstream_scl_T,
    downstream_sda_I,
    downstream_sda_O,
    downstream_sda_T,
    hdmi_16_data,
    hdmi_16_data_e,
    hdmi_16_hsync,
    hdmi_16_vsync,
    hdmi_out_clk,
    iic2intc_irpt,
    iic2intc_irpt1,
    mm2s_introut,
    resetn,
    s_axi1_araddr,
    s_axi1_arprot,
    s_axi1_arready,
    s_axi1_arvalid,
    s_axi1_awaddr,
    s_axi1_awprot,
    s_axi1_awready,
    s_axi1_awvalid,
    s_axi1_bready,
    s_axi1_bresp,
    s_axi1_bvalid,
    s_axi1_rdata,
    s_axi1_rready,
    s_axi1_rresp,
    s_axi1_rvalid,
    s_axi1_wdata,
    s_axi1_wready,
    s_axi1_wstrb,
    s_axi1_wvalid,
    s_axi4_araddr,
    s_axi4_arready,
    s_axi4_arvalid,
    s_axi4_awaddr,
    s_axi4_awready,
    s_axi4_awvalid,
    s_axi4_bready,
    s_axi4_bresp,
    s_axi4_bvalid,
    s_axi4_rdata,
    s_axi4_rready,
    s_axi4_rresp,
    s_axi4_rvalid,
    s_axi4_wdata,
    s_axi4_wready,
    s_axi4_wstrb,
    s_axi4_wvalid,
    s_axi5_araddr,
    s_axi5_arready,
    s_axi5_arvalid,
    s_axi5_awaddr,
    s_axi5_awready,
    s_axi5_awvalid,
    s_axi5_bready,
    s_axi5_bresp,
    s_axi5_bvalid,
    s_axi5_rdata,
    s_axi5_rready,
    s_axi5_rresp,
    s_axi5_rvalid,
    s_axi5_wdata,
    s_axi5_wready,
    s_axi5_wstrb,
    s_axi5_wvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    spdif_tx_o);
  output DMA_ACK_RX_tready;
  input [1:0]DMA_ACK_RX_tuser;
  input DMA_ACK_RX_tvalid;
  output DMA_ACK_TX_tready;
  input [1:0]DMA_ACK_TX_tuser;
  input DMA_ACK_TX_tvalid;
  output DMA_ACK_tready;
  input [1:0]DMA_ACK_tuser;
  input DMA_ACK_tvalid;
  output DMA_REQ_RX_tlast;
  input DMA_REQ_RX_tready;
  output [1:0]DMA_REQ_RX_tuser;
  output DMA_REQ_RX_tvalid;
  output DMA_REQ_TX_tlast;
  input DMA_REQ_TX_tready;
  output [1:0]DMA_REQ_TX_tuser;
  output DMA_REQ_TX_tvalid;
  output DMA_REQ_tlast;
  input DMA_REQ_tready;
  output [1:0]DMA_REQ_tuser;
  output DMA_REQ_tvalid;
  output [0:0]I2S_bclk;
  output [0:0]I2S_lrclk;
  input [0:0]I2S_sdata_in;
  output [0:0]I2S_sdata_out;
  input IIC_scl_i;
  output IIC_scl_o;
  output IIC_scl_t;
  input IIC_sda_i;
  output IIC_sda_o;
  output IIC_sda_t;
  output [31:0]M_AXI_MM2S_araddr;
  output [1:0]M_AXI_MM2S_arburst;
  output [3:0]M_AXI_MM2S_arcache;
  output [7:0]M_AXI_MM2S_arlen;
  output [2:0]M_AXI_MM2S_arprot;
  input M_AXI_MM2S_arready;
  output [2:0]M_AXI_MM2S_arsize;
  output M_AXI_MM2S_arvalid;
  input [63:0]M_AXI_MM2S_rdata;
  input M_AXI_MM2S_rlast;
  output M_AXI_MM2S_rready;
  input [1:0]M_AXI_MM2S_rresp;
  input M_AXI_MM2S_rvalid;
  input [31:0]S_AXI2_araddr;
  output S_AXI2_arready;
  input S_AXI2_arvalid;
  input [31:0]S_AXI2_awaddr;
  output S_AXI2_awready;
  input S_AXI2_awvalid;
  input S_AXI2_bready;
  output [1:0]S_AXI2_bresp;
  output S_AXI2_bvalid;
  output [31:0]S_AXI2_rdata;
  input S_AXI2_rready;
  output [1:0]S_AXI2_rresp;
  output S_AXI2_rvalid;
  input [31:0]S_AXI2_wdata;
  output S_AXI2_wready;
  input [3:0]S_AXI2_wstrb;
  input S_AXI2_wvalid;
  input [31:0]S_AXI3_araddr;
  output S_AXI3_arready;
  input S_AXI3_arvalid;
  input [31:0]S_AXI3_awaddr;
  output S_AXI3_awready;
  input S_AXI3_awvalid;
  input S_AXI3_bready;
  output [1:0]S_AXI3_bresp;
  output S_AXI3_bvalid;
  output [31:0]S_AXI3_rdata;
  input S_AXI3_rready;
  output [1:0]S_AXI3_rresp;
  output S_AXI3_rvalid;
  input [31:0]S_AXI3_wdata;
  output S_AXI3_wready;
  input [3:0]S_AXI3_wstrb;
  input S_AXI3_wvalid;
  input S_AXI_ACLK;
  input [31:0]S_AXI_LITE_araddr;
  output S_AXI_LITE_arready;
  input S_AXI_LITE_arvalid;
  input [31:0]S_AXI_LITE_awaddr;
  output S_AXI_LITE_awready;
  input S_AXI_LITE_awvalid;
  input S_AXI_LITE_bready;
  output [1:0]S_AXI_LITE_bresp;
  output S_AXI_LITE_bvalid;
  output [31:0]S_AXI_LITE_rdata;
  input S_AXI_LITE_rready;
  output [1:0]S_AXI_LITE_rresp;
  output S_AXI_LITE_rvalid;
  input [31:0]S_AXI_LITE_wdata;
  output S_AXI_LITE_wready;
  input S_AXI_LITE_wvalid;
  input clk_in1;
  output clk_out1;
  input [1:0]downstream_scl_I;
  output [1:0]downstream_scl_O;
  output downstream_scl_T;
  input [1:0]downstream_sda_I;
  output [1:0]downstream_sda_O;
  output downstream_sda_T;
  output [15:0]hdmi_16_data;
  output hdmi_16_data_e;
  output hdmi_16_hsync;
  output hdmi_16_vsync;
  output hdmi_out_clk;
  output iic2intc_irpt;
  output iic2intc_irpt1;
  output mm2s_introut;
  input [0:0]resetn;
  input [31:0]s_axi1_araddr;
  input [2:0]s_axi1_arprot;
  output s_axi1_arready;
  input s_axi1_arvalid;
  input [31:0]s_axi1_awaddr;
  input [2:0]s_axi1_awprot;
  output s_axi1_awready;
  input s_axi1_awvalid;
  input s_axi1_bready;
  output [1:0]s_axi1_bresp;
  output s_axi1_bvalid;
  output [31:0]s_axi1_rdata;
  input s_axi1_rready;
  output [1:0]s_axi1_rresp;
  output s_axi1_rvalid;
  input [31:0]s_axi1_wdata;
  output s_axi1_wready;
  input [3:0]s_axi1_wstrb;
  input s_axi1_wvalid;
  input [31:0]s_axi4_araddr;
  output s_axi4_arready;
  input s_axi4_arvalid;
  input [31:0]s_axi4_awaddr;
  output s_axi4_awready;
  input s_axi4_awvalid;
  input s_axi4_bready;
  output [1:0]s_axi4_bresp;
  output s_axi4_bvalid;
  output [31:0]s_axi4_rdata;
  input s_axi4_rready;
  output [1:0]s_axi4_rresp;
  output s_axi4_rvalid;
  input [31:0]s_axi4_wdata;
  output s_axi4_wready;
  input [3:0]s_axi4_wstrb;
  input s_axi4_wvalid;
  input [31:0]s_axi5_araddr;
  output s_axi5_arready;
  input s_axi5_arvalid;
  input [31:0]s_axi5_awaddr;
  output s_axi5_awready;
  input s_axi5_awvalid;
  input s_axi5_bready;
  output [1:0]s_axi5_bresp;
  output s_axi5_bvalid;
  output [31:0]s_axi5_rdata;
  input s_axi5_rready;
  output [1:0]s_axi5_rresp;
  output s_axi5_rvalid;
  input [31:0]s_axi5_wdata;
  output s_axi5_wready;
  input [3:0]s_axi5_wstrb;
  input s_axi5_wvalid;
  input [31:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output spdif_tx_o;

  wire [31:0]S00_AXI_2_ARADDR;
  wire [1:0]S00_AXI_2_ARBURST;
  wire [3:0]S00_AXI_2_ARCACHE;
  wire [7:0]S00_AXI_2_ARLEN;
  wire [2:0]S00_AXI_2_ARPROT;
  wire S00_AXI_2_ARREADY;
  wire [2:0]S00_AXI_2_ARSIZE;
  wire S00_AXI_2_ARVALID;
  wire [63:0]S00_AXI_2_RDATA;
  wire S00_AXI_2_RLAST;
  wire S00_AXI_2_RREADY;
  wire [1:0]S00_AXI_2_RRESP;
  wire S00_AXI_2_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_ARADDR;
  wire axi_cpu_interconnect_M00_AXI_ARREADY;
  wire axi_cpu_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_AWADDR;
  wire axi_cpu_interconnect_M00_AXI_AWREADY;
  wire axi_cpu_interconnect_M00_AXI_AWVALID;
  wire axi_cpu_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_BRESP;
  wire axi_cpu_interconnect_M00_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_RDATA;
  wire axi_cpu_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_RRESP;
  wire axi_cpu_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_WDATA;
  wire axi_cpu_interconnect_M00_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M00_AXI_WSTRB;
  wire axi_cpu_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_ARADDR;
  wire axi_cpu_interconnect_M01_AXI_ARREADY;
  wire axi_cpu_interconnect_M01_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_AWADDR;
  wire axi_cpu_interconnect_M01_AXI_AWREADY;
  wire axi_cpu_interconnect_M01_AXI_AWVALID;
  wire axi_cpu_interconnect_M01_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_BRESP;
  wire axi_cpu_interconnect_M01_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_RDATA;
  wire axi_cpu_interconnect_M01_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_RRESP;
  wire axi_cpu_interconnect_M01_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_WDATA;
  wire axi_cpu_interconnect_M01_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M01_AXI_WSTRB;
  wire axi_cpu_interconnect_M01_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_ARADDR;
  wire axi_cpu_interconnect_M02_AXI_ARREADY;
  wire axi_cpu_interconnect_M02_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_AWADDR;
  wire axi_cpu_interconnect_M02_AXI_AWREADY;
  wire axi_cpu_interconnect_M02_AXI_AWVALID;
  wire axi_cpu_interconnect_M02_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_BRESP;
  wire axi_cpu_interconnect_M02_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_RDATA;
  wire axi_cpu_interconnect_M02_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_RRESP;
  wire axi_cpu_interconnect_M02_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_WDATA;
  wire axi_cpu_interconnect_M02_AXI_WREADY;
  wire axi_cpu_interconnect_M02_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_ARPROT;
  wire axi_cpu_interconnect_M03_AXI_ARREADY;
  wire axi_cpu_interconnect_M03_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_AWPROT;
  wire axi_cpu_interconnect_M03_AXI_AWREADY;
  wire axi_cpu_interconnect_M03_AXI_AWVALID;
  wire axi_cpu_interconnect_M03_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_BRESP;
  wire axi_cpu_interconnect_M03_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_RDATA;
  wire axi_cpu_interconnect_M03_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_RRESP;
  wire axi_cpu_interconnect_M03_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_WDATA;
  wire axi_cpu_interconnect_M03_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M03_AXI_WSTRB;
  wire axi_cpu_interconnect_M03_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_ARADDR;
  wire axi_cpu_interconnect_M04_AXI_ARREADY;
  wire axi_cpu_interconnect_M04_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_AWADDR;
  wire axi_cpu_interconnect_M04_AXI_AWREADY;
  wire axi_cpu_interconnect_M04_AXI_AWVALID;
  wire axi_cpu_interconnect_M04_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_BRESP;
  wire axi_cpu_interconnect_M04_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_RDATA;
  wire axi_cpu_interconnect_M04_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_RRESP;
  wire axi_cpu_interconnect_M04_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_WDATA;
  wire axi_cpu_interconnect_M04_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M04_AXI_WSTRB;
  wire axi_cpu_interconnect_M04_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_ARADDR;
  wire axi_cpu_interconnect_M05_AXI_ARREADY;
  wire axi_cpu_interconnect_M05_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_AWADDR;
  wire axi_cpu_interconnect_M05_AXI_AWREADY;
  wire axi_cpu_interconnect_M05_AXI_AWVALID;
  wire axi_cpu_interconnect_M05_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_BRESP;
  wire axi_cpu_interconnect_M05_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_RDATA;
  wire axi_cpu_interconnect_M05_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_RRESP;
  wire axi_cpu_interconnect_M05_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_WDATA;
  wire axi_cpu_interconnect_M05_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M05_AXI_WSTRB;
  wire axi_cpu_interconnect_M05_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_ARADDR;
  wire axi_cpu_interconnect_M06_AXI_ARREADY;
  wire axi_cpu_interconnect_M06_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_AWADDR;
  wire axi_cpu_interconnect_M06_AXI_AWREADY;
  wire axi_cpu_interconnect_M06_AXI_AWVALID;
  wire axi_cpu_interconnect_M06_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_BRESP;
  wire axi_cpu_interconnect_M06_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_RDATA;
  wire axi_cpu_interconnect_M06_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_RRESP;
  wire axi_cpu_interconnect_M06_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_WDATA;
  wire axi_cpu_interconnect_M06_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M06_AXI_WSTRB;
  wire axi_cpu_interconnect_M06_AXI_WVALID;
  wire [15:0]axi_hdmi_core_hdmi_16_data;
  wire axi_hdmi_core_hdmi_16_data_e;
  wire axi_hdmi_core_hdmi_16_hsync;
  wire axi_hdmi_core_hdmi_16_vsync;
  wire axi_hdmi_core_hdmi_out_clk;
  wire axi_hdmi_dma_mm2s_introut;
  wire axi_i2s_adi_DMA_REQ_RX_TLAST;
  wire axi_i2s_adi_DMA_REQ_RX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_RX_TUSER;
  wire axi_i2s_adi_DMA_REQ_RX_TVALID;
  wire axi_i2s_adi_DMA_REQ_TX_TLAST;
  wire axi_i2s_adi_DMA_REQ_TX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_TX_TUSER;
  wire axi_i2s_adi_DMA_REQ_TX_TVALID;
  wire [0:0]axi_i2s_adi_I2S_BCLK;
  wire [0:0]axi_i2s_adi_I2S_LRCLK;
  wire [0:0]axi_i2s_adi_I2S_SDATA_IN;
  wire [0:0]axi_i2s_adi_I2S_SDATA_OUT;
  wire axi_iic_fmc_IIC_SCL_I;
  wire axi_iic_fmc_IIC_SCL_O;
  wire axi_iic_fmc_IIC_SCL_T;
  wire axi_iic_fmc_IIC_SDA_I;
  wire axi_iic_fmc_IIC_SDA_O;
  wire axi_iic_fmc_IIC_SDA_T;
  wire axi_iic_fmc_iic2intc_irpt;
  wire axi_iic_main_iic2intc_irpt;
  wire axi_spdif_tx_core_DMA_REQ_TLAST;
  wire axi_spdif_tx_core_DMA_REQ_TREADY;
  wire [1:0]axi_spdif_tx_core_DMA_REQ_TUSER;
  wire axi_spdif_tx_core_DMA_REQ_TVALID;
  wire axi_spdif_tx_core_spdif_tx_o;
  wire [1:0]iic_mux_scl_i_1;
  wire [1:0]iic_mux_sda_i_1;
  wire sys_200m_clk;
  wire sys_audio_clkgen_clk_out1;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;
  wire [1:0]sys_i2c_mixer_downstream_scl_O;
  wire sys_i2c_mixer_downstream_scl_T;
  wire [1:0]sys_i2c_mixer_downstream_sda_O;
  wire sys_i2c_mixer_downstream_sda_T;
  wire sys_ps7_DMA0_ACK_TREADY;
  wire [1:0]sys_ps7_DMA0_ACK_TUSER;
  wire sys_ps7_DMA0_ACK_TVALID;
  wire sys_ps7_DMA1_ACK_TREADY;
  wire [1:0]sys_ps7_DMA1_ACK_TUSER;
  wire sys_ps7_DMA1_ACK_TVALID;
  wire sys_ps7_DMA2_ACK_TREADY;
  wire [1:0]sys_ps7_DMA2_ACK_TUSER;
  wire sys_ps7_DMA2_ACK_TVALID;

  assign DMA_ACK_RX_tready = sys_ps7_DMA2_ACK_TREADY;
  assign DMA_ACK_TX_tready = sys_ps7_DMA1_ACK_TREADY;
  assign DMA_ACK_tready = sys_ps7_DMA0_ACK_TREADY;
  assign DMA_REQ_RX_tlast = axi_i2s_adi_DMA_REQ_RX_TLAST;
  assign DMA_REQ_RX_tuser[1:0] = axi_i2s_adi_DMA_REQ_RX_TUSER;
  assign DMA_REQ_RX_tvalid = axi_i2s_adi_DMA_REQ_RX_TVALID;
  assign DMA_REQ_TX_tlast = axi_i2s_adi_DMA_REQ_TX_TLAST;
  assign DMA_REQ_TX_tuser[1:0] = axi_i2s_adi_DMA_REQ_TX_TUSER;
  assign DMA_REQ_TX_tvalid = axi_i2s_adi_DMA_REQ_TX_TVALID;
  assign DMA_REQ_tlast = axi_spdif_tx_core_DMA_REQ_TLAST;
  assign DMA_REQ_tuser[1:0] = axi_spdif_tx_core_DMA_REQ_TUSER;
  assign DMA_REQ_tvalid = axi_spdif_tx_core_DMA_REQ_TVALID;
  assign I2S_bclk[0] = axi_i2s_adi_I2S_BCLK;
  assign I2S_lrclk[0] = axi_i2s_adi_I2S_LRCLK;
  assign I2S_sdata_out[0] = axi_i2s_adi_I2S_SDATA_OUT;
  assign IIC_scl_o = axi_iic_fmc_IIC_SCL_O;
  assign IIC_scl_t = axi_iic_fmc_IIC_SCL_T;
  assign IIC_sda_o = axi_iic_fmc_IIC_SDA_O;
  assign IIC_sda_t = axi_iic_fmc_IIC_SDA_T;
  assign M_AXI_MM2S_araddr[31:0] = S00_AXI_2_ARADDR;
  assign M_AXI_MM2S_arburst[1:0] = S00_AXI_2_ARBURST;
  assign M_AXI_MM2S_arcache[3:0] = S00_AXI_2_ARCACHE;
  assign M_AXI_MM2S_arlen[7:0] = S00_AXI_2_ARLEN;
  assign M_AXI_MM2S_arprot[2:0] = S00_AXI_2_ARPROT;
  assign M_AXI_MM2S_arsize[2:0] = S00_AXI_2_ARSIZE;
  assign M_AXI_MM2S_arvalid = S00_AXI_2_ARVALID;
  assign M_AXI_MM2S_rready = S00_AXI_2_RREADY;
  assign S00_AXI_2_ARREADY = M_AXI_MM2S_arready;
  assign S00_AXI_2_RDATA = M_AXI_MM2S_rdata[63:0];
  assign S00_AXI_2_RLAST = M_AXI_MM2S_rlast;
  assign S00_AXI_2_RRESP = M_AXI_MM2S_rresp[1:0];
  assign S00_AXI_2_RVALID = M_AXI_MM2S_rvalid;
  assign S_AXI2_arready = axi_cpu_interconnect_M00_AXI_ARREADY;
  assign S_AXI2_awready = axi_cpu_interconnect_M00_AXI_AWREADY;
  assign S_AXI2_bresp[1:0] = axi_cpu_interconnect_M00_AXI_BRESP;
  assign S_AXI2_bvalid = axi_cpu_interconnect_M00_AXI_BVALID;
  assign S_AXI2_rdata[31:0] = axi_cpu_interconnect_M00_AXI_RDATA;
  assign S_AXI2_rresp[1:0] = axi_cpu_interconnect_M00_AXI_RRESP;
  assign S_AXI2_rvalid = axi_cpu_interconnect_M00_AXI_RVALID;
  assign S_AXI2_wready = axi_cpu_interconnect_M00_AXI_WREADY;
  assign S_AXI3_arready = axi_cpu_interconnect_M06_AXI_ARREADY;
  assign S_AXI3_awready = axi_cpu_interconnect_M06_AXI_AWREADY;
  assign S_AXI3_bresp[1:0] = axi_cpu_interconnect_M06_AXI_BRESP;
  assign S_AXI3_bvalid = axi_cpu_interconnect_M06_AXI_BVALID;
  assign S_AXI3_rdata[31:0] = axi_cpu_interconnect_M06_AXI_RDATA;
  assign S_AXI3_rresp[1:0] = axi_cpu_interconnect_M06_AXI_RRESP;
  assign S_AXI3_rvalid = axi_cpu_interconnect_M06_AXI_RVALID;
  assign S_AXI3_wready = axi_cpu_interconnect_M06_AXI_WREADY;
  assign S_AXI_LITE_arready = axi_cpu_interconnect_M02_AXI_ARREADY;
  assign S_AXI_LITE_awready = axi_cpu_interconnect_M02_AXI_AWREADY;
  assign S_AXI_LITE_bresp[1:0] = axi_cpu_interconnect_M02_AXI_BRESP;
  assign S_AXI_LITE_bvalid = axi_cpu_interconnect_M02_AXI_BVALID;
  assign S_AXI_LITE_rdata[31:0] = axi_cpu_interconnect_M02_AXI_RDATA;
  assign S_AXI_LITE_rresp[1:0] = axi_cpu_interconnect_M02_AXI_RRESP;
  assign S_AXI_LITE_rvalid = axi_cpu_interconnect_M02_AXI_RVALID;
  assign S_AXI_LITE_wready = axi_cpu_interconnect_M02_AXI_WREADY;
  assign axi_cpu_interconnect_M00_AXI_ARADDR = S_AXI2_araddr[31:0];
  assign axi_cpu_interconnect_M00_AXI_ARVALID = S_AXI2_arvalid;
  assign axi_cpu_interconnect_M00_AXI_AWADDR = S_AXI2_awaddr[31:0];
  assign axi_cpu_interconnect_M00_AXI_AWVALID = S_AXI2_awvalid;
  assign axi_cpu_interconnect_M00_AXI_BREADY = S_AXI2_bready;
  assign axi_cpu_interconnect_M00_AXI_RREADY = S_AXI2_rready;
  assign axi_cpu_interconnect_M00_AXI_WDATA = S_AXI2_wdata[31:0];
  assign axi_cpu_interconnect_M00_AXI_WSTRB = S_AXI2_wstrb[3:0];
  assign axi_cpu_interconnect_M00_AXI_WVALID = S_AXI2_wvalid;
  assign axi_cpu_interconnect_M01_AXI_ARADDR = s_axi_araddr[31:0];
  assign axi_cpu_interconnect_M01_AXI_ARVALID = s_axi_arvalid;
  assign axi_cpu_interconnect_M01_AXI_AWADDR = s_axi_awaddr[31:0];
  assign axi_cpu_interconnect_M01_AXI_AWVALID = s_axi_awvalid;
  assign axi_cpu_interconnect_M01_AXI_BREADY = s_axi_bready;
  assign axi_cpu_interconnect_M01_AXI_RREADY = s_axi_rready;
  assign axi_cpu_interconnect_M01_AXI_WDATA = s_axi_wdata[31:0];
  assign axi_cpu_interconnect_M01_AXI_WSTRB = s_axi_wstrb[3:0];
  assign axi_cpu_interconnect_M01_AXI_WVALID = s_axi_wvalid;
  assign axi_cpu_interconnect_M02_AXI_ARADDR = S_AXI_LITE_araddr[31:0];
  assign axi_cpu_interconnect_M02_AXI_ARVALID = S_AXI_LITE_arvalid;
  assign axi_cpu_interconnect_M02_AXI_AWADDR = S_AXI_LITE_awaddr[31:0];
  assign axi_cpu_interconnect_M02_AXI_AWVALID = S_AXI_LITE_awvalid;
  assign axi_cpu_interconnect_M02_AXI_BREADY = S_AXI_LITE_bready;
  assign axi_cpu_interconnect_M02_AXI_RREADY = S_AXI_LITE_rready;
  assign axi_cpu_interconnect_M02_AXI_WDATA = S_AXI_LITE_wdata[31:0];
  assign axi_cpu_interconnect_M02_AXI_WVALID = S_AXI_LITE_wvalid;
  assign axi_cpu_interconnect_M03_AXI_ARADDR = s_axi1_araddr[31:0];
  assign axi_cpu_interconnect_M03_AXI_ARPROT = s_axi1_arprot[2:0];
  assign axi_cpu_interconnect_M03_AXI_ARVALID = s_axi1_arvalid;
  assign axi_cpu_interconnect_M03_AXI_AWADDR = s_axi1_awaddr[31:0];
  assign axi_cpu_interconnect_M03_AXI_AWPROT = s_axi1_awprot[2:0];
  assign axi_cpu_interconnect_M03_AXI_AWVALID = s_axi1_awvalid;
  assign axi_cpu_interconnect_M03_AXI_BREADY = s_axi1_bready;
  assign axi_cpu_interconnect_M03_AXI_RREADY = s_axi1_rready;
  assign axi_cpu_interconnect_M03_AXI_WDATA = s_axi1_wdata[31:0];
  assign axi_cpu_interconnect_M03_AXI_WSTRB = s_axi1_wstrb[3:0];
  assign axi_cpu_interconnect_M03_AXI_WVALID = s_axi1_wvalid;
  assign axi_cpu_interconnect_M04_AXI_ARADDR = s_axi5_araddr[31:0];
  assign axi_cpu_interconnect_M04_AXI_ARVALID = s_axi5_arvalid;
  assign axi_cpu_interconnect_M04_AXI_AWADDR = s_axi5_awaddr[31:0];
  assign axi_cpu_interconnect_M04_AXI_AWVALID = s_axi5_awvalid;
  assign axi_cpu_interconnect_M04_AXI_BREADY = s_axi5_bready;
  assign axi_cpu_interconnect_M04_AXI_RREADY = s_axi5_rready;
  assign axi_cpu_interconnect_M04_AXI_WDATA = s_axi5_wdata[31:0];
  assign axi_cpu_interconnect_M04_AXI_WSTRB = s_axi5_wstrb[3:0];
  assign axi_cpu_interconnect_M04_AXI_WVALID = s_axi5_wvalid;
  assign axi_cpu_interconnect_M05_AXI_ARADDR = s_axi4_araddr[31:0];
  assign axi_cpu_interconnect_M05_AXI_ARVALID = s_axi4_arvalid;
  assign axi_cpu_interconnect_M05_AXI_AWADDR = s_axi4_awaddr[31:0];
  assign axi_cpu_interconnect_M05_AXI_AWVALID = s_axi4_awvalid;
  assign axi_cpu_interconnect_M05_AXI_BREADY = s_axi4_bready;
  assign axi_cpu_interconnect_M05_AXI_RREADY = s_axi4_rready;
  assign axi_cpu_interconnect_M05_AXI_WDATA = s_axi4_wdata[31:0];
  assign axi_cpu_interconnect_M05_AXI_WSTRB = s_axi4_wstrb[3:0];
  assign axi_cpu_interconnect_M05_AXI_WVALID = s_axi4_wvalid;
  assign axi_cpu_interconnect_M06_AXI_ARADDR = S_AXI3_araddr[31:0];
  assign axi_cpu_interconnect_M06_AXI_ARVALID = S_AXI3_arvalid;
  assign axi_cpu_interconnect_M06_AXI_AWADDR = S_AXI3_awaddr[31:0];
  assign axi_cpu_interconnect_M06_AXI_AWVALID = S_AXI3_awvalid;
  assign axi_cpu_interconnect_M06_AXI_BREADY = S_AXI3_bready;
  assign axi_cpu_interconnect_M06_AXI_RREADY = S_AXI3_rready;
  assign axi_cpu_interconnect_M06_AXI_WDATA = S_AXI3_wdata[31:0];
  assign axi_cpu_interconnect_M06_AXI_WSTRB = S_AXI3_wstrb[3:0];
  assign axi_cpu_interconnect_M06_AXI_WVALID = S_AXI3_wvalid;
  assign axi_i2s_adi_DMA_REQ_RX_TREADY = DMA_REQ_RX_tready;
  assign axi_i2s_adi_DMA_REQ_TX_TREADY = DMA_REQ_TX_tready;
  assign axi_i2s_adi_I2S_SDATA_IN = I2S_sdata_in[0];
  assign axi_iic_fmc_IIC_SCL_I = IIC_scl_i;
  assign axi_iic_fmc_IIC_SDA_I = IIC_sda_i;
  assign axi_spdif_tx_core_DMA_REQ_TREADY = DMA_REQ_tready;
  assign clk_out1 = sys_audio_clkgen_clk_out1;
  assign downstream_scl_O[1:0] = sys_i2c_mixer_downstream_scl_O;
  assign downstream_scl_T = sys_i2c_mixer_downstream_scl_T;
  assign downstream_sda_O[1:0] = sys_i2c_mixer_downstream_sda_O;
  assign downstream_sda_T = sys_i2c_mixer_downstream_sda_T;
  assign hdmi_16_data[15:0] = axi_hdmi_core_hdmi_16_data;
  assign hdmi_16_data_e = axi_hdmi_core_hdmi_16_data_e;
  assign hdmi_16_hsync = axi_hdmi_core_hdmi_16_hsync;
  assign hdmi_16_vsync = axi_hdmi_core_hdmi_16_vsync;
  assign hdmi_out_clk = axi_hdmi_core_hdmi_out_clk;
  assign iic2intc_irpt = axi_iic_main_iic2intc_irpt;
  assign iic2intc_irpt1 = axi_iic_fmc_iic2intc_irpt;
  assign iic_mux_scl_i_1 = downstream_scl_I[1:0];
  assign iic_mux_sda_i_1 = downstream_sda_I[1:0];
  assign mm2s_introut = axi_hdmi_dma_mm2s_introut;
  assign s_axi1_arready = axi_cpu_interconnect_M03_AXI_ARREADY;
  assign s_axi1_awready = axi_cpu_interconnect_M03_AXI_AWREADY;
  assign s_axi1_bresp[1:0] = axi_cpu_interconnect_M03_AXI_BRESP;
  assign s_axi1_bvalid = axi_cpu_interconnect_M03_AXI_BVALID;
  assign s_axi1_rdata[31:0] = axi_cpu_interconnect_M03_AXI_RDATA;
  assign s_axi1_rresp[1:0] = axi_cpu_interconnect_M03_AXI_RRESP;
  assign s_axi1_rvalid = axi_cpu_interconnect_M03_AXI_RVALID;
  assign s_axi1_wready = axi_cpu_interconnect_M03_AXI_WREADY;
  assign s_axi4_arready = axi_cpu_interconnect_M05_AXI_ARREADY;
  assign s_axi4_awready = axi_cpu_interconnect_M05_AXI_AWREADY;
  assign s_axi4_bresp[1:0] = axi_cpu_interconnect_M05_AXI_BRESP;
  assign s_axi4_bvalid = axi_cpu_interconnect_M05_AXI_BVALID;
  assign s_axi4_rdata[31:0] = axi_cpu_interconnect_M05_AXI_RDATA;
  assign s_axi4_rresp[1:0] = axi_cpu_interconnect_M05_AXI_RRESP;
  assign s_axi4_rvalid = axi_cpu_interconnect_M05_AXI_RVALID;
  assign s_axi4_wready = axi_cpu_interconnect_M05_AXI_WREADY;
  assign s_axi5_arready = axi_cpu_interconnect_M04_AXI_ARREADY;
  assign s_axi5_awready = axi_cpu_interconnect_M04_AXI_AWREADY;
  assign s_axi5_bresp[1:0] = axi_cpu_interconnect_M04_AXI_BRESP;
  assign s_axi5_bvalid = axi_cpu_interconnect_M04_AXI_BVALID;
  assign s_axi5_rdata[31:0] = axi_cpu_interconnect_M04_AXI_RDATA;
  assign s_axi5_rresp[1:0] = axi_cpu_interconnect_M04_AXI_RRESP;
  assign s_axi5_rvalid = axi_cpu_interconnect_M04_AXI_RVALID;
  assign s_axi5_wready = axi_cpu_interconnect_M04_AXI_WREADY;
  assign s_axi_arready = axi_cpu_interconnect_M01_AXI_ARREADY;
  assign s_axi_awready = axi_cpu_interconnect_M01_AXI_AWREADY;
  assign s_axi_bresp[1:0] = axi_cpu_interconnect_M01_AXI_BRESP;
  assign s_axi_bvalid = axi_cpu_interconnect_M01_AXI_BVALID;
  assign s_axi_rdata[31:0] = axi_cpu_interconnect_M01_AXI_RDATA;
  assign s_axi_rresp[1:0] = axi_cpu_interconnect_M01_AXI_RRESP;
  assign s_axi_rvalid = axi_cpu_interconnect_M01_AXI_RVALID;
  assign s_axi_wready = axi_cpu_interconnect_M01_AXI_WREADY;
  assign spdif_tx_o = axi_spdif_tx_core_spdif_tx_o;
  assign sys_200m_clk = clk_in1;
  assign sys_cpu_clk = S_AXI_ACLK;
  assign sys_cpu_resetn = resetn[0];
  assign sys_ps7_DMA0_ACK_TUSER = DMA_ACK_tuser[1:0];
  assign sys_ps7_DMA0_ACK_TVALID = DMA_ACK_tvalid;
  assign sys_ps7_DMA1_ACK_TUSER = DMA_ACK_TX_tuser[1:0];
  assign sys_ps7_DMA1_ACK_TVALID = DMA_ACK_TX_tvalid;
  assign sys_ps7_DMA2_ACK_TUSER = DMA_ACK_RX_tuser[1:0];
  assign sys_ps7_DMA2_ACK_TVALID = DMA_ACK_RX_tvalid;
  audio_imp_DOYXF3 audio
       (.DMA_ACK_RX_tready(sys_ps7_DMA2_ACK_TREADY),
        .DMA_ACK_RX_tuser(sys_ps7_DMA2_ACK_TUSER),
        .DMA_ACK_RX_tvalid(sys_ps7_DMA2_ACK_TVALID),
        .DMA_ACK_TX_tready(sys_ps7_DMA1_ACK_TREADY),
        .DMA_ACK_TX_tuser(sys_ps7_DMA1_ACK_TUSER),
        .DMA_ACK_TX_tvalid(sys_ps7_DMA1_ACK_TVALID),
        .DMA_ACK_tready(sys_ps7_DMA0_ACK_TREADY),
        .DMA_ACK_tuser(sys_ps7_DMA0_ACK_TUSER),
        .DMA_ACK_tvalid(sys_ps7_DMA0_ACK_TVALID),
        .DMA_REQ_RX_tlast(axi_i2s_adi_DMA_REQ_RX_TLAST),
        .DMA_REQ_RX_tready(axi_i2s_adi_DMA_REQ_RX_TREADY),
        .DMA_REQ_RX_tuser(axi_i2s_adi_DMA_REQ_RX_TUSER),
        .DMA_REQ_RX_tvalid(axi_i2s_adi_DMA_REQ_RX_TVALID),
        .DMA_REQ_TX_tlast(axi_i2s_adi_DMA_REQ_TX_TLAST),
        .DMA_REQ_TX_tready(axi_i2s_adi_DMA_REQ_TX_TREADY),
        .DMA_REQ_TX_tuser(axi_i2s_adi_DMA_REQ_TX_TUSER),
        .DMA_REQ_TX_tvalid(axi_i2s_adi_DMA_REQ_TX_TVALID),
        .DMA_REQ_tlast(axi_spdif_tx_core_DMA_REQ_TLAST),
        .DMA_REQ_tready(axi_spdif_tx_core_DMA_REQ_TREADY),
        .DMA_REQ_tuser(axi_spdif_tx_core_DMA_REQ_TUSER),
        .DMA_REQ_tvalid(axi_spdif_tx_core_DMA_REQ_TVALID),
        .I2S_bclk(axi_i2s_adi_I2S_BCLK),
        .I2S_lrclk(axi_i2s_adi_I2S_LRCLK),
        .I2S_sdata_in(axi_i2s_adi_I2S_SDATA_IN),
        .I2S_sdata_out(axi_i2s_adi_I2S_SDATA_OUT),
        .S_AXI_ACLK(sys_cpu_clk),
        .clk_in1(sys_200m_clk),
        .clk_out1(sys_audio_clkgen_clk_out1),
        .resetn(sys_cpu_resetn),
        .s_axi1_araddr(axi_cpu_interconnect_M04_AXI_ARADDR),
        .s_axi1_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .s_axi1_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .s_axi1_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR),
        .s_axi1_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .s_axi1_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .s_axi1_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .s_axi1_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .s_axi1_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .s_axi1_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .s_axi1_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .s_axi1_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .s_axi1_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .s_axi1_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .s_axi1_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .s_axi1_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .s_axi1_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .s_axi_araddr(axi_cpu_interconnect_M05_AXI_ARADDR),
        .s_axi_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR),
        .s_axi_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .spdif_tx_o(axi_spdif_tx_core_spdif_tx_o));
  i2c_imp_1BW4ZA2 i2c
       (.IIC_scl_i(axi_iic_fmc_IIC_SCL_I),
        .IIC_scl_o(axi_iic_fmc_IIC_SCL_O),
        .IIC_scl_t(axi_iic_fmc_IIC_SCL_T),
        .IIC_sda_i(axi_iic_fmc_IIC_SDA_I),
        .IIC_sda_o(axi_iic_fmc_IIC_SDA_O),
        .IIC_sda_t(axi_iic_fmc_IIC_SDA_T),
        .S_AXI1_araddr(axi_cpu_interconnect_M06_AXI_ARADDR),
        .S_AXI1_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .S_AXI1_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .S_AXI1_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR),
        .S_AXI1_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .S_AXI1_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .S_AXI1_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .S_AXI1_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .S_AXI1_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .S_AXI1_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .S_AXI1_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .S_AXI1_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .S_AXI1_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .S_AXI1_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .S_AXI1_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .S_AXI1_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .S_AXI1_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .S_AXI_araddr(axi_cpu_interconnect_M00_AXI_ARADDR),
        .S_AXI_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .S_AXI_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .S_AXI_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR),
        .S_AXI_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .S_AXI_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .S_AXI_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .S_AXI_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .S_AXI_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .S_AXI_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .S_AXI_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .S_AXI_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .S_AXI_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .S_AXI_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .S_AXI_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .S_AXI_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .S_AXI_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .downstream_scl_I(iic_mux_scl_i_1),
        .downstream_scl_O(sys_i2c_mixer_downstream_scl_O),
        .downstream_scl_T(sys_i2c_mixer_downstream_scl_T),
        .downstream_sda_I(iic_mux_sda_i_1),
        .downstream_sda_O(sys_i2c_mixer_downstream_sda_O),
        .downstream_sda_T(sys_i2c_mixer_downstream_sda_T),
        .iic2intc_irpt(axi_iic_main_iic2intc_irpt),
        .iic2intc_irpt1(axi_iic_fmc_iic2intc_irpt),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_aresetn(sys_cpu_resetn));
  video_out_imp_1HNPZ72 video_out
       (.M_AXI_MM2S_araddr(S00_AXI_2_ARADDR),
        .M_AXI_MM2S_arburst(S00_AXI_2_ARBURST),
        .M_AXI_MM2S_arcache(S00_AXI_2_ARCACHE),
        .M_AXI_MM2S_arlen(S00_AXI_2_ARLEN),
        .M_AXI_MM2S_arprot(S00_AXI_2_ARPROT),
        .M_AXI_MM2S_arready(S00_AXI_2_ARREADY),
        .M_AXI_MM2S_arsize(S00_AXI_2_ARSIZE),
        .M_AXI_MM2S_arvalid(S00_AXI_2_ARVALID),
        .M_AXI_MM2S_rdata(S00_AXI_2_RDATA),
        .M_AXI_MM2S_rlast(S00_AXI_2_RLAST),
        .M_AXI_MM2S_rready(S00_AXI_2_RREADY),
        .M_AXI_MM2S_rresp(S00_AXI_2_RRESP),
        .M_AXI_MM2S_rvalid(S00_AXI_2_RVALID),
        .S_AXI_LITE_araddr(axi_cpu_interconnect_M02_AXI_ARADDR),
        .S_AXI_LITE_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .S_AXI_LITE_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .S_AXI_LITE_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR),
        .S_AXI_LITE_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .S_AXI_LITE_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .S_AXI_LITE_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .S_AXI_LITE_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .S_AXI_LITE_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .S_AXI_LITE_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .S_AXI_LITE_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .S_AXI_LITE_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .S_AXI_LITE_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .S_AXI_LITE_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .S_AXI_LITE_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .S_AXI_LITE_wvalid(axi_cpu_interconnect_M02_AXI_WVALID),
        .clk(sys_200m_clk),
        .hdmi_16_data(axi_hdmi_core_hdmi_16_data),
        .hdmi_16_data_e(axi_hdmi_core_hdmi_16_data_e),
        .hdmi_16_hsync(axi_hdmi_core_hdmi_16_hsync),
        .hdmi_16_vsync(axi_hdmi_core_hdmi_16_vsync),
        .hdmi_out_clk(axi_hdmi_core_hdmi_out_clk),
        .mm2s_introut(axi_hdmi_dma_mm2s_introut),
        .s_axi1_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .s_axi1_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .s_axi1_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .s_axi1_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .s_axi1_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .s_axi1_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .s_axi1_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .s_axi1_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .s_axi1_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .s_axi1_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .s_axi1_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .s_axi1_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .s_axi1_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .s_axi1_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .s_axi1_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .s_axi1_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .s_axi1_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .s_axi1_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .s_axi1_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .s_axi_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .s_axi_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .vdma_clk(sys_cpu_clk));
endmodule

module i2c_imp_1BW4ZA2
   (IIC_scl_i,
    IIC_scl_o,
    IIC_scl_t,
    IIC_sda_i,
    IIC_sda_o,
    IIC_sda_t,
    S_AXI1_araddr,
    S_AXI1_arready,
    S_AXI1_arvalid,
    S_AXI1_awaddr,
    S_AXI1_awready,
    S_AXI1_awvalid,
    S_AXI1_bready,
    S_AXI1_bresp,
    S_AXI1_bvalid,
    S_AXI1_rdata,
    S_AXI1_rready,
    S_AXI1_rresp,
    S_AXI1_rvalid,
    S_AXI1_wdata,
    S_AXI1_wready,
    S_AXI1_wstrb,
    S_AXI1_wvalid,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid,
    downstream_scl_I,
    downstream_scl_O,
    downstream_scl_T,
    downstream_sda_I,
    downstream_sda_O,
    downstream_sda_T,
    iic2intc_irpt,
    iic2intc_irpt1,
    s_axi_aclk,
    s_axi_aresetn);
  input IIC_scl_i;
  output IIC_scl_o;
  output IIC_scl_t;
  input IIC_sda_i;
  output IIC_sda_o;
  output IIC_sda_t;
  input [31:0]S_AXI1_araddr;
  output S_AXI1_arready;
  input S_AXI1_arvalid;
  input [31:0]S_AXI1_awaddr;
  output S_AXI1_awready;
  input S_AXI1_awvalid;
  input S_AXI1_bready;
  output [1:0]S_AXI1_bresp;
  output S_AXI1_bvalid;
  output [31:0]S_AXI1_rdata;
  input S_AXI1_rready;
  output [1:0]S_AXI1_rresp;
  output S_AXI1_rvalid;
  input [31:0]S_AXI1_wdata;
  output S_AXI1_wready;
  input [3:0]S_AXI1_wstrb;
  input S_AXI1_wvalid;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;
  input [1:0]downstream_scl_I;
  output [1:0]downstream_scl_O;
  output downstream_scl_T;
  input [1:0]downstream_sda_I;
  output [1:0]downstream_sda_O;
  output downstream_sda_T;
  output iic2intc_irpt;
  output iic2intc_irpt1;
  input s_axi_aclk;
  input [0:0]s_axi_aresetn;

  wire [31:0]axi_cpu_interconnect_M00_AXI_ARADDR;
  wire axi_cpu_interconnect_M00_AXI_ARREADY;
  wire axi_cpu_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_AWADDR;
  wire axi_cpu_interconnect_M00_AXI_AWREADY;
  wire axi_cpu_interconnect_M00_AXI_AWVALID;
  wire axi_cpu_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_BRESP;
  wire axi_cpu_interconnect_M00_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_RDATA;
  wire axi_cpu_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_RRESP;
  wire axi_cpu_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_WDATA;
  wire axi_cpu_interconnect_M00_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M00_AXI_WSTRB;
  wire axi_cpu_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_ARADDR;
  wire axi_cpu_interconnect_M06_AXI_ARREADY;
  wire axi_cpu_interconnect_M06_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_AWADDR;
  wire axi_cpu_interconnect_M06_AXI_AWREADY;
  wire axi_cpu_interconnect_M06_AXI_AWVALID;
  wire axi_cpu_interconnect_M06_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_BRESP;
  wire axi_cpu_interconnect_M06_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_RDATA;
  wire axi_cpu_interconnect_M06_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_RRESP;
  wire axi_cpu_interconnect_M06_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_WDATA;
  wire axi_cpu_interconnect_M06_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M06_AXI_WSTRB;
  wire axi_cpu_interconnect_M06_AXI_WVALID;
  wire axi_iic_fmc_IIC_SCL_I;
  wire axi_iic_fmc_IIC_SCL_O;
  wire axi_iic_fmc_IIC_SCL_T;
  wire axi_iic_fmc_IIC_SDA_I;
  wire axi_iic_fmc_IIC_SDA_O;
  wire axi_iic_fmc_IIC_SDA_T;
  wire axi_iic_fmc_iic2intc_irpt;
  wire axi_iic_main_IIC_SCL_I;
  wire axi_iic_main_IIC_SCL_O;
  wire axi_iic_main_IIC_SCL_T;
  wire axi_iic_main_IIC_SDA_I;
  wire axi_iic_main_IIC_SDA_O;
  wire axi_iic_main_IIC_SDA_T;
  wire axi_iic_main_iic2intc_irpt;
  wire [1:0]iic_mux_scl_i_1;
  wire [1:0]iic_mux_sda_i_1;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;
  wire [1:0]sys_i2c_mixer_downstream_scl_O;
  wire sys_i2c_mixer_downstream_scl_T;
  wire [1:0]sys_i2c_mixer_downstream_sda_O;
  wire sys_i2c_mixer_downstream_sda_T;

  assign IIC_scl_o = axi_iic_fmc_IIC_SCL_O;
  assign IIC_scl_t = axi_iic_fmc_IIC_SCL_T;
  assign IIC_sda_o = axi_iic_fmc_IIC_SDA_O;
  assign IIC_sda_t = axi_iic_fmc_IIC_SDA_T;
  assign S_AXI1_arready = axi_cpu_interconnect_M06_AXI_ARREADY;
  assign S_AXI1_awready = axi_cpu_interconnect_M06_AXI_AWREADY;
  assign S_AXI1_bresp[1:0] = axi_cpu_interconnect_M06_AXI_BRESP;
  assign S_AXI1_bvalid = axi_cpu_interconnect_M06_AXI_BVALID;
  assign S_AXI1_rdata[31:0] = axi_cpu_interconnect_M06_AXI_RDATA;
  assign S_AXI1_rresp[1:0] = axi_cpu_interconnect_M06_AXI_RRESP;
  assign S_AXI1_rvalid = axi_cpu_interconnect_M06_AXI_RVALID;
  assign S_AXI1_wready = axi_cpu_interconnect_M06_AXI_WREADY;
  assign S_AXI_arready = axi_cpu_interconnect_M00_AXI_ARREADY;
  assign S_AXI_awready = axi_cpu_interconnect_M00_AXI_AWREADY;
  assign S_AXI_bresp[1:0] = axi_cpu_interconnect_M00_AXI_BRESP;
  assign S_AXI_bvalid = axi_cpu_interconnect_M00_AXI_BVALID;
  assign S_AXI_rdata[31:0] = axi_cpu_interconnect_M00_AXI_RDATA;
  assign S_AXI_rresp[1:0] = axi_cpu_interconnect_M00_AXI_RRESP;
  assign S_AXI_rvalid = axi_cpu_interconnect_M00_AXI_RVALID;
  assign S_AXI_wready = axi_cpu_interconnect_M00_AXI_WREADY;
  assign axi_cpu_interconnect_M00_AXI_ARADDR = S_AXI_araddr[31:0];
  assign axi_cpu_interconnect_M00_AXI_ARVALID = S_AXI_arvalid;
  assign axi_cpu_interconnect_M00_AXI_AWADDR = S_AXI_awaddr[31:0];
  assign axi_cpu_interconnect_M00_AXI_AWVALID = S_AXI_awvalid;
  assign axi_cpu_interconnect_M00_AXI_BREADY = S_AXI_bready;
  assign axi_cpu_interconnect_M00_AXI_RREADY = S_AXI_rready;
  assign axi_cpu_interconnect_M00_AXI_WDATA = S_AXI_wdata[31:0];
  assign axi_cpu_interconnect_M00_AXI_WSTRB = S_AXI_wstrb[3:0];
  assign axi_cpu_interconnect_M00_AXI_WVALID = S_AXI_wvalid;
  assign axi_cpu_interconnect_M06_AXI_ARADDR = S_AXI1_araddr[31:0];
  assign axi_cpu_interconnect_M06_AXI_ARVALID = S_AXI1_arvalid;
  assign axi_cpu_interconnect_M06_AXI_AWADDR = S_AXI1_awaddr[31:0];
  assign axi_cpu_interconnect_M06_AXI_AWVALID = S_AXI1_awvalid;
  assign axi_cpu_interconnect_M06_AXI_BREADY = S_AXI1_bready;
  assign axi_cpu_interconnect_M06_AXI_RREADY = S_AXI1_rready;
  assign axi_cpu_interconnect_M06_AXI_WDATA = S_AXI1_wdata[31:0];
  assign axi_cpu_interconnect_M06_AXI_WSTRB = S_AXI1_wstrb[3:0];
  assign axi_cpu_interconnect_M06_AXI_WVALID = S_AXI1_wvalid;
  assign axi_iic_fmc_IIC_SCL_I = IIC_scl_i;
  assign axi_iic_fmc_IIC_SDA_I = IIC_sda_i;
  assign downstream_scl_O[1:0] = sys_i2c_mixer_downstream_scl_O;
  assign downstream_scl_T = sys_i2c_mixer_downstream_scl_T;
  assign downstream_sda_O[1:0] = sys_i2c_mixer_downstream_sda_O;
  assign downstream_sda_T = sys_i2c_mixer_downstream_sda_T;
  assign iic2intc_irpt = axi_iic_main_iic2intc_irpt;
  assign iic2intc_irpt1 = axi_iic_fmc_iic2intc_irpt;
  assign iic_mux_scl_i_1 = downstream_scl_I[1:0];
  assign iic_mux_sda_i_1 = downstream_sda_I[1:0];
  assign sys_cpu_clk = s_axi_aclk;
  assign sys_cpu_resetn = s_axi_aresetn[0];
  system_axi_iic_fmc_0 axi_iic_fmc
       (.iic2intc_irpt(axi_iic_fmc_iic2intc_irpt),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M06_AXI_ARADDR[8:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR[8:0]),
        .s_axi_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .scl_i(axi_iic_fmc_IIC_SCL_I),
        .scl_o(axi_iic_fmc_IIC_SCL_O),
        .scl_t(axi_iic_fmc_IIC_SCL_T),
        .sda_i(axi_iic_fmc_IIC_SDA_I),
        .sda_o(axi_iic_fmc_IIC_SDA_O),
        .sda_t(axi_iic_fmc_IIC_SDA_T));
  system_axi_iic_main_0 axi_iic_main
       (.iic2intc_irpt(axi_iic_main_iic2intc_irpt),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M00_AXI_ARADDR[8:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR[8:0]),
        .s_axi_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .scl_i(axi_iic_main_IIC_SCL_I),
        .scl_o(axi_iic_main_IIC_SCL_O),
        .scl_t(axi_iic_main_IIC_SCL_T),
        .sda_i(axi_iic_main_IIC_SDA_I),
        .sda_o(axi_iic_main_IIC_SDA_O),
        .sda_t(axi_iic_main_IIC_SDA_T));
  system_sys_i2c_mixer_0 sys_i2c_mixer
       (.downstream_scl_I(iic_mux_scl_i_1),
        .downstream_scl_O(sys_i2c_mixer_downstream_scl_O),
        .downstream_scl_T(sys_i2c_mixer_downstream_scl_T),
        .downstream_sda_I(iic_mux_sda_i_1),
        .downstream_sda_O(sys_i2c_mixer_downstream_sda_O),
        .downstream_sda_T(sys_i2c_mixer_downstream_sda_T),
        .upstream_scl_I(axi_iic_main_IIC_SCL_O),
        .upstream_scl_O(axi_iic_main_IIC_SCL_I),
        .upstream_scl_T(axi_iic_main_IIC_SCL_T),
        .upstream_sda_I(axi_iic_main_IIC_SDA_O),
        .upstream_sda_O(axi_iic_main_IIC_SDA_I),
        .upstream_sda_T(axi_iic_main_IIC_SDA_T));
endmodule

module image_processing_imp_5RTQ82
   (M_AXI_MM2S_araddr,
    M_AXI_MM2S_arburst,
    M_AXI_MM2S_arcache,
    M_AXI_MM2S_arlen,
    M_AXI_MM2S_arprot,
    M_AXI_MM2S_arready,
    M_AXI_MM2S_arsize,
    M_AXI_MM2S_arvalid,
    M_AXI_MM2S_rdata,
    M_AXI_MM2S_rlast,
    M_AXI_MM2S_rready,
    M_AXI_MM2S_rresp,
    M_AXI_MM2S_rvalid,
    M_AXI_S2MM_awaddr,
    M_AXI_S2MM_awburst,
    M_AXI_S2MM_awcache,
    M_AXI_S2MM_awlen,
    M_AXI_S2MM_awprot,
    M_AXI_S2MM_awready,
    M_AXI_S2MM_awsize,
    M_AXI_S2MM_awvalid,
    M_AXI_S2MM_bready,
    M_AXI_S2MM_bresp,
    M_AXI_S2MM_bvalid,
    M_AXI_S2MM_wdata,
    M_AXI_S2MM_wlast,
    M_AXI_S2MM_wready,
    M_AXI_S2MM_wstrb,
    M_AXI_S2MM_wvalid,
    S_AXI_LITE_araddr,
    S_AXI_LITE_arready,
    S_AXI_LITE_arvalid,
    S_AXI_LITE_awaddr,
    S_AXI_LITE_awready,
    S_AXI_LITE_awvalid,
    S_AXI_LITE_bready,
    S_AXI_LITE_bresp,
    S_AXI_LITE_bvalid,
    S_AXI_LITE_rdata,
    S_AXI_LITE_rready,
    S_AXI_LITE_rresp,
    S_AXI_LITE_rvalid,
    S_AXI_LITE_wdata,
    S_AXI_LITE_wready,
    S_AXI_LITE_wvalid,
    ap_clk,
    ap_rst_n,
    interrupt,
    interrupt1,
    m_axi_MASTER_BUS_araddr,
    m_axi_MASTER_BUS_arburst,
    m_axi_MASTER_BUS_arcache,
    m_axi_MASTER_BUS_arlen,
    m_axi_MASTER_BUS_arlock,
    m_axi_MASTER_BUS_arprot,
    m_axi_MASTER_BUS_arqos,
    m_axi_MASTER_BUS_arready,
    m_axi_MASTER_BUS_arregion,
    m_axi_MASTER_BUS_arsize,
    m_axi_MASTER_BUS_arvalid,
    m_axi_MASTER_BUS_awaddr,
    m_axi_MASTER_BUS_awburst,
    m_axi_MASTER_BUS_awcache,
    m_axi_MASTER_BUS_awlen,
    m_axi_MASTER_BUS_awlock,
    m_axi_MASTER_BUS_awprot,
    m_axi_MASTER_BUS_awqos,
    m_axi_MASTER_BUS_awready,
    m_axi_MASTER_BUS_awregion,
    m_axi_MASTER_BUS_awsize,
    m_axi_MASTER_BUS_awvalid,
    m_axi_MASTER_BUS_bready,
    m_axi_MASTER_BUS_bresp,
    m_axi_MASTER_BUS_bvalid,
    m_axi_MASTER_BUS_rdata,
    m_axi_MASTER_BUS_rlast,
    m_axi_MASTER_BUS_rready,
    m_axi_MASTER_BUS_rresp,
    m_axi_MASTER_BUS_rvalid,
    m_axi_MASTER_BUS_wdata,
    m_axi_MASTER_BUS_wlast,
    m_axi_MASTER_BUS_wready,
    m_axi_MASTER_BUS_wstrb,
    m_axi_MASTER_BUS_wvalid,
    mm2s_introut,
    s2mm_introut,
    s_axi_AXILiteS_araddr,
    s_axi_AXILiteS_arready,
    s_axi_AXILiteS_arvalid,
    s_axi_AXILiteS_awaddr,
    s_axi_AXILiteS_awready,
    s_axi_AXILiteS_awvalid,
    s_axi_AXILiteS_bready,
    s_axi_AXILiteS_bresp,
    s_axi_AXILiteS_bvalid,
    s_axi_AXILiteS_rdata,
    s_axi_AXILiteS_rready,
    s_axi_AXILiteS_rresp,
    s_axi_AXILiteS_rvalid,
    s_axi_AXILiteS_wdata,
    s_axi_AXILiteS_wready,
    s_axi_AXILiteS_wstrb,
    s_axi_AXILiteS_wvalid,
    s_axi_CONTROL_BUS_araddr,
    s_axi_CONTROL_BUS_arready,
    s_axi_CONTROL_BUS_arvalid,
    s_axi_CONTROL_BUS_awaddr,
    s_axi_CONTROL_BUS_awready,
    s_axi_CONTROL_BUS_awvalid,
    s_axi_CONTROL_BUS_bready,
    s_axi_CONTROL_BUS_bresp,
    s_axi_CONTROL_BUS_bvalid,
    s_axi_CONTROL_BUS_rdata,
    s_axi_CONTROL_BUS_rready,
    s_axi_CONTROL_BUS_rresp,
    s_axi_CONTROL_BUS_rvalid,
    s_axi_CONTROL_BUS_wdata,
    s_axi_CONTROL_BUS_wready,
    s_axi_CONTROL_BUS_wstrb,
    s_axi_CONTROL_BUS_wvalid,
    s_axi_CTRL_BUS_araddr,
    s_axi_CTRL_BUS_arready,
    s_axi_CTRL_BUS_arvalid,
    s_axi_CTRL_BUS_awaddr,
    s_axi_CTRL_BUS_awready,
    s_axi_CTRL_BUS_awvalid,
    s_axi_CTRL_BUS_bready,
    s_axi_CTRL_BUS_bresp,
    s_axi_CTRL_BUS_bvalid,
    s_axi_CTRL_BUS_rdata,
    s_axi_CTRL_BUS_rready,
    s_axi_CTRL_BUS_rresp,
    s_axi_CTRL_BUS_rvalid,
    s_axi_CTRL_BUS_wdata,
    s_axi_CTRL_BUS_wready,
    s_axi_CTRL_BUS_wstrb,
    s_axi_CTRL_BUS_wvalid);
  output [31:0]M_AXI_MM2S_araddr;
  output [1:0]M_AXI_MM2S_arburst;
  output [3:0]M_AXI_MM2S_arcache;
  output [7:0]M_AXI_MM2S_arlen;
  output [2:0]M_AXI_MM2S_arprot;
  input M_AXI_MM2S_arready;
  output [2:0]M_AXI_MM2S_arsize;
  output M_AXI_MM2S_arvalid;
  input [31:0]M_AXI_MM2S_rdata;
  input M_AXI_MM2S_rlast;
  output M_AXI_MM2S_rready;
  input [1:0]M_AXI_MM2S_rresp;
  input M_AXI_MM2S_rvalid;
  output [31:0]M_AXI_S2MM_awaddr;
  output [1:0]M_AXI_S2MM_awburst;
  output [3:0]M_AXI_S2MM_awcache;
  output [7:0]M_AXI_S2MM_awlen;
  output [2:0]M_AXI_S2MM_awprot;
  input M_AXI_S2MM_awready;
  output [2:0]M_AXI_S2MM_awsize;
  output M_AXI_S2MM_awvalid;
  output M_AXI_S2MM_bready;
  input [1:0]M_AXI_S2MM_bresp;
  input M_AXI_S2MM_bvalid;
  output [31:0]M_AXI_S2MM_wdata;
  output M_AXI_S2MM_wlast;
  input M_AXI_S2MM_wready;
  output [3:0]M_AXI_S2MM_wstrb;
  output M_AXI_S2MM_wvalid;
  input [31:0]S_AXI_LITE_araddr;
  output [0:0]S_AXI_LITE_arready;
  input [0:0]S_AXI_LITE_arvalid;
  input [31:0]S_AXI_LITE_awaddr;
  output [0:0]S_AXI_LITE_awready;
  input [0:0]S_AXI_LITE_awvalid;
  input [0:0]S_AXI_LITE_bready;
  output [1:0]S_AXI_LITE_bresp;
  output [0:0]S_AXI_LITE_bvalid;
  output [31:0]S_AXI_LITE_rdata;
  input [0:0]S_AXI_LITE_rready;
  output [1:0]S_AXI_LITE_rresp;
  output [0:0]S_AXI_LITE_rvalid;
  input [31:0]S_AXI_LITE_wdata;
  output [0:0]S_AXI_LITE_wready;
  input [0:0]S_AXI_LITE_wvalid;
  input ap_clk;
  input [0:0]ap_rst_n;
  output interrupt;
  output interrupt1;
  output [31:0]m_axi_MASTER_BUS_araddr;
  output [1:0]m_axi_MASTER_BUS_arburst;
  output [3:0]m_axi_MASTER_BUS_arcache;
  output [7:0]m_axi_MASTER_BUS_arlen;
  output [1:0]m_axi_MASTER_BUS_arlock;
  output [2:0]m_axi_MASTER_BUS_arprot;
  output [3:0]m_axi_MASTER_BUS_arqos;
  input m_axi_MASTER_BUS_arready;
  output [3:0]m_axi_MASTER_BUS_arregion;
  output [2:0]m_axi_MASTER_BUS_arsize;
  output m_axi_MASTER_BUS_arvalid;
  output [31:0]m_axi_MASTER_BUS_awaddr;
  output [1:0]m_axi_MASTER_BUS_awburst;
  output [3:0]m_axi_MASTER_BUS_awcache;
  output [7:0]m_axi_MASTER_BUS_awlen;
  output [1:0]m_axi_MASTER_BUS_awlock;
  output [2:0]m_axi_MASTER_BUS_awprot;
  output [3:0]m_axi_MASTER_BUS_awqos;
  input m_axi_MASTER_BUS_awready;
  output [3:0]m_axi_MASTER_BUS_awregion;
  output [2:0]m_axi_MASTER_BUS_awsize;
  output m_axi_MASTER_BUS_awvalid;
  output m_axi_MASTER_BUS_bready;
  input [1:0]m_axi_MASTER_BUS_bresp;
  input m_axi_MASTER_BUS_bvalid;
  input [31:0]m_axi_MASTER_BUS_rdata;
  input m_axi_MASTER_BUS_rlast;
  output m_axi_MASTER_BUS_rready;
  input [1:0]m_axi_MASTER_BUS_rresp;
  input m_axi_MASTER_BUS_rvalid;
  output [31:0]m_axi_MASTER_BUS_wdata;
  output m_axi_MASTER_BUS_wlast;
  input m_axi_MASTER_BUS_wready;
  output [3:0]m_axi_MASTER_BUS_wstrb;
  output m_axi_MASTER_BUS_wvalid;
  output mm2s_introut;
  output s2mm_introut;
  input [31:0]s_axi_AXILiteS_araddr;
  output [0:0]s_axi_AXILiteS_arready;
  input [0:0]s_axi_AXILiteS_arvalid;
  input [31:0]s_axi_AXILiteS_awaddr;
  output [0:0]s_axi_AXILiteS_awready;
  input [0:0]s_axi_AXILiteS_awvalid;
  input [0:0]s_axi_AXILiteS_bready;
  output [1:0]s_axi_AXILiteS_bresp;
  output [0:0]s_axi_AXILiteS_bvalid;
  output [31:0]s_axi_AXILiteS_rdata;
  input [0:0]s_axi_AXILiteS_rready;
  output [1:0]s_axi_AXILiteS_rresp;
  output [0:0]s_axi_AXILiteS_rvalid;
  input [31:0]s_axi_AXILiteS_wdata;
  output [0:0]s_axi_AXILiteS_wready;
  input [3:0]s_axi_AXILiteS_wstrb;
  input [0:0]s_axi_AXILiteS_wvalid;
  input [31:0]s_axi_CONTROL_BUS_araddr;
  output [0:0]s_axi_CONTROL_BUS_arready;
  input [0:0]s_axi_CONTROL_BUS_arvalid;
  input [31:0]s_axi_CONTROL_BUS_awaddr;
  output [0:0]s_axi_CONTROL_BUS_awready;
  input [0:0]s_axi_CONTROL_BUS_awvalid;
  input [0:0]s_axi_CONTROL_BUS_bready;
  output [1:0]s_axi_CONTROL_BUS_bresp;
  output [0:0]s_axi_CONTROL_BUS_bvalid;
  output [31:0]s_axi_CONTROL_BUS_rdata;
  input [0:0]s_axi_CONTROL_BUS_rready;
  output [1:0]s_axi_CONTROL_BUS_rresp;
  output [0:0]s_axi_CONTROL_BUS_rvalid;
  input [31:0]s_axi_CONTROL_BUS_wdata;
  output [0:0]s_axi_CONTROL_BUS_wready;
  input [3:0]s_axi_CONTROL_BUS_wstrb;
  input [0:0]s_axi_CONTROL_BUS_wvalid;
  input [31:0]s_axi_CTRL_BUS_araddr;
  output [0:0]s_axi_CTRL_BUS_arready;
  input [0:0]s_axi_CTRL_BUS_arvalid;
  input [31:0]s_axi_CTRL_BUS_awaddr;
  output [0:0]s_axi_CTRL_BUS_awready;
  input [0:0]s_axi_CTRL_BUS_awvalid;
  input [0:0]s_axi_CTRL_BUS_bready;
  output [1:0]s_axi_CTRL_BUS_bresp;
  output [0:0]s_axi_CTRL_BUS_bvalid;
  output [31:0]s_axi_CTRL_BUS_rdata;
  input [0:0]s_axi_CTRL_BUS_rready;
  output [1:0]s_axi_CTRL_BUS_rresp;
  output [0:0]s_axi_CTRL_BUS_rvalid;
  input [31:0]s_axi_CTRL_BUS_wdata;
  output [0:0]s_axi_CTRL_BUS_wready;
  input [3:0]s_axi_CTRL_BUS_wstrb;
  input [0:0]s_axi_CTRL_BUS_wvalid;

  wire [31:0]axi_cpu_interconnect_M07_AXI_ARADDR;
  wire axi_cpu_interconnect_M07_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_AWADDR;
  wire axi_cpu_interconnect_M07_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M07_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_BRESP;
  wire axi_cpu_interconnect_M07_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M07_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_RRESP;
  wire axi_cpu_interconnect_M07_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_WDATA;
  wire axi_cpu_interconnect_M07_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M07_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M07_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_ARADDR;
  wire axi_cpu_interconnect_M08_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_AWADDR;
  wire axi_cpu_interconnect_M08_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M08_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_BRESP;
  wire axi_cpu_interconnect_M08_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M08_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_RRESP;
  wire axi_cpu_interconnect_M08_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_WDATA;
  wire axi_cpu_interconnect_M08_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M08_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M08_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_ARADDR;
  wire axi_cpu_interconnect_M09_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_AWADDR;
  wire axi_cpu_interconnect_M09_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M09_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_BRESP;
  wire axi_cpu_interconnect_M09_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M09_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_RRESP;
  wire axi_cpu_interconnect_M09_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_WDATA;
  wire axi_cpu_interconnect_M09_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M09_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M09_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_ARADDR;
  wire axi_cpu_interconnect_M10_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_AWADDR;
  wire axi_cpu_interconnect_M10_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M10_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_BRESP;
  wire axi_cpu_interconnect_M10_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M10_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_RRESP;
  wire axi_cpu_interconnect_M10_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_WDATA;
  wire axi_cpu_interconnect_M10_AXI_WREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_WVALID;
  wire [7:0]axi_vdma_0_M_AXIS_MM2S_TDATA;
  wire [0:0]axi_vdma_0_M_AXIS_MM2S_TKEEP;
  wire axi_vdma_0_M_AXIS_MM2S_TLAST;
  wire axi_vdma_0_M_AXIS_MM2S_TREADY;
  wire [0:0]axi_vdma_0_M_AXIS_MM2S_TUSER;
  wire axi_vdma_0_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_vdma_0_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_vdma_0_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARPROT;
  wire axi_vdma_0_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARSIZE;
  wire axi_vdma_0_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_RDATA;
  wire axi_vdma_0_M_AXI_MM2S_RLAST;
  wire axi_vdma_0_M_AXI_MM2S_RREADY;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_RRESP;
  wire axi_vdma_0_M_AXI_MM2S_RVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_vdma_0_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWPROT;
  wire axi_vdma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWSIZE;
  wire axi_vdma_0_M_AXI_S2MM_AWVALID;
  wire axi_vdma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_BRESP;
  wire axi_vdma_0_M_AXI_S2MM_BVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_WDATA;
  wire axi_vdma_0_M_AXI_S2MM_WLAST;
  wire axi_vdma_0_M_AXI_S2MM_WREADY;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_WSTRB;
  wire axi_vdma_0_M_AXI_S2MM_WVALID;
  wire axi_vdma_0_mm2s_introut;
  wire axi_vdma_0_s2mm_introut;
  wire disparity_pixel_coprocessor_0_interrupt;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID;
  wire morphological_filter_0_interrupt;
  wire [7:0]morphological_filter_0_video_out_TDATA;
  wire [0:0]morphological_filter_0_video_out_TKEEP;
  wire [0:0]morphological_filter_0_video_out_TLAST;
  wire morphological_filter_0_video_out_TREADY;
  wire [0:0]morphological_filter_0_video_out_TUSER;
  wire morphological_filter_0_video_out_TVALID;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;

  assign M_AXI_MM2S_araddr[31:0] = axi_vdma_0_M_AXI_MM2S_ARADDR;
  assign M_AXI_MM2S_arburst[1:0] = axi_vdma_0_M_AXI_MM2S_ARBURST;
  assign M_AXI_MM2S_arcache[3:0] = axi_vdma_0_M_AXI_MM2S_ARCACHE;
  assign M_AXI_MM2S_arlen[7:0] = axi_vdma_0_M_AXI_MM2S_ARLEN;
  assign M_AXI_MM2S_arprot[2:0] = axi_vdma_0_M_AXI_MM2S_ARPROT;
  assign M_AXI_MM2S_arsize[2:0] = axi_vdma_0_M_AXI_MM2S_ARSIZE;
  assign M_AXI_MM2S_arvalid = axi_vdma_0_M_AXI_MM2S_ARVALID;
  assign M_AXI_MM2S_rready = axi_vdma_0_M_AXI_MM2S_RREADY;
  assign M_AXI_S2MM_awaddr[31:0] = axi_vdma_0_M_AXI_S2MM_AWADDR;
  assign M_AXI_S2MM_awburst[1:0] = axi_vdma_0_M_AXI_S2MM_AWBURST;
  assign M_AXI_S2MM_awcache[3:0] = axi_vdma_0_M_AXI_S2MM_AWCACHE;
  assign M_AXI_S2MM_awlen[7:0] = axi_vdma_0_M_AXI_S2MM_AWLEN;
  assign M_AXI_S2MM_awprot[2:0] = axi_vdma_0_M_AXI_S2MM_AWPROT;
  assign M_AXI_S2MM_awsize[2:0] = axi_vdma_0_M_AXI_S2MM_AWSIZE;
  assign M_AXI_S2MM_awvalid = axi_vdma_0_M_AXI_S2MM_AWVALID;
  assign M_AXI_S2MM_bready = axi_vdma_0_M_AXI_S2MM_BREADY;
  assign M_AXI_S2MM_wdata[31:0] = axi_vdma_0_M_AXI_S2MM_WDATA;
  assign M_AXI_S2MM_wlast = axi_vdma_0_M_AXI_S2MM_WLAST;
  assign M_AXI_S2MM_wstrb[3:0] = axi_vdma_0_M_AXI_S2MM_WSTRB;
  assign M_AXI_S2MM_wvalid = axi_vdma_0_M_AXI_S2MM_WVALID;
  assign S_AXI_LITE_arready[0] = axi_cpu_interconnect_M10_AXI_ARREADY;
  assign S_AXI_LITE_awready[0] = axi_cpu_interconnect_M10_AXI_AWREADY;
  assign S_AXI_LITE_bresp[1:0] = axi_cpu_interconnect_M10_AXI_BRESP;
  assign S_AXI_LITE_bvalid[0] = axi_cpu_interconnect_M10_AXI_BVALID;
  assign S_AXI_LITE_rdata[31:0] = axi_cpu_interconnect_M10_AXI_RDATA;
  assign S_AXI_LITE_rresp[1:0] = axi_cpu_interconnect_M10_AXI_RRESP;
  assign S_AXI_LITE_rvalid[0] = axi_cpu_interconnect_M10_AXI_RVALID;
  assign S_AXI_LITE_wready[0] = axi_cpu_interconnect_M10_AXI_WREADY;
  assign axi_cpu_interconnect_M07_AXI_ARADDR = s_axi_AXILiteS_araddr[31:0];
  assign axi_cpu_interconnect_M07_AXI_ARVALID = s_axi_AXILiteS_arvalid[0];
  assign axi_cpu_interconnect_M07_AXI_AWADDR = s_axi_AXILiteS_awaddr[31:0];
  assign axi_cpu_interconnect_M07_AXI_AWVALID = s_axi_AXILiteS_awvalid[0];
  assign axi_cpu_interconnect_M07_AXI_BREADY = s_axi_AXILiteS_bready[0];
  assign axi_cpu_interconnect_M07_AXI_RREADY = s_axi_AXILiteS_rready[0];
  assign axi_cpu_interconnect_M07_AXI_WDATA = s_axi_AXILiteS_wdata[31:0];
  assign axi_cpu_interconnect_M07_AXI_WSTRB = s_axi_AXILiteS_wstrb[3:0];
  assign axi_cpu_interconnect_M07_AXI_WVALID = s_axi_AXILiteS_wvalid[0];
  assign axi_cpu_interconnect_M08_AXI_ARADDR = s_axi_CTRL_BUS_araddr[31:0];
  assign axi_cpu_interconnect_M08_AXI_ARVALID = s_axi_CTRL_BUS_arvalid[0];
  assign axi_cpu_interconnect_M08_AXI_AWADDR = s_axi_CTRL_BUS_awaddr[31:0];
  assign axi_cpu_interconnect_M08_AXI_AWVALID = s_axi_CTRL_BUS_awvalid[0];
  assign axi_cpu_interconnect_M08_AXI_BREADY = s_axi_CTRL_BUS_bready[0];
  assign axi_cpu_interconnect_M08_AXI_RREADY = s_axi_CTRL_BUS_rready[0];
  assign axi_cpu_interconnect_M08_AXI_WDATA = s_axi_CTRL_BUS_wdata[31:0];
  assign axi_cpu_interconnect_M08_AXI_WSTRB = s_axi_CTRL_BUS_wstrb[3:0];
  assign axi_cpu_interconnect_M08_AXI_WVALID = s_axi_CTRL_BUS_wvalid[0];
  assign axi_cpu_interconnect_M09_AXI_ARADDR = s_axi_CONTROL_BUS_araddr[31:0];
  assign axi_cpu_interconnect_M09_AXI_ARVALID = s_axi_CONTROL_BUS_arvalid[0];
  assign axi_cpu_interconnect_M09_AXI_AWADDR = s_axi_CONTROL_BUS_awaddr[31:0];
  assign axi_cpu_interconnect_M09_AXI_AWVALID = s_axi_CONTROL_BUS_awvalid[0];
  assign axi_cpu_interconnect_M09_AXI_BREADY = s_axi_CONTROL_BUS_bready[0];
  assign axi_cpu_interconnect_M09_AXI_RREADY = s_axi_CONTROL_BUS_rready[0];
  assign axi_cpu_interconnect_M09_AXI_WDATA = s_axi_CONTROL_BUS_wdata[31:0];
  assign axi_cpu_interconnect_M09_AXI_WSTRB = s_axi_CONTROL_BUS_wstrb[3:0];
  assign axi_cpu_interconnect_M09_AXI_WVALID = s_axi_CONTROL_BUS_wvalid[0];
  assign axi_cpu_interconnect_M10_AXI_ARADDR = S_AXI_LITE_araddr[31:0];
  assign axi_cpu_interconnect_M10_AXI_ARVALID = S_AXI_LITE_arvalid[0];
  assign axi_cpu_interconnect_M10_AXI_AWADDR = S_AXI_LITE_awaddr[31:0];
  assign axi_cpu_interconnect_M10_AXI_AWVALID = S_AXI_LITE_awvalid[0];
  assign axi_cpu_interconnect_M10_AXI_BREADY = S_AXI_LITE_bready[0];
  assign axi_cpu_interconnect_M10_AXI_RREADY = S_AXI_LITE_rready[0];
  assign axi_cpu_interconnect_M10_AXI_WDATA = S_AXI_LITE_wdata[31:0];
  assign axi_cpu_interconnect_M10_AXI_WVALID = S_AXI_LITE_wvalid[0];
  assign axi_vdma_0_M_AXI_MM2S_ARREADY = M_AXI_MM2S_arready;
  assign axi_vdma_0_M_AXI_MM2S_RDATA = M_AXI_MM2S_rdata[31:0];
  assign axi_vdma_0_M_AXI_MM2S_RLAST = M_AXI_MM2S_rlast;
  assign axi_vdma_0_M_AXI_MM2S_RRESP = M_AXI_MM2S_rresp[1:0];
  assign axi_vdma_0_M_AXI_MM2S_RVALID = M_AXI_MM2S_rvalid;
  assign axi_vdma_0_M_AXI_S2MM_AWREADY = M_AXI_S2MM_awready;
  assign axi_vdma_0_M_AXI_S2MM_BRESP = M_AXI_S2MM_bresp[1:0];
  assign axi_vdma_0_M_AXI_S2MM_BVALID = M_AXI_S2MM_bvalid;
  assign axi_vdma_0_M_AXI_S2MM_WREADY = M_AXI_S2MM_wready;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY = m_axi_MASTER_BUS_arready;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY = m_axi_MASTER_BUS_awready;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP = m_axi_MASTER_BUS_bresp[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID = m_axi_MASTER_BUS_bvalid;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA = m_axi_MASTER_BUS_rdata[31:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST = m_axi_MASTER_BUS_rlast;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP = m_axi_MASTER_BUS_rresp[1:0];
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID = m_axi_MASTER_BUS_rvalid;
  assign disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY = m_axi_MASTER_BUS_wready;
  assign interrupt = disparity_pixel_coprocessor_0_interrupt;
  assign interrupt1 = morphological_filter_0_interrupt;
  assign m_axi_MASTER_BUS_araddr[31:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR;
  assign m_axi_MASTER_BUS_arburst[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST;
  assign m_axi_MASTER_BUS_arcache[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE;
  assign m_axi_MASTER_BUS_arlen[7:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN;
  assign m_axi_MASTER_BUS_arlock[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK;
  assign m_axi_MASTER_BUS_arprot[2:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT;
  assign m_axi_MASTER_BUS_arqos[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS;
  assign m_axi_MASTER_BUS_arregion[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION;
  assign m_axi_MASTER_BUS_arsize[2:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE;
  assign m_axi_MASTER_BUS_arvalid = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID;
  assign m_axi_MASTER_BUS_awaddr[31:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR;
  assign m_axi_MASTER_BUS_awburst[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST;
  assign m_axi_MASTER_BUS_awcache[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE;
  assign m_axi_MASTER_BUS_awlen[7:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN;
  assign m_axi_MASTER_BUS_awlock[1:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK;
  assign m_axi_MASTER_BUS_awprot[2:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT;
  assign m_axi_MASTER_BUS_awqos[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS;
  assign m_axi_MASTER_BUS_awregion[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION;
  assign m_axi_MASTER_BUS_awsize[2:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE;
  assign m_axi_MASTER_BUS_awvalid = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID;
  assign m_axi_MASTER_BUS_bready = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY;
  assign m_axi_MASTER_BUS_rready = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY;
  assign m_axi_MASTER_BUS_wdata[31:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA;
  assign m_axi_MASTER_BUS_wlast = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST;
  assign m_axi_MASTER_BUS_wstrb[3:0] = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB;
  assign m_axi_MASTER_BUS_wvalid = disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID;
  assign mm2s_introut = axi_vdma_0_mm2s_introut;
  assign s2mm_introut = axi_vdma_0_s2mm_introut;
  assign s_axi_AXILiteS_arready[0] = axi_cpu_interconnect_M07_AXI_ARREADY;
  assign s_axi_AXILiteS_awready[0] = axi_cpu_interconnect_M07_AXI_AWREADY;
  assign s_axi_AXILiteS_bresp[1:0] = axi_cpu_interconnect_M07_AXI_BRESP;
  assign s_axi_AXILiteS_bvalid[0] = axi_cpu_interconnect_M07_AXI_BVALID;
  assign s_axi_AXILiteS_rdata[31:0] = axi_cpu_interconnect_M07_AXI_RDATA;
  assign s_axi_AXILiteS_rresp[1:0] = axi_cpu_interconnect_M07_AXI_RRESP;
  assign s_axi_AXILiteS_rvalid[0] = axi_cpu_interconnect_M07_AXI_RVALID;
  assign s_axi_AXILiteS_wready[0] = axi_cpu_interconnect_M07_AXI_WREADY;
  assign s_axi_CONTROL_BUS_arready[0] = axi_cpu_interconnect_M09_AXI_ARREADY;
  assign s_axi_CONTROL_BUS_awready[0] = axi_cpu_interconnect_M09_AXI_AWREADY;
  assign s_axi_CONTROL_BUS_bresp[1:0] = axi_cpu_interconnect_M09_AXI_BRESP;
  assign s_axi_CONTROL_BUS_bvalid[0] = axi_cpu_interconnect_M09_AXI_BVALID;
  assign s_axi_CONTROL_BUS_rdata[31:0] = axi_cpu_interconnect_M09_AXI_RDATA;
  assign s_axi_CONTROL_BUS_rresp[1:0] = axi_cpu_interconnect_M09_AXI_RRESP;
  assign s_axi_CONTROL_BUS_rvalid[0] = axi_cpu_interconnect_M09_AXI_RVALID;
  assign s_axi_CONTROL_BUS_wready[0] = axi_cpu_interconnect_M09_AXI_WREADY;
  assign s_axi_CTRL_BUS_arready[0] = axi_cpu_interconnect_M08_AXI_ARREADY;
  assign s_axi_CTRL_BUS_awready[0] = axi_cpu_interconnect_M08_AXI_AWREADY;
  assign s_axi_CTRL_BUS_bresp[1:0] = axi_cpu_interconnect_M08_AXI_BRESP;
  assign s_axi_CTRL_BUS_bvalid[0] = axi_cpu_interconnect_M08_AXI_BVALID;
  assign s_axi_CTRL_BUS_rdata[31:0] = axi_cpu_interconnect_M08_AXI_RDATA;
  assign s_axi_CTRL_BUS_rresp[1:0] = axi_cpu_interconnect_M08_AXI_RRESP;
  assign s_axi_CTRL_BUS_rvalid[0] = axi_cpu_interconnect_M08_AXI_RVALID;
  assign s_axi_CTRL_BUS_wready[0] = axi_cpu_interconnect_M08_AXI_WREADY;
  assign sys_cpu_clk = ap_clk;
  assign sys_cpu_resetn = ap_rst_n[0];
  system_axi_vdma_0_1 axi_vdma_0
       (.axi_resetn(sys_cpu_resetn),
        .m_axi_mm2s_aclk(sys_cpu_clk),
        .m_axi_mm2s_araddr(axi_vdma_0_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_vdma_0_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_vdma_0_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_vdma_0_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_vdma_0_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_vdma_0_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_vdma_0_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_vdma_0_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_vdma_0_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_vdma_0_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_vdma_0_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_vdma_0_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_vdma_0_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(sys_cpu_clk),
        .m_axi_s2mm_awaddr(axi_vdma_0_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_vdma_0_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_vdma_0_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_vdma_0_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_vdma_0_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_vdma_0_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_vdma_0_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_vdma_0_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_vdma_0_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_vdma_0_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_vdma_0_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_vdma_0_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_vdma_0_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_vdma_0_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_vdma_0_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_vdma_0_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_aclk(sys_cpu_clk),
        .m_axis_mm2s_tdata(axi_vdma_0_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tkeep(axi_vdma_0_M_AXIS_MM2S_TKEEP),
        .m_axis_mm2s_tlast(axi_vdma_0_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_vdma_0_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tuser(axi_vdma_0_M_AXIS_MM2S_TUSER),
        .m_axis_mm2s_tvalid(axi_vdma_0_M_AXIS_MM2S_TVALID),
        .mm2s_introut(axi_vdma_0_mm2s_introut),
        .s2mm_introut(axi_vdma_0_s2mm_introut),
        .s_axi_lite_aclk(sys_cpu_clk),
        .s_axi_lite_araddr(axi_cpu_interconnect_M10_AXI_ARADDR[8:0]),
        .s_axi_lite_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .s_axi_lite_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .s_axi_lite_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR[8:0]),
        .s_axi_lite_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .s_axi_lite_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .s_axi_lite_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .s_axi_lite_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .s_axi_lite_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .s_axi_lite_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .s_axi_lite_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .s_axi_lite_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .s_axi_lite_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .s_axi_lite_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .s_axi_lite_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .s_axi_lite_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .s_axis_s2mm_aclk(sys_cpu_clk),
        .s_axis_s2mm_tdata(morphological_filter_0_video_out_TDATA),
        .s_axis_s2mm_tkeep(morphological_filter_0_video_out_TKEEP),
        .s_axis_s2mm_tlast(morphological_filter_0_video_out_TLAST),
        .s_axis_s2mm_tready(morphological_filter_0_video_out_TREADY),
        .s_axis_s2mm_tuser(morphological_filter_0_video_out_TUSER),
        .s_axis_s2mm_tvalid(morphological_filter_0_video_out_TVALID));
  system_disparity_pixel_coprocessor_0_0 disparity_pixel_coprocessor_0
       (.ap_clk(sys_cpu_clk),
        .ap_rst_n(sys_cpu_resetn),
        .interrupt(disparity_pixel_coprocessor_0_interrupt),
        .m_axi_MASTER_BUS_ARADDR(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR),
        .m_axi_MASTER_BUS_ARBURST(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST),
        .m_axi_MASTER_BUS_ARCACHE(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE),
        .m_axi_MASTER_BUS_ARLEN(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN),
        .m_axi_MASTER_BUS_ARLOCK(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK),
        .m_axi_MASTER_BUS_ARPROT(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT),
        .m_axi_MASTER_BUS_ARQOS(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS),
        .m_axi_MASTER_BUS_ARREADY(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY),
        .m_axi_MASTER_BUS_ARREGION(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION),
        .m_axi_MASTER_BUS_ARSIZE(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE),
        .m_axi_MASTER_BUS_ARVALID(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID),
        .m_axi_MASTER_BUS_AWADDR(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR),
        .m_axi_MASTER_BUS_AWBURST(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST),
        .m_axi_MASTER_BUS_AWCACHE(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE),
        .m_axi_MASTER_BUS_AWLEN(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN),
        .m_axi_MASTER_BUS_AWLOCK(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK),
        .m_axi_MASTER_BUS_AWPROT(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT),
        .m_axi_MASTER_BUS_AWQOS(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS),
        .m_axi_MASTER_BUS_AWREADY(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY),
        .m_axi_MASTER_BUS_AWREGION(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION),
        .m_axi_MASTER_BUS_AWSIZE(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE),
        .m_axi_MASTER_BUS_AWVALID(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID),
        .m_axi_MASTER_BUS_BREADY(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY),
        .m_axi_MASTER_BUS_BRESP(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP),
        .m_axi_MASTER_BUS_BVALID(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID),
        .m_axi_MASTER_BUS_RDATA(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA),
        .m_axi_MASTER_BUS_RLAST(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST),
        .m_axi_MASTER_BUS_RREADY(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY),
        .m_axi_MASTER_BUS_RRESP(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP),
        .m_axi_MASTER_BUS_RVALID(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID),
        .m_axi_MASTER_BUS_WDATA(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA),
        .m_axi_MASTER_BUS_WLAST(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST),
        .m_axi_MASTER_BUS_WREADY(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY),
        .m_axi_MASTER_BUS_WSTRB(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB),
        .m_axi_MASTER_BUS_WVALID(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID),
        .s_axi_AXILiteS_ARADDR(axi_cpu_interconnect_M07_AXI_ARADDR[5:0]),
        .s_axi_AXILiteS_ARREADY(axi_cpu_interconnect_M07_AXI_ARREADY),
        .s_axi_AXILiteS_ARVALID(axi_cpu_interconnect_M07_AXI_ARVALID),
        .s_axi_AXILiteS_AWADDR(axi_cpu_interconnect_M07_AXI_AWADDR[5:0]),
        .s_axi_AXILiteS_AWREADY(axi_cpu_interconnect_M07_AXI_AWREADY),
        .s_axi_AXILiteS_AWVALID(axi_cpu_interconnect_M07_AXI_AWVALID),
        .s_axi_AXILiteS_BREADY(axi_cpu_interconnect_M07_AXI_BREADY),
        .s_axi_AXILiteS_BRESP(axi_cpu_interconnect_M07_AXI_BRESP),
        .s_axi_AXILiteS_BVALID(axi_cpu_interconnect_M07_AXI_BVALID),
        .s_axi_AXILiteS_RDATA(axi_cpu_interconnect_M07_AXI_RDATA),
        .s_axi_AXILiteS_RREADY(axi_cpu_interconnect_M07_AXI_RREADY),
        .s_axi_AXILiteS_RRESP(axi_cpu_interconnect_M07_AXI_RRESP),
        .s_axi_AXILiteS_RVALID(axi_cpu_interconnect_M07_AXI_RVALID),
        .s_axi_AXILiteS_WDATA(axi_cpu_interconnect_M07_AXI_WDATA),
        .s_axi_AXILiteS_WREADY(axi_cpu_interconnect_M07_AXI_WREADY),
        .s_axi_AXILiteS_WSTRB(axi_cpu_interconnect_M07_AXI_WSTRB),
        .s_axi_AXILiteS_WVALID(axi_cpu_interconnect_M07_AXI_WVALID),
        .s_axi_CTRL_BUS_ARADDR(axi_cpu_interconnect_M08_AXI_ARADDR[5:0]),
        .s_axi_CTRL_BUS_ARREADY(axi_cpu_interconnect_M08_AXI_ARREADY),
        .s_axi_CTRL_BUS_ARVALID(axi_cpu_interconnect_M08_AXI_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(axi_cpu_interconnect_M08_AXI_AWADDR[5:0]),
        .s_axi_CTRL_BUS_AWREADY(axi_cpu_interconnect_M08_AXI_AWREADY),
        .s_axi_CTRL_BUS_AWVALID(axi_cpu_interconnect_M08_AXI_AWVALID),
        .s_axi_CTRL_BUS_BREADY(axi_cpu_interconnect_M08_AXI_BREADY),
        .s_axi_CTRL_BUS_BRESP(axi_cpu_interconnect_M08_AXI_BRESP),
        .s_axi_CTRL_BUS_BVALID(axi_cpu_interconnect_M08_AXI_BVALID),
        .s_axi_CTRL_BUS_RDATA(axi_cpu_interconnect_M08_AXI_RDATA),
        .s_axi_CTRL_BUS_RREADY(axi_cpu_interconnect_M08_AXI_RREADY),
        .s_axi_CTRL_BUS_RRESP(axi_cpu_interconnect_M08_AXI_RRESP),
        .s_axi_CTRL_BUS_RVALID(axi_cpu_interconnect_M08_AXI_RVALID),
        .s_axi_CTRL_BUS_WDATA(axi_cpu_interconnect_M08_AXI_WDATA),
        .s_axi_CTRL_BUS_WREADY(axi_cpu_interconnect_M08_AXI_WREADY),
        .s_axi_CTRL_BUS_WSTRB(axi_cpu_interconnect_M08_AXI_WSTRB),
        .s_axi_CTRL_BUS_WVALID(axi_cpu_interconnect_M08_AXI_WVALID));
  system_morphological_filter_0_0 morphological_filter_0
       (.ap_clk(sys_cpu_clk),
        .ap_rst_n(sys_cpu_resetn),
        .interrupt(morphological_filter_0_interrupt),
        .s_axi_CONTROL_BUS_ARADDR(axi_cpu_interconnect_M09_AXI_ARADDR[5:0]),
        .s_axi_CONTROL_BUS_ARREADY(axi_cpu_interconnect_M09_AXI_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(axi_cpu_interconnect_M09_AXI_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(axi_cpu_interconnect_M09_AXI_AWADDR[5:0]),
        .s_axi_CONTROL_BUS_AWREADY(axi_cpu_interconnect_M09_AXI_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(axi_cpu_interconnect_M09_AXI_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(axi_cpu_interconnect_M09_AXI_BREADY),
        .s_axi_CONTROL_BUS_BRESP(axi_cpu_interconnect_M09_AXI_BRESP),
        .s_axi_CONTROL_BUS_BVALID(axi_cpu_interconnect_M09_AXI_BVALID),
        .s_axi_CONTROL_BUS_RDATA(axi_cpu_interconnect_M09_AXI_RDATA),
        .s_axi_CONTROL_BUS_RREADY(axi_cpu_interconnect_M09_AXI_RREADY),
        .s_axi_CONTROL_BUS_RRESP(axi_cpu_interconnect_M09_AXI_RRESP),
        .s_axi_CONTROL_BUS_RVALID(axi_cpu_interconnect_M09_AXI_RVALID),
        .s_axi_CONTROL_BUS_WDATA(axi_cpu_interconnect_M09_AXI_WDATA),
        .s_axi_CONTROL_BUS_WREADY(axi_cpu_interconnect_M09_AXI_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(axi_cpu_interconnect_M09_AXI_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(axi_cpu_interconnect_M09_AXI_WVALID),
        .video_in_TDATA(axi_vdma_0_M_AXIS_MM2S_TDATA),
        .video_in_TDEST(1'b0),
        .video_in_TID(1'b0),
        .video_in_TKEEP(axi_vdma_0_M_AXIS_MM2S_TKEEP),
        .video_in_TLAST(axi_vdma_0_M_AXIS_MM2S_TLAST),
        .video_in_TREADY(axi_vdma_0_M_AXIS_MM2S_TREADY),
        .video_in_TSTRB(1'b1),
        .video_in_TUSER(axi_vdma_0_M_AXIS_MM2S_TUSER),
        .video_in_TVALID(axi_vdma_0_M_AXIS_MM2S_TVALID),
        .video_out_TDATA(morphological_filter_0_video_out_TDATA),
        .video_out_TKEEP(morphological_filter_0_video_out_TKEEP),
        .video_out_TLAST(morphological_filter_0_video_out_TLAST),
        .video_out_TREADY(morphological_filter_0_video_out_TREADY),
        .video_out_TUSER(morphological_filter_0_video_out_TUSER),
        .video_out_TVALID(morphological_filter_0_video_out_TVALID));
endmodule

module irq_reset_imp_1IA5Z9V
   (In0,
    In1,
    In10,
    In11,
    In12,
    In13,
    In14,
    In15,
    In2,
    In3,
    In4,
    In5,
    In6,
    In7,
    In8,
    In9,
    Op1,
    Res,
    dout,
    ext_reset_in,
    interconnect_aresetn,
    peripheral_aresetn,
    peripheral_reset,
    slowest_sync_clk);
  input [0:0]In0;
  input [0:0]In1;
  input [0:0]In10;
  input [0:0]In11;
  input [0:0]In12;
  input [0:0]In13;
  input [0:0]In14;
  input [0:0]In15;
  input [0:0]In2;
  input [0:0]In3;
  input [0:0]In4;
  input [0:0]In5;
  input [0:0]In6;
  input [0:0]In7;
  input [0:0]In8;
  input [0:0]In9;
  input [0:0]Op1;
  output [0:0]Res;
  output [15:0]dout;
  input ext_reset_in;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;
  output [0:0]peripheral_reset;
  input slowest_sync_clk;

  wire [0:0]axi_hdmi_dma_mm2s_introut;
  wire [0:0]axi_iic_fmc_iic2intc_irpt;
  wire [0:0]axi_iic_main_iic2intc_irpt;
  wire [0:0]axi_vdma_0_mm2s_introut;
  wire [0:0]axi_vdma_0_s2mm_introut;
  wire [0:0]disparity_pixel_coprocessor_0_interrupt;
  wire [0:0]morphological_filter_0_interrupt;
  wire [0:0]otg_vbusoc_1;
  wire [0:0]ps_intr_00_1;
  wire [0:0]ps_intr_01_1;
  wire [0:0]ps_intr_02_1;
  wire [0:0]ps_intr_03_1;
  wire [0:0]ps_intr_04_1;
  wire [0:0]ps_intr_05_1;
  wire [0:0]ps_intr_06_1;
  wire [0:0]ps_intr_07_1;
  wire [0:0]ps_intr_12_1;
  wire [15:0]sys_concat_intc_dout;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_reset;
  wire [0:0]sys_cpu_resetn;
  wire [0:0]sys_logic_inv_Res;
  wire sys_ps7_FCLK_RESET0_N;
  wire [0:0]sys_rstgen_interconnect_aresetn;

  assign Res[0] = sys_logic_inv_Res;
  assign axi_hdmi_dma_mm2s_introut = In15[0];
  assign axi_iic_fmc_iic2intc_irpt = In11[0];
  assign axi_iic_main_iic2intc_irpt = In14[0];
  assign axi_vdma_0_mm2s_introut = In10[0];
  assign axi_vdma_0_s2mm_introut = In9[0];
  assign disparity_pixel_coprocessor_0_interrupt = In13[0];
  assign dout[15:0] = sys_concat_intc_dout;
  assign interconnect_aresetn[0] = sys_rstgen_interconnect_aresetn;
  assign morphological_filter_0_interrupt = In8[0];
  assign otg_vbusoc_1 = Op1[0];
  assign peripheral_aresetn[0] = sys_cpu_resetn;
  assign peripheral_reset[0] = sys_cpu_reset;
  assign ps_intr_00_1 = In0[0];
  assign ps_intr_01_1 = In1[0];
  assign ps_intr_02_1 = In2[0];
  assign ps_intr_03_1 = In3[0];
  assign ps_intr_04_1 = In4[0];
  assign ps_intr_05_1 = In5[0];
  assign ps_intr_06_1 = In6[0];
  assign ps_intr_07_1 = In7[0];
  assign ps_intr_12_1 = In12[0];
  assign sys_cpu_clk = slowest_sync_clk;
  assign sys_ps7_FCLK_RESET0_N = ext_reset_in;
  system_sys_concat_intc_0 sys_concat_intc
       (.In0(ps_intr_00_1),
        .In1(ps_intr_01_1),
        .In10(axi_vdma_0_mm2s_introut),
        .In11(axi_iic_fmc_iic2intc_irpt),
        .In12(ps_intr_12_1),
        .In13(disparity_pixel_coprocessor_0_interrupt),
        .In14(axi_iic_main_iic2intc_irpt),
        .In15(axi_hdmi_dma_mm2s_introut),
        .In2(ps_intr_02_1),
        .In3(ps_intr_03_1),
        .In4(ps_intr_04_1),
        .In5(ps_intr_05_1),
        .In6(ps_intr_06_1),
        .In7(ps_intr_07_1),
        .In8(morphological_filter_0_interrupt),
        .In9(axi_vdma_0_s2mm_introut),
        .dout(sys_concat_intc_dout));
  system_sys_logic_inv_0 sys_logic_inv
       (.Op1(otg_vbusoc_1),
        .Res(sys_logic_inv_Res));
  system_sys_rstgen_0 sys_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_ps7_FCLK_RESET0_N),
        .interconnect_aresetn(sys_rstgen_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(sys_cpu_resetn),
        .peripheral_reset(sys_cpu_reset),
        .slowest_sync_clk(sys_cpu_clk));
endmodule

module m00_couplers_imp_E28LS5
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m00_couplers_to_m00_couplers_ARADDR;
  wire m00_couplers_to_m00_couplers_ARREADY;
  wire m00_couplers_to_m00_couplers_ARVALID;
  wire [31:0]m00_couplers_to_m00_couplers_AWADDR;
  wire m00_couplers_to_m00_couplers_AWREADY;
  wire m00_couplers_to_m00_couplers_AWVALID;
  wire m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arvalid = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awvalid = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready;
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready;
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready;
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready;
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid;
endmodule

module m00_couplers_imp_M55E7G
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wid,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  input [5:0]M_AXI_bid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [63:0]M_AXI_rdata;
  input [5:0]M_AXI_rid;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [63:0]M_AXI_wdata;
  output [1:0]M_AXI_wid;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [63:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [63:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [7:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_pc_to_m00_couplers_ARADDR;
  wire [1:0]auto_pc_to_m00_couplers_ARBURST;
  wire [3:0]auto_pc_to_m00_couplers_ARCACHE;
  wire [1:0]auto_pc_to_m00_couplers_ARID;
  wire [3:0]auto_pc_to_m00_couplers_ARLEN;
  wire [1:0]auto_pc_to_m00_couplers_ARLOCK;
  wire [2:0]auto_pc_to_m00_couplers_ARPROT;
  wire [3:0]auto_pc_to_m00_couplers_ARQOS;
  wire auto_pc_to_m00_couplers_ARREADY;
  wire [2:0]auto_pc_to_m00_couplers_ARSIZE;
  wire auto_pc_to_m00_couplers_ARVALID;
  wire [31:0]auto_pc_to_m00_couplers_AWADDR;
  wire [1:0]auto_pc_to_m00_couplers_AWBURST;
  wire [3:0]auto_pc_to_m00_couplers_AWCACHE;
  wire [1:0]auto_pc_to_m00_couplers_AWID;
  wire [3:0]auto_pc_to_m00_couplers_AWLEN;
  wire [1:0]auto_pc_to_m00_couplers_AWLOCK;
  wire [2:0]auto_pc_to_m00_couplers_AWPROT;
  wire [3:0]auto_pc_to_m00_couplers_AWQOS;
  wire auto_pc_to_m00_couplers_AWREADY;
  wire [2:0]auto_pc_to_m00_couplers_AWSIZE;
  wire auto_pc_to_m00_couplers_AWVALID;
  wire [5:0]auto_pc_to_m00_couplers_BID;
  wire auto_pc_to_m00_couplers_BREADY;
  wire [1:0]auto_pc_to_m00_couplers_BRESP;
  wire auto_pc_to_m00_couplers_BVALID;
  wire [63:0]auto_pc_to_m00_couplers_RDATA;
  wire [5:0]auto_pc_to_m00_couplers_RID;
  wire auto_pc_to_m00_couplers_RLAST;
  wire auto_pc_to_m00_couplers_RREADY;
  wire [1:0]auto_pc_to_m00_couplers_RRESP;
  wire auto_pc_to_m00_couplers_RVALID;
  wire [63:0]auto_pc_to_m00_couplers_WDATA;
  wire [1:0]auto_pc_to_m00_couplers_WID;
  wire auto_pc_to_m00_couplers_WLAST;
  wire auto_pc_to_m00_couplers_WREADY;
  wire [7:0]auto_pc_to_m00_couplers_WSTRB;
  wire auto_pc_to_m00_couplers_WVALID;
  wire [31:0]m00_couplers_to_auto_pc_ARADDR;
  wire [1:0]m00_couplers_to_auto_pc_ARBURST;
  wire [3:0]m00_couplers_to_auto_pc_ARCACHE;
  wire [1:0]m00_couplers_to_auto_pc_ARID;
  wire [7:0]m00_couplers_to_auto_pc_ARLEN;
  wire [0:0]m00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]m00_couplers_to_auto_pc_ARPROT;
  wire [3:0]m00_couplers_to_auto_pc_ARQOS;
  wire m00_couplers_to_auto_pc_ARREADY;
  wire [3:0]m00_couplers_to_auto_pc_ARREGION;
  wire [2:0]m00_couplers_to_auto_pc_ARSIZE;
  wire m00_couplers_to_auto_pc_ARVALID;
  wire [31:0]m00_couplers_to_auto_pc_AWADDR;
  wire [1:0]m00_couplers_to_auto_pc_AWBURST;
  wire [3:0]m00_couplers_to_auto_pc_AWCACHE;
  wire [1:0]m00_couplers_to_auto_pc_AWID;
  wire [7:0]m00_couplers_to_auto_pc_AWLEN;
  wire [0:0]m00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]m00_couplers_to_auto_pc_AWPROT;
  wire [3:0]m00_couplers_to_auto_pc_AWQOS;
  wire m00_couplers_to_auto_pc_AWREADY;
  wire [3:0]m00_couplers_to_auto_pc_AWREGION;
  wire [2:0]m00_couplers_to_auto_pc_AWSIZE;
  wire m00_couplers_to_auto_pc_AWVALID;
  wire [1:0]m00_couplers_to_auto_pc_BID;
  wire m00_couplers_to_auto_pc_BREADY;
  wire [1:0]m00_couplers_to_auto_pc_BRESP;
  wire m00_couplers_to_auto_pc_BVALID;
  wire [63:0]m00_couplers_to_auto_pc_RDATA;
  wire [1:0]m00_couplers_to_auto_pc_RID;
  wire m00_couplers_to_auto_pc_RLAST;
  wire m00_couplers_to_auto_pc_RREADY;
  wire [1:0]m00_couplers_to_auto_pc_RRESP;
  wire m00_couplers_to_auto_pc_RVALID;
  wire [63:0]m00_couplers_to_auto_pc_WDATA;
  wire m00_couplers_to_auto_pc_WLAST;
  wire m00_couplers_to_auto_pc_WREADY;
  wire [7:0]m00_couplers_to_auto_pc_WSTRB;
  wire m00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_m00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_pc_to_m00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_pc_to_m00_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = auto_pc_to_m00_couplers_ARID;
  assign M_AXI_arlen[3:0] = auto_pc_to_m00_couplers_ARLEN;
  assign M_AXI_arlock[1:0] = auto_pc_to_m00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_pc_to_m00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_pc_to_m00_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_pc_to_m00_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_pc_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_m00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_pc_to_m00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_pc_to_m00_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = auto_pc_to_m00_couplers_AWID;
  assign M_AXI_awlen[3:0] = auto_pc_to_m00_couplers_AWLEN;
  assign M_AXI_awlock[1:0] = auto_pc_to_m00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_pc_to_m00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_pc_to_m00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_pc_to_m00_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_pc_to_m00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_m00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_m00_couplers_RREADY;
  assign M_AXI_wdata[63:0] = auto_pc_to_m00_couplers_WDATA;
  assign M_AXI_wid[1:0] = auto_pc_to_m00_couplers_WID;
  assign M_AXI_wlast = auto_pc_to_m00_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_pc_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_m00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = m00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = m00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = m00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = m00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[63:0] = m00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = m00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = m00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = m00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = m00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_m00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_m00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_m00_couplers_BID = M_AXI_bid[5:0];
  assign auto_pc_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_m00_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_pc_to_m00_couplers_RID = M_AXI_rid[5:0];
  assign auto_pc_to_m00_couplers_RLAST = M_AXI_rlast;
  assign auto_pc_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign m00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign m00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign m00_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign m00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign m00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign m00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign m00_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign m00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign m00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign m00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign m00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign m00_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign m00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign m00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign m00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign m00_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign m00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign m00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign m00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign m00_couplers_to_auto_pc_WDATA = S_AXI_wdata[63:0];
  assign m00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign m00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[7:0];
  assign m00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m00_couplers_ARADDR),
        .m_axi_arburst(auto_pc_to_m00_couplers_ARBURST),
        .m_axi_arcache(auto_pc_to_m00_couplers_ARCACHE),
        .m_axi_arid(auto_pc_to_m00_couplers_ARID),
        .m_axi_arlen(auto_pc_to_m00_couplers_ARLEN),
        .m_axi_arlock(auto_pc_to_m00_couplers_ARLOCK),
        .m_axi_arprot(auto_pc_to_m00_couplers_ARPROT),
        .m_axi_arqos(auto_pc_to_m00_couplers_ARQOS),
        .m_axi_arready(auto_pc_to_m00_couplers_ARREADY),
        .m_axi_arsize(auto_pc_to_m00_couplers_ARSIZE),
        .m_axi_arvalid(auto_pc_to_m00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_m00_couplers_AWADDR),
        .m_axi_awburst(auto_pc_to_m00_couplers_AWBURST),
        .m_axi_awcache(auto_pc_to_m00_couplers_AWCACHE),
        .m_axi_awid(auto_pc_to_m00_couplers_AWID),
        .m_axi_awlen(auto_pc_to_m00_couplers_AWLEN),
        .m_axi_awlock(auto_pc_to_m00_couplers_AWLOCK),
        .m_axi_awprot(auto_pc_to_m00_couplers_AWPROT),
        .m_axi_awqos(auto_pc_to_m00_couplers_AWQOS),
        .m_axi_awready(auto_pc_to_m00_couplers_AWREADY),
        .m_axi_awsize(auto_pc_to_m00_couplers_AWSIZE),
        .m_axi_awvalid(auto_pc_to_m00_couplers_AWVALID),
        .m_axi_bid(auto_pc_to_m00_couplers_BID[1:0]),
        .m_axi_bready(auto_pc_to_m00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_m00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_m00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_m00_couplers_RDATA),
        .m_axi_rid(auto_pc_to_m00_couplers_RID[1:0]),
        .m_axi_rlast(auto_pc_to_m00_couplers_RLAST),
        .m_axi_rready(auto_pc_to_m00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_m00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_m00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_m00_couplers_WDATA),
        .m_axi_wid(auto_pc_to_m00_couplers_WID),
        .m_axi_wlast(auto_pc_to_m00_couplers_WLAST),
        .m_axi_wready(auto_pc_to_m00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_m00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_m00_couplers_WVALID),
        .s_axi_araddr(m00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(m00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(m00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(m00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(m00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(m00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(m00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(m00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(m00_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(m00_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(m00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(m00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(m00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(m00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(m00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(m00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(m00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(m00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(m00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(m00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(m00_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(m00_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(m00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(m00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(m00_couplers_to_auto_pc_BID),
        .s_axi_bready(m00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(m00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(m00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(m00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(m00_couplers_to_auto_pc_RID),
        .s_axi_rlast(m00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(m00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(m00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(m00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(m00_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(m00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(m00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(m00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(m00_couplers_to_auto_pc_WVALID));
endmodule

module m00_couplers_imp_RRNPGK
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wid,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [3:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [3:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  input [5:0]M_AXI_bid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [63:0]M_AXI_rdata;
  input [5:0]M_AXI_rid;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [63:0]M_AXI_wdata;
  output [1:0]M_AXI_wid;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [63:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [63:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [7:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_pc_to_m00_couplers_ARADDR;
  wire [1:0]auto_pc_to_m00_couplers_ARBURST;
  wire [3:0]auto_pc_to_m00_couplers_ARCACHE;
  wire [1:0]auto_pc_to_m00_couplers_ARID;
  wire [3:0]auto_pc_to_m00_couplers_ARLEN;
  wire [1:0]auto_pc_to_m00_couplers_ARLOCK;
  wire [2:0]auto_pc_to_m00_couplers_ARPROT;
  wire [3:0]auto_pc_to_m00_couplers_ARQOS;
  wire auto_pc_to_m00_couplers_ARREADY;
  wire [2:0]auto_pc_to_m00_couplers_ARSIZE;
  wire auto_pc_to_m00_couplers_ARVALID;
  wire [31:0]auto_pc_to_m00_couplers_AWADDR;
  wire [1:0]auto_pc_to_m00_couplers_AWBURST;
  wire [3:0]auto_pc_to_m00_couplers_AWCACHE;
  wire [1:0]auto_pc_to_m00_couplers_AWID;
  wire [3:0]auto_pc_to_m00_couplers_AWLEN;
  wire [1:0]auto_pc_to_m00_couplers_AWLOCK;
  wire [2:0]auto_pc_to_m00_couplers_AWPROT;
  wire [3:0]auto_pc_to_m00_couplers_AWQOS;
  wire auto_pc_to_m00_couplers_AWREADY;
  wire [2:0]auto_pc_to_m00_couplers_AWSIZE;
  wire auto_pc_to_m00_couplers_AWVALID;
  wire [5:0]auto_pc_to_m00_couplers_BID;
  wire auto_pc_to_m00_couplers_BREADY;
  wire [1:0]auto_pc_to_m00_couplers_BRESP;
  wire auto_pc_to_m00_couplers_BVALID;
  wire [63:0]auto_pc_to_m00_couplers_RDATA;
  wire [5:0]auto_pc_to_m00_couplers_RID;
  wire auto_pc_to_m00_couplers_RLAST;
  wire auto_pc_to_m00_couplers_RREADY;
  wire [1:0]auto_pc_to_m00_couplers_RRESP;
  wire auto_pc_to_m00_couplers_RVALID;
  wire [63:0]auto_pc_to_m00_couplers_WDATA;
  wire [1:0]auto_pc_to_m00_couplers_WID;
  wire auto_pc_to_m00_couplers_WLAST;
  wire auto_pc_to_m00_couplers_WREADY;
  wire [7:0]auto_pc_to_m00_couplers_WSTRB;
  wire auto_pc_to_m00_couplers_WVALID;
  wire [31:0]m00_couplers_to_auto_pc_ARADDR;
  wire [1:0]m00_couplers_to_auto_pc_ARBURST;
  wire [3:0]m00_couplers_to_auto_pc_ARCACHE;
  wire [1:0]m00_couplers_to_auto_pc_ARID;
  wire [7:0]m00_couplers_to_auto_pc_ARLEN;
  wire [0:0]m00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]m00_couplers_to_auto_pc_ARPROT;
  wire [3:0]m00_couplers_to_auto_pc_ARQOS;
  wire m00_couplers_to_auto_pc_ARREADY;
  wire [3:0]m00_couplers_to_auto_pc_ARREGION;
  wire [2:0]m00_couplers_to_auto_pc_ARSIZE;
  wire m00_couplers_to_auto_pc_ARVALID;
  wire [31:0]m00_couplers_to_auto_pc_AWADDR;
  wire [1:0]m00_couplers_to_auto_pc_AWBURST;
  wire [3:0]m00_couplers_to_auto_pc_AWCACHE;
  wire [1:0]m00_couplers_to_auto_pc_AWID;
  wire [7:0]m00_couplers_to_auto_pc_AWLEN;
  wire [0:0]m00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]m00_couplers_to_auto_pc_AWPROT;
  wire [3:0]m00_couplers_to_auto_pc_AWQOS;
  wire m00_couplers_to_auto_pc_AWREADY;
  wire [3:0]m00_couplers_to_auto_pc_AWREGION;
  wire [2:0]m00_couplers_to_auto_pc_AWSIZE;
  wire m00_couplers_to_auto_pc_AWVALID;
  wire [1:0]m00_couplers_to_auto_pc_BID;
  wire m00_couplers_to_auto_pc_BREADY;
  wire [1:0]m00_couplers_to_auto_pc_BRESP;
  wire m00_couplers_to_auto_pc_BVALID;
  wire [63:0]m00_couplers_to_auto_pc_RDATA;
  wire [1:0]m00_couplers_to_auto_pc_RID;
  wire m00_couplers_to_auto_pc_RLAST;
  wire m00_couplers_to_auto_pc_RREADY;
  wire [1:0]m00_couplers_to_auto_pc_RRESP;
  wire m00_couplers_to_auto_pc_RVALID;
  wire [63:0]m00_couplers_to_auto_pc_WDATA;
  wire m00_couplers_to_auto_pc_WLAST;
  wire m00_couplers_to_auto_pc_WREADY;
  wire [7:0]m00_couplers_to_auto_pc_WSTRB;
  wire m00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_m00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_pc_to_m00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_pc_to_m00_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = auto_pc_to_m00_couplers_ARID;
  assign M_AXI_arlen[3:0] = auto_pc_to_m00_couplers_ARLEN;
  assign M_AXI_arlock[1:0] = auto_pc_to_m00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_pc_to_m00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_pc_to_m00_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_pc_to_m00_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_pc_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_m00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_pc_to_m00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_pc_to_m00_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = auto_pc_to_m00_couplers_AWID;
  assign M_AXI_awlen[3:0] = auto_pc_to_m00_couplers_AWLEN;
  assign M_AXI_awlock[1:0] = auto_pc_to_m00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_pc_to_m00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_pc_to_m00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_pc_to_m00_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_pc_to_m00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_m00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_m00_couplers_RREADY;
  assign M_AXI_wdata[63:0] = auto_pc_to_m00_couplers_WDATA;
  assign M_AXI_wid[1:0] = auto_pc_to_m00_couplers_WID;
  assign M_AXI_wlast = auto_pc_to_m00_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_pc_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_m00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = m00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = m00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = m00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = m00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[63:0] = m00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = m00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = m00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = m00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = m00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_m00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_m00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_m00_couplers_BID = M_AXI_bid[5:0];
  assign auto_pc_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_m00_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_pc_to_m00_couplers_RID = M_AXI_rid[5:0];
  assign auto_pc_to_m00_couplers_RLAST = M_AXI_rlast;
  assign auto_pc_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign m00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign m00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign m00_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign m00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign m00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign m00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign m00_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign m00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign m00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign m00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign m00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign m00_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign m00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign m00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign m00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign m00_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign m00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign m00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign m00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign m00_couplers_to_auto_pc_WDATA = S_AXI_wdata[63:0];
  assign m00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign m00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[7:0];
  assign m00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_1 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m00_couplers_ARADDR),
        .m_axi_arburst(auto_pc_to_m00_couplers_ARBURST),
        .m_axi_arcache(auto_pc_to_m00_couplers_ARCACHE),
        .m_axi_arid(auto_pc_to_m00_couplers_ARID),
        .m_axi_arlen(auto_pc_to_m00_couplers_ARLEN),
        .m_axi_arlock(auto_pc_to_m00_couplers_ARLOCK),
        .m_axi_arprot(auto_pc_to_m00_couplers_ARPROT),
        .m_axi_arqos(auto_pc_to_m00_couplers_ARQOS),
        .m_axi_arready(auto_pc_to_m00_couplers_ARREADY),
        .m_axi_arsize(auto_pc_to_m00_couplers_ARSIZE),
        .m_axi_arvalid(auto_pc_to_m00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_m00_couplers_AWADDR),
        .m_axi_awburst(auto_pc_to_m00_couplers_AWBURST),
        .m_axi_awcache(auto_pc_to_m00_couplers_AWCACHE),
        .m_axi_awid(auto_pc_to_m00_couplers_AWID),
        .m_axi_awlen(auto_pc_to_m00_couplers_AWLEN),
        .m_axi_awlock(auto_pc_to_m00_couplers_AWLOCK),
        .m_axi_awprot(auto_pc_to_m00_couplers_AWPROT),
        .m_axi_awqos(auto_pc_to_m00_couplers_AWQOS),
        .m_axi_awready(auto_pc_to_m00_couplers_AWREADY),
        .m_axi_awsize(auto_pc_to_m00_couplers_AWSIZE),
        .m_axi_awvalid(auto_pc_to_m00_couplers_AWVALID),
        .m_axi_bid(auto_pc_to_m00_couplers_BID[1:0]),
        .m_axi_bready(auto_pc_to_m00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_m00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_m00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_m00_couplers_RDATA),
        .m_axi_rid(auto_pc_to_m00_couplers_RID[1:0]),
        .m_axi_rlast(auto_pc_to_m00_couplers_RLAST),
        .m_axi_rready(auto_pc_to_m00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_m00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_m00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_m00_couplers_WDATA),
        .m_axi_wid(auto_pc_to_m00_couplers_WID),
        .m_axi_wlast(auto_pc_to_m00_couplers_WLAST),
        .m_axi_wready(auto_pc_to_m00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_m00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_m00_couplers_WVALID),
        .s_axi_araddr(m00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(m00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(m00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(m00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(m00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(m00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(m00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(m00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(m00_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(m00_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(m00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(m00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(m00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(m00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(m00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(m00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(m00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(m00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(m00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(m00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(m00_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(m00_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(m00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(m00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(m00_couplers_to_auto_pc_BID),
        .s_axi_bready(m00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(m00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(m00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(m00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(m00_couplers_to_auto_pc_RID),
        .s_axi_rlast(m00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(m00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(m00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(m00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(m00_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(m00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(m00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(m00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(m00_couplers_to_auto_pc_WVALID));
endmodule

module m01_couplers_imp_17HZWES
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m01_couplers_to_m01_couplers_ARADDR;
  wire m01_couplers_to_m01_couplers_ARREADY;
  wire m01_couplers_to_m01_couplers_ARVALID;
  wire [31:0]m01_couplers_to_m01_couplers_AWADDR;
  wire m01_couplers_to_m01_couplers_AWREADY;
  wire m01_couplers_to_m01_couplers_AWVALID;
  wire m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arvalid = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awvalid = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready;
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid;
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready;
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid;
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready;
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid;
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready;
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid;
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready;
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid;
endmodule

module m02_couplers_imp_1E8IVC6
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input S_AXI_wvalid;

  wire [31:0]m02_couplers_to_m02_couplers_ARADDR;
  wire m02_couplers_to_m02_couplers_ARREADY;
  wire m02_couplers_to_m02_couplers_ARVALID;
  wire [31:0]m02_couplers_to_m02_couplers_AWADDR;
  wire m02_couplers_to_m02_couplers_AWREADY;
  wire m02_couplers_to_m02_couplers_AWVALID;
  wire m02_couplers_to_m02_couplers_BREADY;
  wire [1:0]m02_couplers_to_m02_couplers_BRESP;
  wire m02_couplers_to_m02_couplers_BVALID;
  wire [31:0]m02_couplers_to_m02_couplers_RDATA;
  wire m02_couplers_to_m02_couplers_RREADY;
  wire [1:0]m02_couplers_to_m02_couplers_RRESP;
  wire m02_couplers_to_m02_couplers_RVALID;
  wire [31:0]m02_couplers_to_m02_couplers_WDATA;
  wire m02_couplers_to_m02_couplers_WREADY;
  wire m02_couplers_to_m02_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m02_couplers_to_m02_couplers_ARADDR;
  assign M_AXI_arvalid = m02_couplers_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m02_couplers_to_m02_couplers_AWADDR;
  assign M_AXI_awvalid = m02_couplers_to_m02_couplers_AWVALID;
  assign M_AXI_bready = m02_couplers_to_m02_couplers_BREADY;
  assign M_AXI_rready = m02_couplers_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_couplers_to_m02_couplers_WDATA;
  assign M_AXI_wvalid = m02_couplers_to_m02_couplers_WVALID;
  assign S_AXI_arready = m02_couplers_to_m02_couplers_ARREADY;
  assign S_AXI_awready = m02_couplers_to_m02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_m02_couplers_BRESP;
  assign S_AXI_bvalid = m02_couplers_to_m02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_m02_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_m02_couplers_RRESP;
  assign S_AXI_rvalid = m02_couplers_to_m02_couplers_RVALID;
  assign S_AXI_wready = m02_couplers_to_m02_couplers_WREADY;
  assign m02_couplers_to_m02_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m02_couplers_to_m02_couplers_ARREADY = M_AXI_arready;
  assign m02_couplers_to_m02_couplers_ARVALID = S_AXI_arvalid;
  assign m02_couplers_to_m02_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m02_couplers_to_m02_couplers_AWREADY = M_AXI_awready;
  assign m02_couplers_to_m02_couplers_AWVALID = S_AXI_awvalid;
  assign m02_couplers_to_m02_couplers_BREADY = S_AXI_bready;
  assign m02_couplers_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_couplers_to_m02_couplers_BVALID = M_AXI_bvalid;
  assign m02_couplers_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_couplers_to_m02_couplers_RREADY = S_AXI_rready;
  assign m02_couplers_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_couplers_to_m02_couplers_RVALID = M_AXI_rvalid;
  assign m02_couplers_to_m02_couplers_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_m02_couplers_WREADY = M_AXI_wready;
  assign m02_couplers_to_m02_couplers_WVALID = S_AXI_wvalid;
endmodule

module m03_couplers_imp_7LPMEV
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m03_couplers_to_m03_couplers_ARADDR;
  wire [2:0]m03_couplers_to_m03_couplers_ARPROT;
  wire m03_couplers_to_m03_couplers_ARREADY;
  wire m03_couplers_to_m03_couplers_ARVALID;
  wire [31:0]m03_couplers_to_m03_couplers_AWADDR;
  wire [2:0]m03_couplers_to_m03_couplers_AWPROT;
  wire m03_couplers_to_m03_couplers_AWREADY;
  wire m03_couplers_to_m03_couplers_AWVALID;
  wire m03_couplers_to_m03_couplers_BREADY;
  wire [1:0]m03_couplers_to_m03_couplers_BRESP;
  wire m03_couplers_to_m03_couplers_BVALID;
  wire [31:0]m03_couplers_to_m03_couplers_RDATA;
  wire m03_couplers_to_m03_couplers_RREADY;
  wire [1:0]m03_couplers_to_m03_couplers_RRESP;
  wire m03_couplers_to_m03_couplers_RVALID;
  wire [31:0]m03_couplers_to_m03_couplers_WDATA;
  wire m03_couplers_to_m03_couplers_WREADY;
  wire [3:0]m03_couplers_to_m03_couplers_WSTRB;
  wire m03_couplers_to_m03_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m03_couplers_to_m03_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m03_couplers_to_m03_couplers_ARPROT;
  assign M_AXI_arvalid = m03_couplers_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m03_couplers_to_m03_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m03_couplers_to_m03_couplers_AWPROT;
  assign M_AXI_awvalid = m03_couplers_to_m03_couplers_AWVALID;
  assign M_AXI_bready = m03_couplers_to_m03_couplers_BREADY;
  assign M_AXI_rready = m03_couplers_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m03_couplers_to_m03_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m03_couplers_to_m03_couplers_WSTRB;
  assign M_AXI_wvalid = m03_couplers_to_m03_couplers_WVALID;
  assign S_AXI_arready = m03_couplers_to_m03_couplers_ARREADY;
  assign S_AXI_awready = m03_couplers_to_m03_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m03_couplers_to_m03_couplers_BRESP;
  assign S_AXI_bvalid = m03_couplers_to_m03_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_m03_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m03_couplers_to_m03_couplers_RRESP;
  assign S_AXI_rvalid = m03_couplers_to_m03_couplers_RVALID;
  assign S_AXI_wready = m03_couplers_to_m03_couplers_WREADY;
  assign m03_couplers_to_m03_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m03_couplers_to_m03_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m03_couplers_to_m03_couplers_ARREADY = M_AXI_arready;
  assign m03_couplers_to_m03_couplers_ARVALID = S_AXI_arvalid;
  assign m03_couplers_to_m03_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m03_couplers_to_m03_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m03_couplers_to_m03_couplers_AWREADY = M_AXI_awready;
  assign m03_couplers_to_m03_couplers_AWVALID = S_AXI_awvalid;
  assign m03_couplers_to_m03_couplers_BREADY = S_AXI_bready;
  assign m03_couplers_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign m03_couplers_to_m03_couplers_BVALID = M_AXI_bvalid;
  assign m03_couplers_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign m03_couplers_to_m03_couplers_RREADY = S_AXI_rready;
  assign m03_couplers_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign m03_couplers_to_m03_couplers_RVALID = M_AXI_rvalid;
  assign m03_couplers_to_m03_couplers_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_m03_couplers_WREADY = M_AXI_wready;
  assign m03_couplers_to_m03_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m03_couplers_to_m03_couplers_WVALID = S_AXI_wvalid;
endmodule

module m04_couplers_imp_1RZM2TE
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m04_couplers_to_m04_couplers_ARADDR;
  wire m04_couplers_to_m04_couplers_ARREADY;
  wire m04_couplers_to_m04_couplers_ARVALID;
  wire [31:0]m04_couplers_to_m04_couplers_AWADDR;
  wire m04_couplers_to_m04_couplers_AWREADY;
  wire m04_couplers_to_m04_couplers_AWVALID;
  wire m04_couplers_to_m04_couplers_BREADY;
  wire [1:0]m04_couplers_to_m04_couplers_BRESP;
  wire m04_couplers_to_m04_couplers_BVALID;
  wire [31:0]m04_couplers_to_m04_couplers_RDATA;
  wire m04_couplers_to_m04_couplers_RREADY;
  wire [1:0]m04_couplers_to_m04_couplers_RRESP;
  wire m04_couplers_to_m04_couplers_RVALID;
  wire [31:0]m04_couplers_to_m04_couplers_WDATA;
  wire m04_couplers_to_m04_couplers_WREADY;
  wire [3:0]m04_couplers_to_m04_couplers_WSTRB;
  wire m04_couplers_to_m04_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m04_couplers_to_m04_couplers_ARADDR;
  assign M_AXI_arvalid = m04_couplers_to_m04_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m04_couplers_to_m04_couplers_AWADDR;
  assign M_AXI_awvalid = m04_couplers_to_m04_couplers_AWVALID;
  assign M_AXI_bready = m04_couplers_to_m04_couplers_BREADY;
  assign M_AXI_rready = m04_couplers_to_m04_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m04_couplers_to_m04_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m04_couplers_to_m04_couplers_WSTRB;
  assign M_AXI_wvalid = m04_couplers_to_m04_couplers_WVALID;
  assign S_AXI_arready = m04_couplers_to_m04_couplers_ARREADY;
  assign S_AXI_awready = m04_couplers_to_m04_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m04_couplers_to_m04_couplers_BRESP;
  assign S_AXI_bvalid = m04_couplers_to_m04_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m04_couplers_to_m04_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m04_couplers_to_m04_couplers_RRESP;
  assign S_AXI_rvalid = m04_couplers_to_m04_couplers_RVALID;
  assign S_AXI_wready = m04_couplers_to_m04_couplers_WREADY;
  assign m04_couplers_to_m04_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m04_couplers_to_m04_couplers_ARREADY = M_AXI_arready;
  assign m04_couplers_to_m04_couplers_ARVALID = S_AXI_arvalid;
  assign m04_couplers_to_m04_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m04_couplers_to_m04_couplers_AWREADY = M_AXI_awready;
  assign m04_couplers_to_m04_couplers_AWVALID = S_AXI_awvalid;
  assign m04_couplers_to_m04_couplers_BREADY = S_AXI_bready;
  assign m04_couplers_to_m04_couplers_BRESP = M_AXI_bresp[1:0];
  assign m04_couplers_to_m04_couplers_BVALID = M_AXI_bvalid;
  assign m04_couplers_to_m04_couplers_RDATA = M_AXI_rdata[31:0];
  assign m04_couplers_to_m04_couplers_RREADY = S_AXI_rready;
  assign m04_couplers_to_m04_couplers_RRESP = M_AXI_rresp[1:0];
  assign m04_couplers_to_m04_couplers_RVALID = M_AXI_rvalid;
  assign m04_couplers_to_m04_couplers_WDATA = S_AXI_wdata[31:0];
  assign m04_couplers_to_m04_couplers_WREADY = M_AXI_wready;
  assign m04_couplers_to_m04_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m04_couplers_to_m04_couplers_WVALID = S_AXI_wvalid;
endmodule

module m05_couplers_imp_K8UGK3
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m05_couplers_to_m05_couplers_ARADDR;
  wire m05_couplers_to_m05_couplers_ARREADY;
  wire m05_couplers_to_m05_couplers_ARVALID;
  wire [31:0]m05_couplers_to_m05_couplers_AWADDR;
  wire m05_couplers_to_m05_couplers_AWREADY;
  wire m05_couplers_to_m05_couplers_AWVALID;
  wire m05_couplers_to_m05_couplers_BREADY;
  wire [1:0]m05_couplers_to_m05_couplers_BRESP;
  wire m05_couplers_to_m05_couplers_BVALID;
  wire [31:0]m05_couplers_to_m05_couplers_RDATA;
  wire m05_couplers_to_m05_couplers_RREADY;
  wire [1:0]m05_couplers_to_m05_couplers_RRESP;
  wire m05_couplers_to_m05_couplers_RVALID;
  wire [31:0]m05_couplers_to_m05_couplers_WDATA;
  wire m05_couplers_to_m05_couplers_WREADY;
  wire [3:0]m05_couplers_to_m05_couplers_WSTRB;
  wire m05_couplers_to_m05_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m05_couplers_to_m05_couplers_ARADDR;
  assign M_AXI_arvalid = m05_couplers_to_m05_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m05_couplers_to_m05_couplers_AWADDR;
  assign M_AXI_awvalid = m05_couplers_to_m05_couplers_AWVALID;
  assign M_AXI_bready = m05_couplers_to_m05_couplers_BREADY;
  assign M_AXI_rready = m05_couplers_to_m05_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m05_couplers_to_m05_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m05_couplers_to_m05_couplers_WSTRB;
  assign M_AXI_wvalid = m05_couplers_to_m05_couplers_WVALID;
  assign S_AXI_arready = m05_couplers_to_m05_couplers_ARREADY;
  assign S_AXI_awready = m05_couplers_to_m05_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m05_couplers_to_m05_couplers_BRESP;
  assign S_AXI_bvalid = m05_couplers_to_m05_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m05_couplers_to_m05_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m05_couplers_to_m05_couplers_RRESP;
  assign S_AXI_rvalid = m05_couplers_to_m05_couplers_RVALID;
  assign S_AXI_wready = m05_couplers_to_m05_couplers_WREADY;
  assign m05_couplers_to_m05_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m05_couplers_to_m05_couplers_ARREADY = M_AXI_arready;
  assign m05_couplers_to_m05_couplers_ARVALID = S_AXI_arvalid;
  assign m05_couplers_to_m05_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m05_couplers_to_m05_couplers_AWREADY = M_AXI_awready;
  assign m05_couplers_to_m05_couplers_AWVALID = S_AXI_awvalid;
  assign m05_couplers_to_m05_couplers_BREADY = S_AXI_bready;
  assign m05_couplers_to_m05_couplers_BRESP = M_AXI_bresp[1:0];
  assign m05_couplers_to_m05_couplers_BVALID = M_AXI_bvalid;
  assign m05_couplers_to_m05_couplers_RDATA = M_AXI_rdata[31:0];
  assign m05_couplers_to_m05_couplers_RREADY = S_AXI_rready;
  assign m05_couplers_to_m05_couplers_RRESP = M_AXI_rresp[1:0];
  assign m05_couplers_to_m05_couplers_RVALID = M_AXI_rvalid;
  assign m05_couplers_to_m05_couplers_WDATA = S_AXI_wdata[31:0];
  assign m05_couplers_to_m05_couplers_WREADY = M_AXI_wready;
  assign m05_couplers_to_m05_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m05_couplers_to_m05_couplers_WVALID = S_AXI_wvalid;
endmodule

module m06_couplers_imp_QZDE3L
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m06_couplers_to_m06_couplers_ARADDR;
  wire m06_couplers_to_m06_couplers_ARREADY;
  wire m06_couplers_to_m06_couplers_ARVALID;
  wire [31:0]m06_couplers_to_m06_couplers_AWADDR;
  wire m06_couplers_to_m06_couplers_AWREADY;
  wire m06_couplers_to_m06_couplers_AWVALID;
  wire m06_couplers_to_m06_couplers_BREADY;
  wire [1:0]m06_couplers_to_m06_couplers_BRESP;
  wire m06_couplers_to_m06_couplers_BVALID;
  wire [31:0]m06_couplers_to_m06_couplers_RDATA;
  wire m06_couplers_to_m06_couplers_RREADY;
  wire [1:0]m06_couplers_to_m06_couplers_RRESP;
  wire m06_couplers_to_m06_couplers_RVALID;
  wire [31:0]m06_couplers_to_m06_couplers_WDATA;
  wire m06_couplers_to_m06_couplers_WREADY;
  wire [3:0]m06_couplers_to_m06_couplers_WSTRB;
  wire m06_couplers_to_m06_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m06_couplers_to_m06_couplers_ARADDR;
  assign M_AXI_arvalid = m06_couplers_to_m06_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m06_couplers_to_m06_couplers_AWADDR;
  assign M_AXI_awvalid = m06_couplers_to_m06_couplers_AWVALID;
  assign M_AXI_bready = m06_couplers_to_m06_couplers_BREADY;
  assign M_AXI_rready = m06_couplers_to_m06_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m06_couplers_to_m06_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m06_couplers_to_m06_couplers_WSTRB;
  assign M_AXI_wvalid = m06_couplers_to_m06_couplers_WVALID;
  assign S_AXI_arready = m06_couplers_to_m06_couplers_ARREADY;
  assign S_AXI_awready = m06_couplers_to_m06_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m06_couplers_to_m06_couplers_BRESP;
  assign S_AXI_bvalid = m06_couplers_to_m06_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m06_couplers_to_m06_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m06_couplers_to_m06_couplers_RRESP;
  assign S_AXI_rvalid = m06_couplers_to_m06_couplers_RVALID;
  assign S_AXI_wready = m06_couplers_to_m06_couplers_WREADY;
  assign m06_couplers_to_m06_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m06_couplers_to_m06_couplers_ARREADY = M_AXI_arready;
  assign m06_couplers_to_m06_couplers_ARVALID = S_AXI_arvalid;
  assign m06_couplers_to_m06_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m06_couplers_to_m06_couplers_AWREADY = M_AXI_awready;
  assign m06_couplers_to_m06_couplers_AWVALID = S_AXI_awvalid;
  assign m06_couplers_to_m06_couplers_BREADY = S_AXI_bready;
  assign m06_couplers_to_m06_couplers_BRESP = M_AXI_bresp[1:0];
  assign m06_couplers_to_m06_couplers_BVALID = M_AXI_bvalid;
  assign m06_couplers_to_m06_couplers_RDATA = M_AXI_rdata[31:0];
  assign m06_couplers_to_m06_couplers_RREADY = S_AXI_rready;
  assign m06_couplers_to_m06_couplers_RRESP = M_AXI_rresp[1:0];
  assign m06_couplers_to_m06_couplers_RVALID = M_AXI_rvalid;
  assign m06_couplers_to_m06_couplers_WDATA = S_AXI_wdata[31:0];
  assign m06_couplers_to_m06_couplers_WREADY = M_AXI_wready;
  assign m06_couplers_to_m06_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m06_couplers_to_m06_couplers_WVALID = S_AXI_wvalid;
endmodule

module m07_couplers_imp_1LJ31O0
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m07_couplers_to_m07_couplers_ARADDR;
  wire [0:0]m07_couplers_to_m07_couplers_ARREADY;
  wire [0:0]m07_couplers_to_m07_couplers_ARVALID;
  wire [31:0]m07_couplers_to_m07_couplers_AWADDR;
  wire [0:0]m07_couplers_to_m07_couplers_AWREADY;
  wire [0:0]m07_couplers_to_m07_couplers_AWVALID;
  wire [0:0]m07_couplers_to_m07_couplers_BREADY;
  wire [1:0]m07_couplers_to_m07_couplers_BRESP;
  wire [0:0]m07_couplers_to_m07_couplers_BVALID;
  wire [31:0]m07_couplers_to_m07_couplers_RDATA;
  wire [0:0]m07_couplers_to_m07_couplers_RREADY;
  wire [1:0]m07_couplers_to_m07_couplers_RRESP;
  wire [0:0]m07_couplers_to_m07_couplers_RVALID;
  wire [31:0]m07_couplers_to_m07_couplers_WDATA;
  wire [0:0]m07_couplers_to_m07_couplers_WREADY;
  wire [3:0]m07_couplers_to_m07_couplers_WSTRB;
  wire [0:0]m07_couplers_to_m07_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m07_couplers_to_m07_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m07_couplers_to_m07_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m07_couplers_to_m07_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m07_couplers_to_m07_couplers_AWVALID;
  assign M_AXI_bready[0] = m07_couplers_to_m07_couplers_BREADY;
  assign M_AXI_rready[0] = m07_couplers_to_m07_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m07_couplers_to_m07_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m07_couplers_to_m07_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m07_couplers_to_m07_couplers_WVALID;
  assign S_AXI_arready[0] = m07_couplers_to_m07_couplers_ARREADY;
  assign S_AXI_awready[0] = m07_couplers_to_m07_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m07_couplers_to_m07_couplers_BRESP;
  assign S_AXI_bvalid[0] = m07_couplers_to_m07_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m07_couplers_to_m07_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m07_couplers_to_m07_couplers_RRESP;
  assign S_AXI_rvalid[0] = m07_couplers_to_m07_couplers_RVALID;
  assign S_AXI_wready[0] = m07_couplers_to_m07_couplers_WREADY;
  assign m07_couplers_to_m07_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m07_couplers_to_m07_couplers_ARREADY = M_AXI_arready[0];
  assign m07_couplers_to_m07_couplers_ARVALID = S_AXI_arvalid[0];
  assign m07_couplers_to_m07_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m07_couplers_to_m07_couplers_AWREADY = M_AXI_awready[0];
  assign m07_couplers_to_m07_couplers_AWVALID = S_AXI_awvalid[0];
  assign m07_couplers_to_m07_couplers_BREADY = S_AXI_bready[0];
  assign m07_couplers_to_m07_couplers_BRESP = M_AXI_bresp[1:0];
  assign m07_couplers_to_m07_couplers_BVALID = M_AXI_bvalid[0];
  assign m07_couplers_to_m07_couplers_RDATA = M_AXI_rdata[31:0];
  assign m07_couplers_to_m07_couplers_RREADY = S_AXI_rready[0];
  assign m07_couplers_to_m07_couplers_RRESP = M_AXI_rresp[1:0];
  assign m07_couplers_to_m07_couplers_RVALID = M_AXI_rvalid[0];
  assign m07_couplers_to_m07_couplers_WDATA = S_AXI_wdata[31:0];
  assign m07_couplers_to_m07_couplers_WREADY = M_AXI_wready[0];
  assign m07_couplers_to_m07_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m07_couplers_to_m07_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m08_couplers_imp_I8O64Q
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m08_couplers_to_m08_couplers_ARADDR;
  wire [0:0]m08_couplers_to_m08_couplers_ARREADY;
  wire [0:0]m08_couplers_to_m08_couplers_ARVALID;
  wire [31:0]m08_couplers_to_m08_couplers_AWADDR;
  wire [0:0]m08_couplers_to_m08_couplers_AWREADY;
  wire [0:0]m08_couplers_to_m08_couplers_AWVALID;
  wire [0:0]m08_couplers_to_m08_couplers_BREADY;
  wire [1:0]m08_couplers_to_m08_couplers_BRESP;
  wire [0:0]m08_couplers_to_m08_couplers_BVALID;
  wire [31:0]m08_couplers_to_m08_couplers_RDATA;
  wire [0:0]m08_couplers_to_m08_couplers_RREADY;
  wire [1:0]m08_couplers_to_m08_couplers_RRESP;
  wire [0:0]m08_couplers_to_m08_couplers_RVALID;
  wire [31:0]m08_couplers_to_m08_couplers_WDATA;
  wire [0:0]m08_couplers_to_m08_couplers_WREADY;
  wire [3:0]m08_couplers_to_m08_couplers_WSTRB;
  wire [0:0]m08_couplers_to_m08_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m08_couplers_to_m08_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m08_couplers_to_m08_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m08_couplers_to_m08_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m08_couplers_to_m08_couplers_AWVALID;
  assign M_AXI_bready[0] = m08_couplers_to_m08_couplers_BREADY;
  assign M_AXI_rready[0] = m08_couplers_to_m08_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m08_couplers_to_m08_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m08_couplers_to_m08_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m08_couplers_to_m08_couplers_WVALID;
  assign S_AXI_arready[0] = m08_couplers_to_m08_couplers_ARREADY;
  assign S_AXI_awready[0] = m08_couplers_to_m08_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m08_couplers_to_m08_couplers_BRESP;
  assign S_AXI_bvalid[0] = m08_couplers_to_m08_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m08_couplers_to_m08_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m08_couplers_to_m08_couplers_RRESP;
  assign S_AXI_rvalid[0] = m08_couplers_to_m08_couplers_RVALID;
  assign S_AXI_wready[0] = m08_couplers_to_m08_couplers_WREADY;
  assign m08_couplers_to_m08_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m08_couplers_to_m08_couplers_ARREADY = M_AXI_arready[0];
  assign m08_couplers_to_m08_couplers_ARVALID = S_AXI_arvalid[0];
  assign m08_couplers_to_m08_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m08_couplers_to_m08_couplers_AWREADY = M_AXI_awready[0];
  assign m08_couplers_to_m08_couplers_AWVALID = S_AXI_awvalid[0];
  assign m08_couplers_to_m08_couplers_BREADY = S_AXI_bready[0];
  assign m08_couplers_to_m08_couplers_BRESP = M_AXI_bresp[1:0];
  assign m08_couplers_to_m08_couplers_BVALID = M_AXI_bvalid[0];
  assign m08_couplers_to_m08_couplers_RDATA = M_AXI_rdata[31:0];
  assign m08_couplers_to_m08_couplers_RREADY = S_AXI_rready[0];
  assign m08_couplers_to_m08_couplers_RRESP = M_AXI_rresp[1:0];
  assign m08_couplers_to_m08_couplers_RVALID = M_AXI_rvalid[0];
  assign m08_couplers_to_m08_couplers_WDATA = S_AXI_wdata[31:0];
  assign m08_couplers_to_m08_couplers_WREADY = M_AXI_wready[0];
  assign m08_couplers_to_m08_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m08_couplers_to_m08_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m09_couplers_imp_1UJMM57
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m09_couplers_to_m09_couplers_ARADDR;
  wire [0:0]m09_couplers_to_m09_couplers_ARREADY;
  wire [0:0]m09_couplers_to_m09_couplers_ARVALID;
  wire [31:0]m09_couplers_to_m09_couplers_AWADDR;
  wire [0:0]m09_couplers_to_m09_couplers_AWREADY;
  wire [0:0]m09_couplers_to_m09_couplers_AWVALID;
  wire [0:0]m09_couplers_to_m09_couplers_BREADY;
  wire [1:0]m09_couplers_to_m09_couplers_BRESP;
  wire [0:0]m09_couplers_to_m09_couplers_BVALID;
  wire [31:0]m09_couplers_to_m09_couplers_RDATA;
  wire [0:0]m09_couplers_to_m09_couplers_RREADY;
  wire [1:0]m09_couplers_to_m09_couplers_RRESP;
  wire [0:0]m09_couplers_to_m09_couplers_RVALID;
  wire [31:0]m09_couplers_to_m09_couplers_WDATA;
  wire [0:0]m09_couplers_to_m09_couplers_WREADY;
  wire [3:0]m09_couplers_to_m09_couplers_WSTRB;
  wire [0:0]m09_couplers_to_m09_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m09_couplers_to_m09_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m09_couplers_to_m09_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m09_couplers_to_m09_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m09_couplers_to_m09_couplers_AWVALID;
  assign M_AXI_bready[0] = m09_couplers_to_m09_couplers_BREADY;
  assign M_AXI_rready[0] = m09_couplers_to_m09_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m09_couplers_to_m09_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m09_couplers_to_m09_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m09_couplers_to_m09_couplers_WVALID;
  assign S_AXI_arready[0] = m09_couplers_to_m09_couplers_ARREADY;
  assign S_AXI_awready[0] = m09_couplers_to_m09_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m09_couplers_to_m09_couplers_BRESP;
  assign S_AXI_bvalid[0] = m09_couplers_to_m09_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m09_couplers_to_m09_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m09_couplers_to_m09_couplers_RRESP;
  assign S_AXI_rvalid[0] = m09_couplers_to_m09_couplers_RVALID;
  assign S_AXI_wready[0] = m09_couplers_to_m09_couplers_WREADY;
  assign m09_couplers_to_m09_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m09_couplers_to_m09_couplers_ARREADY = M_AXI_arready[0];
  assign m09_couplers_to_m09_couplers_ARVALID = S_AXI_arvalid[0];
  assign m09_couplers_to_m09_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m09_couplers_to_m09_couplers_AWREADY = M_AXI_awready[0];
  assign m09_couplers_to_m09_couplers_AWVALID = S_AXI_awvalid[0];
  assign m09_couplers_to_m09_couplers_BREADY = S_AXI_bready[0];
  assign m09_couplers_to_m09_couplers_BRESP = M_AXI_bresp[1:0];
  assign m09_couplers_to_m09_couplers_BVALID = M_AXI_bvalid[0];
  assign m09_couplers_to_m09_couplers_RDATA = M_AXI_rdata[31:0];
  assign m09_couplers_to_m09_couplers_RREADY = S_AXI_rready[0];
  assign m09_couplers_to_m09_couplers_RRESP = M_AXI_rresp[1:0];
  assign m09_couplers_to_m09_couplers_RVALID = M_AXI_rvalid[0];
  assign m09_couplers_to_m09_couplers_WDATA = S_AXI_wdata[31:0];
  assign m09_couplers_to_m09_couplers_WREADY = M_AXI_wready[0];
  assign m09_couplers_to_m09_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m09_couplers_to_m09_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m10_couplers_imp_1E8AJGM
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m10_couplers_to_m10_couplers_ARADDR;
  wire [0:0]m10_couplers_to_m10_couplers_ARREADY;
  wire [0:0]m10_couplers_to_m10_couplers_ARVALID;
  wire [31:0]m10_couplers_to_m10_couplers_AWADDR;
  wire [0:0]m10_couplers_to_m10_couplers_AWREADY;
  wire [0:0]m10_couplers_to_m10_couplers_AWVALID;
  wire [0:0]m10_couplers_to_m10_couplers_BREADY;
  wire [1:0]m10_couplers_to_m10_couplers_BRESP;
  wire [0:0]m10_couplers_to_m10_couplers_BVALID;
  wire [31:0]m10_couplers_to_m10_couplers_RDATA;
  wire [0:0]m10_couplers_to_m10_couplers_RREADY;
  wire [1:0]m10_couplers_to_m10_couplers_RRESP;
  wire [0:0]m10_couplers_to_m10_couplers_RVALID;
  wire [31:0]m10_couplers_to_m10_couplers_WDATA;
  wire [0:0]m10_couplers_to_m10_couplers_WREADY;
  wire [0:0]m10_couplers_to_m10_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m10_couplers_to_m10_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m10_couplers_to_m10_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m10_couplers_to_m10_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m10_couplers_to_m10_couplers_AWVALID;
  assign M_AXI_bready[0] = m10_couplers_to_m10_couplers_BREADY;
  assign M_AXI_rready[0] = m10_couplers_to_m10_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m10_couplers_to_m10_couplers_WDATA;
  assign M_AXI_wvalid[0] = m10_couplers_to_m10_couplers_WVALID;
  assign S_AXI_arready[0] = m10_couplers_to_m10_couplers_ARREADY;
  assign S_AXI_awready[0] = m10_couplers_to_m10_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m10_couplers_to_m10_couplers_BRESP;
  assign S_AXI_bvalid[0] = m10_couplers_to_m10_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m10_couplers_to_m10_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m10_couplers_to_m10_couplers_RRESP;
  assign S_AXI_rvalid[0] = m10_couplers_to_m10_couplers_RVALID;
  assign S_AXI_wready[0] = m10_couplers_to_m10_couplers_WREADY;
  assign m10_couplers_to_m10_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m10_couplers_to_m10_couplers_ARREADY = M_AXI_arready[0];
  assign m10_couplers_to_m10_couplers_ARVALID = S_AXI_arvalid[0];
  assign m10_couplers_to_m10_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m10_couplers_to_m10_couplers_AWREADY = M_AXI_awready[0];
  assign m10_couplers_to_m10_couplers_AWVALID = S_AXI_awvalid[0];
  assign m10_couplers_to_m10_couplers_BREADY = S_AXI_bready[0];
  assign m10_couplers_to_m10_couplers_BRESP = M_AXI_bresp[1:0];
  assign m10_couplers_to_m10_couplers_BVALID = M_AXI_bvalid[0];
  assign m10_couplers_to_m10_couplers_RDATA = M_AXI_rdata[31:0];
  assign m10_couplers_to_m10_couplers_RREADY = S_AXI_rready[0];
  assign m10_couplers_to_m10_couplers_RRESP = M_AXI_rresp[1:0];
  assign m10_couplers_to_m10_couplers_RVALID = M_AXI_rvalid[0];
  assign m10_couplers_to_m10_couplers_WDATA = S_AXI_wdata[31:0];
  assign m10_couplers_to_m10_couplers_WREADY = M_AXI_wready[0];
  assign m10_couplers_to_m10_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module s00_couplers_imp_1F7178
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wid,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [11:0]S_AXI_arid;
  input [3:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [11:0]S_AXI_awid;
  input [3:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [11:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [11:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [11:0]S_AXI_wid;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [31:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [11:0]s00_couplers_to_auto_pc_ARID;
  wire [3:0]s00_couplers_to_auto_pc_ARLEN;
  wire [1:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [31:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [11:0]s00_couplers_to_auto_pc_AWID;
  wire [3:0]s00_couplers_to_auto_pc_AWLEN;
  wire [1:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire [11:0]s00_couplers_to_auto_pc_BID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [11:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire [11:0]s00_couplers_to_auto_pc_WID;
  wire s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[11:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[11:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[11:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[3:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[1:0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[11:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[3:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[1:0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WID = S_AXI_wid[11:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_2 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wid(s00_couplers_to_auto_pc_WID),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

module s00_couplers_imp_N73705
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output M_AXI_araddr;
  output M_AXI_arburst;
  output M_AXI_arcache;
  output M_AXI_arid;
  output M_AXI_arlen;
  output M_AXI_arlock;
  output M_AXI_arprot;
  output M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arsize;
  output M_AXI_arvalid;
  output M_AXI_awaddr;
  output M_AXI_awburst;
  output M_AXI_awcache;
  output M_AXI_awid;
  output M_AXI_awlen;
  output M_AXI_awlock;
  output M_AXI_awprot;
  output M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awsize;
  output M_AXI_awvalid;
  input M_AXI_bid;
  output M_AXI_bready;
  input M_AXI_bresp;
  input M_AXI_bvalid;
  input M_AXI_rdata;
  input M_AXI_rid;
  input M_AXI_rlast;
  output M_AXI_rready;
  input M_AXI_rresp;
  input M_AXI_rvalid;
  output M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input S_AXI_araddr;
  input S_AXI_arburst;
  input S_AXI_arcache;
  input S_AXI_arid;
  input S_AXI_arlen;
  input S_AXI_arlock;
  input S_AXI_arprot;
  input S_AXI_arqos;
  output S_AXI_arready;
  input S_AXI_arsize;
  input S_AXI_arvalid;
  input S_AXI_awaddr;
  input S_AXI_awburst;
  input S_AXI_awcache;
  input S_AXI_awid;
  input S_AXI_awlen;
  input S_AXI_awlock;
  input S_AXI_awprot;
  input S_AXI_awqos;
  output S_AXI_awready;
  input S_AXI_awsize;
  input S_AXI_awvalid;
  output S_AXI_bid;
  input S_AXI_bready;
  output S_AXI_bresp;
  output S_AXI_bvalid;
  output S_AXI_rdata;
  output S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output S_AXI_rresp;
  output S_AXI_rvalid;
  input S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input S_AXI_wstrb;
  input S_AXI_wvalid;

  wire s00_couplers_to_s00_couplers_ARADDR;
  wire s00_couplers_to_s00_couplers_ARBURST;
  wire s00_couplers_to_s00_couplers_ARCACHE;
  wire s00_couplers_to_s00_couplers_ARID;
  wire s00_couplers_to_s00_couplers_ARLEN;
  wire s00_couplers_to_s00_couplers_ARLOCK;
  wire s00_couplers_to_s00_couplers_ARPROT;
  wire s00_couplers_to_s00_couplers_ARQOS;
  wire s00_couplers_to_s00_couplers_ARREADY;
  wire s00_couplers_to_s00_couplers_ARSIZE;
  wire s00_couplers_to_s00_couplers_ARVALID;
  wire s00_couplers_to_s00_couplers_AWADDR;
  wire s00_couplers_to_s00_couplers_AWBURST;
  wire s00_couplers_to_s00_couplers_AWCACHE;
  wire s00_couplers_to_s00_couplers_AWID;
  wire s00_couplers_to_s00_couplers_AWLEN;
  wire s00_couplers_to_s00_couplers_AWLOCK;
  wire s00_couplers_to_s00_couplers_AWPROT;
  wire s00_couplers_to_s00_couplers_AWQOS;
  wire s00_couplers_to_s00_couplers_AWREADY;
  wire s00_couplers_to_s00_couplers_AWSIZE;
  wire s00_couplers_to_s00_couplers_AWVALID;
  wire s00_couplers_to_s00_couplers_BID;
  wire s00_couplers_to_s00_couplers_BREADY;
  wire s00_couplers_to_s00_couplers_BRESP;
  wire s00_couplers_to_s00_couplers_BVALID;
  wire s00_couplers_to_s00_couplers_RDATA;
  wire s00_couplers_to_s00_couplers_RID;
  wire s00_couplers_to_s00_couplers_RLAST;
  wire s00_couplers_to_s00_couplers_RREADY;
  wire s00_couplers_to_s00_couplers_RRESP;
  wire s00_couplers_to_s00_couplers_RVALID;
  wire s00_couplers_to_s00_couplers_WDATA;
  wire s00_couplers_to_s00_couplers_WLAST;
  wire s00_couplers_to_s00_couplers_WREADY;
  wire s00_couplers_to_s00_couplers_WSTRB;
  wire s00_couplers_to_s00_couplers_WVALID;

  assign M_AXI_araddr = s00_couplers_to_s00_couplers_ARADDR;
  assign M_AXI_arburst = s00_couplers_to_s00_couplers_ARBURST;
  assign M_AXI_arcache = s00_couplers_to_s00_couplers_ARCACHE;
  assign M_AXI_arid = s00_couplers_to_s00_couplers_ARID;
  assign M_AXI_arlen = s00_couplers_to_s00_couplers_ARLEN;
  assign M_AXI_arlock = s00_couplers_to_s00_couplers_ARLOCK;
  assign M_AXI_arprot = s00_couplers_to_s00_couplers_ARPROT;
  assign M_AXI_arqos = s00_couplers_to_s00_couplers_ARQOS;
  assign M_AXI_arsize = s00_couplers_to_s00_couplers_ARSIZE;
  assign M_AXI_arvalid = s00_couplers_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr = s00_couplers_to_s00_couplers_AWADDR;
  assign M_AXI_awburst = s00_couplers_to_s00_couplers_AWBURST;
  assign M_AXI_awcache = s00_couplers_to_s00_couplers_AWCACHE;
  assign M_AXI_awid = s00_couplers_to_s00_couplers_AWID;
  assign M_AXI_awlen = s00_couplers_to_s00_couplers_AWLEN;
  assign M_AXI_awlock = s00_couplers_to_s00_couplers_AWLOCK;
  assign M_AXI_awprot = s00_couplers_to_s00_couplers_AWPROT;
  assign M_AXI_awqos = s00_couplers_to_s00_couplers_AWQOS;
  assign M_AXI_awsize = s00_couplers_to_s00_couplers_AWSIZE;
  assign M_AXI_awvalid = s00_couplers_to_s00_couplers_AWVALID;
  assign M_AXI_bready = s00_couplers_to_s00_couplers_BREADY;
  assign M_AXI_rready = s00_couplers_to_s00_couplers_RREADY;
  assign M_AXI_wdata = s00_couplers_to_s00_couplers_WDATA;
  assign M_AXI_wlast = s00_couplers_to_s00_couplers_WLAST;
  assign M_AXI_wstrb = s00_couplers_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = s00_couplers_to_s00_couplers_WVALID;
  assign S_AXI_arready = s00_couplers_to_s00_couplers_ARREADY;
  assign S_AXI_awready = s00_couplers_to_s00_couplers_AWREADY;
  assign S_AXI_bid = s00_couplers_to_s00_couplers_BID;
  assign S_AXI_bresp = s00_couplers_to_s00_couplers_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_s00_couplers_BVALID;
  assign S_AXI_rdata = s00_couplers_to_s00_couplers_RDATA;
  assign S_AXI_rid = s00_couplers_to_s00_couplers_RID;
  assign S_AXI_rlast = s00_couplers_to_s00_couplers_RLAST;
  assign S_AXI_rresp = s00_couplers_to_s00_couplers_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_couplers_RVALID;
  assign S_AXI_wready = s00_couplers_to_s00_couplers_WREADY;
  assign s00_couplers_to_s00_couplers_ARADDR = S_AXI_araddr;
  assign s00_couplers_to_s00_couplers_ARBURST = S_AXI_arburst;
  assign s00_couplers_to_s00_couplers_ARCACHE = S_AXI_arcache;
  assign s00_couplers_to_s00_couplers_ARID = S_AXI_arid;
  assign s00_couplers_to_s00_couplers_ARLEN = S_AXI_arlen;
  assign s00_couplers_to_s00_couplers_ARLOCK = S_AXI_arlock;
  assign s00_couplers_to_s00_couplers_ARPROT = S_AXI_arprot;
  assign s00_couplers_to_s00_couplers_ARQOS = S_AXI_arqos;
  assign s00_couplers_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_couplers_to_s00_couplers_ARSIZE = S_AXI_arsize;
  assign s00_couplers_to_s00_couplers_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_couplers_AWADDR = S_AXI_awaddr;
  assign s00_couplers_to_s00_couplers_AWBURST = S_AXI_awburst;
  assign s00_couplers_to_s00_couplers_AWCACHE = S_AXI_awcache;
  assign s00_couplers_to_s00_couplers_AWID = S_AXI_awid;
  assign s00_couplers_to_s00_couplers_AWLEN = S_AXI_awlen;
  assign s00_couplers_to_s00_couplers_AWLOCK = S_AXI_awlock;
  assign s00_couplers_to_s00_couplers_AWPROT = S_AXI_awprot;
  assign s00_couplers_to_s00_couplers_AWQOS = S_AXI_awqos;
  assign s00_couplers_to_s00_couplers_AWREADY = M_AXI_awready;
  assign s00_couplers_to_s00_couplers_AWSIZE = S_AXI_awsize;
  assign s00_couplers_to_s00_couplers_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_s00_couplers_BID = M_AXI_bid;
  assign s00_couplers_to_s00_couplers_BREADY = S_AXI_bready;
  assign s00_couplers_to_s00_couplers_BRESP = M_AXI_bresp;
  assign s00_couplers_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign s00_couplers_to_s00_couplers_RDATA = M_AXI_rdata;
  assign s00_couplers_to_s00_couplers_RID = M_AXI_rid;
  assign s00_couplers_to_s00_couplers_RLAST = M_AXI_rlast;
  assign s00_couplers_to_s00_couplers_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_couplers_RRESP = M_AXI_rresp;
  assign s00_couplers_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign s00_couplers_to_s00_couplers_WDATA = S_AXI_wdata;
  assign s00_couplers_to_s00_couplers_WLAST = S_AXI_wlast;
  assign s00_couplers_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_s00_couplers_WSTRB = S_AXI_wstrb;
  assign s00_couplers_to_s00_couplers_WVALID = S_AXI_wvalid;
endmodule

module s00_couplers_imp_XD5O71
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  output [63:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;

  wire [31:0]s00_couplers_to_s00_couplers_ARADDR;
  wire [1:0]s00_couplers_to_s00_couplers_ARBURST;
  wire [3:0]s00_couplers_to_s00_couplers_ARCACHE;
  wire [7:0]s00_couplers_to_s00_couplers_ARLEN;
  wire [2:0]s00_couplers_to_s00_couplers_ARPROT;
  wire s00_couplers_to_s00_couplers_ARREADY;
  wire [2:0]s00_couplers_to_s00_couplers_ARSIZE;
  wire s00_couplers_to_s00_couplers_ARVALID;
  wire [63:0]s00_couplers_to_s00_couplers_RDATA;
  wire s00_couplers_to_s00_couplers_RLAST;
  wire s00_couplers_to_s00_couplers_RREADY;
  wire [1:0]s00_couplers_to_s00_couplers_RRESP;
  wire s00_couplers_to_s00_couplers_RVALID;

  assign M_AXI_araddr[31:0] = s00_couplers_to_s00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = s00_couplers_to_s00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = s00_couplers_to_s00_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = s00_couplers_to_s00_couplers_ARLEN;
  assign M_AXI_arprot[2:0] = s00_couplers_to_s00_couplers_ARPROT;
  assign M_AXI_arsize[2:0] = s00_couplers_to_s00_couplers_ARSIZE;
  assign M_AXI_arvalid = s00_couplers_to_s00_couplers_ARVALID;
  assign M_AXI_rready = s00_couplers_to_s00_couplers_RREADY;
  assign S_AXI_arready = s00_couplers_to_s00_couplers_ARREADY;
  assign S_AXI_rdata[63:0] = s00_couplers_to_s00_couplers_RDATA;
  assign S_AXI_rlast = s00_couplers_to_s00_couplers_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_couplers_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_couplers_RVALID;
  assign s00_couplers_to_s00_couplers_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_s00_couplers_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_s00_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_s00_couplers_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_s00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_couplers_to_s00_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_s00_couplers_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_couplers_RDATA = M_AXI_rdata[63:0];
  assign s00_couplers_to_s00_couplers_RLAST = M_AXI_rlast;
  assign s00_couplers_to_s00_couplers_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_couplers_to_s00_couplers_RVALID = M_AXI_rvalid;
endmodule

module s01_couplers_imp_1BIWFNP
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output M_AXI_araddr;
  output M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output M_AXI_awaddr;
  output M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input M_AXI_bresp;
  input M_AXI_bvalid;
  input M_AXI_rdata;
  output M_AXI_rready;
  input M_AXI_rresp;
  input M_AXI_rvalid;
  output M_AXI_wdata;
  input M_AXI_wready;
  output M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input S_AXI_araddr;
  input S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input S_AXI_awaddr;
  input S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output S_AXI_bresp;
  output S_AXI_bvalid;
  output S_AXI_rdata;
  input S_AXI_rready;
  output S_AXI_rresp;
  output S_AXI_rvalid;
  input S_AXI_wdata;
  output S_AXI_wready;
  input S_AXI_wstrb;
  input S_AXI_wvalid;

  wire s01_couplers_to_s01_couplers_ARADDR;
  wire s01_couplers_to_s01_couplers_ARPROT;
  wire s01_couplers_to_s01_couplers_ARREADY;
  wire s01_couplers_to_s01_couplers_ARVALID;
  wire s01_couplers_to_s01_couplers_AWADDR;
  wire s01_couplers_to_s01_couplers_AWPROT;
  wire s01_couplers_to_s01_couplers_AWREADY;
  wire s01_couplers_to_s01_couplers_AWVALID;
  wire s01_couplers_to_s01_couplers_BREADY;
  wire s01_couplers_to_s01_couplers_BRESP;
  wire s01_couplers_to_s01_couplers_BVALID;
  wire s01_couplers_to_s01_couplers_RDATA;
  wire s01_couplers_to_s01_couplers_RREADY;
  wire s01_couplers_to_s01_couplers_RRESP;
  wire s01_couplers_to_s01_couplers_RVALID;
  wire s01_couplers_to_s01_couplers_WDATA;
  wire s01_couplers_to_s01_couplers_WREADY;
  wire s01_couplers_to_s01_couplers_WSTRB;
  wire s01_couplers_to_s01_couplers_WVALID;

  assign M_AXI_araddr = s01_couplers_to_s01_couplers_ARADDR;
  assign M_AXI_arprot = s01_couplers_to_s01_couplers_ARPROT;
  assign M_AXI_arvalid = s01_couplers_to_s01_couplers_ARVALID;
  assign M_AXI_awaddr = s01_couplers_to_s01_couplers_AWADDR;
  assign M_AXI_awprot = s01_couplers_to_s01_couplers_AWPROT;
  assign M_AXI_awvalid = s01_couplers_to_s01_couplers_AWVALID;
  assign M_AXI_bready = s01_couplers_to_s01_couplers_BREADY;
  assign M_AXI_rready = s01_couplers_to_s01_couplers_RREADY;
  assign M_AXI_wdata = s01_couplers_to_s01_couplers_WDATA;
  assign M_AXI_wstrb = s01_couplers_to_s01_couplers_WSTRB;
  assign M_AXI_wvalid = s01_couplers_to_s01_couplers_WVALID;
  assign S_AXI_arready = s01_couplers_to_s01_couplers_ARREADY;
  assign S_AXI_awready = s01_couplers_to_s01_couplers_AWREADY;
  assign S_AXI_bresp = s01_couplers_to_s01_couplers_BRESP;
  assign S_AXI_bvalid = s01_couplers_to_s01_couplers_BVALID;
  assign S_AXI_rdata = s01_couplers_to_s01_couplers_RDATA;
  assign S_AXI_rresp = s01_couplers_to_s01_couplers_RRESP;
  assign S_AXI_rvalid = s01_couplers_to_s01_couplers_RVALID;
  assign S_AXI_wready = s01_couplers_to_s01_couplers_WREADY;
  assign s01_couplers_to_s01_couplers_ARADDR = S_AXI_araddr;
  assign s01_couplers_to_s01_couplers_ARPROT = S_AXI_arprot;
  assign s01_couplers_to_s01_couplers_ARREADY = M_AXI_arready;
  assign s01_couplers_to_s01_couplers_ARVALID = S_AXI_arvalid;
  assign s01_couplers_to_s01_couplers_AWADDR = S_AXI_awaddr;
  assign s01_couplers_to_s01_couplers_AWPROT = S_AXI_awprot;
  assign s01_couplers_to_s01_couplers_AWREADY = M_AXI_awready;
  assign s01_couplers_to_s01_couplers_AWVALID = S_AXI_awvalid;
  assign s01_couplers_to_s01_couplers_BREADY = S_AXI_bready;
  assign s01_couplers_to_s01_couplers_BRESP = M_AXI_bresp;
  assign s01_couplers_to_s01_couplers_BVALID = M_AXI_bvalid;
  assign s01_couplers_to_s01_couplers_RDATA = M_AXI_rdata;
  assign s01_couplers_to_s01_couplers_RREADY = S_AXI_rready;
  assign s01_couplers_to_s01_couplers_RRESP = M_AXI_rresp;
  assign s01_couplers_to_s01_couplers_RVALID = M_AXI_rvalid;
  assign s01_couplers_to_s01_couplers_WDATA = S_AXI_wdata;
  assign s01_couplers_to_s01_couplers_WREADY = M_AXI_wready;
  assign s01_couplers_to_s01_couplers_WSTRB = S_AXI_wstrb;
  assign s01_couplers_to_s01_couplers_WVALID = S_AXI_wvalid;
endmodule

module s01_couplers_imp_1NF6ER0
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [63:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_us_to_s01_couplers_ARADDR;
  wire [1:0]auto_us_to_s01_couplers_ARBURST;
  wire [3:0]auto_us_to_s01_couplers_ARCACHE;
  wire [7:0]auto_us_to_s01_couplers_ARLEN;
  wire [0:0]auto_us_to_s01_couplers_ARLOCK;
  wire [2:0]auto_us_to_s01_couplers_ARPROT;
  wire [3:0]auto_us_to_s01_couplers_ARQOS;
  wire auto_us_to_s01_couplers_ARREADY;
  wire [2:0]auto_us_to_s01_couplers_ARSIZE;
  wire auto_us_to_s01_couplers_ARVALID;
  wire [31:0]auto_us_to_s01_couplers_AWADDR;
  wire [1:0]auto_us_to_s01_couplers_AWBURST;
  wire [3:0]auto_us_to_s01_couplers_AWCACHE;
  wire [7:0]auto_us_to_s01_couplers_AWLEN;
  wire [0:0]auto_us_to_s01_couplers_AWLOCK;
  wire [2:0]auto_us_to_s01_couplers_AWPROT;
  wire [3:0]auto_us_to_s01_couplers_AWQOS;
  wire auto_us_to_s01_couplers_AWREADY;
  wire [2:0]auto_us_to_s01_couplers_AWSIZE;
  wire auto_us_to_s01_couplers_AWVALID;
  wire auto_us_to_s01_couplers_BREADY;
  wire [1:0]auto_us_to_s01_couplers_BRESP;
  wire auto_us_to_s01_couplers_BVALID;
  wire [63:0]auto_us_to_s01_couplers_RDATA;
  wire auto_us_to_s01_couplers_RLAST;
  wire auto_us_to_s01_couplers_RREADY;
  wire [1:0]auto_us_to_s01_couplers_RRESP;
  wire auto_us_to_s01_couplers_RVALID;
  wire [63:0]auto_us_to_s01_couplers_WDATA;
  wire auto_us_to_s01_couplers_WLAST;
  wire auto_us_to_s01_couplers_WREADY;
  wire [7:0]auto_us_to_s01_couplers_WSTRB;
  wire auto_us_to_s01_couplers_WVALID;
  wire [31:0]s01_couplers_to_auto_us_ARADDR;
  wire [1:0]s01_couplers_to_auto_us_ARBURST;
  wire [3:0]s01_couplers_to_auto_us_ARCACHE;
  wire [7:0]s01_couplers_to_auto_us_ARLEN;
  wire [1:0]s01_couplers_to_auto_us_ARLOCK;
  wire [2:0]s01_couplers_to_auto_us_ARPROT;
  wire [3:0]s01_couplers_to_auto_us_ARQOS;
  wire s01_couplers_to_auto_us_ARREADY;
  wire [3:0]s01_couplers_to_auto_us_ARREGION;
  wire [2:0]s01_couplers_to_auto_us_ARSIZE;
  wire s01_couplers_to_auto_us_ARVALID;
  wire [31:0]s01_couplers_to_auto_us_AWADDR;
  wire [1:0]s01_couplers_to_auto_us_AWBURST;
  wire [3:0]s01_couplers_to_auto_us_AWCACHE;
  wire [7:0]s01_couplers_to_auto_us_AWLEN;
  wire [1:0]s01_couplers_to_auto_us_AWLOCK;
  wire [2:0]s01_couplers_to_auto_us_AWPROT;
  wire [3:0]s01_couplers_to_auto_us_AWQOS;
  wire s01_couplers_to_auto_us_AWREADY;
  wire [3:0]s01_couplers_to_auto_us_AWREGION;
  wire [2:0]s01_couplers_to_auto_us_AWSIZE;
  wire s01_couplers_to_auto_us_AWVALID;
  wire s01_couplers_to_auto_us_BREADY;
  wire [1:0]s01_couplers_to_auto_us_BRESP;
  wire s01_couplers_to_auto_us_BVALID;
  wire [31:0]s01_couplers_to_auto_us_RDATA;
  wire s01_couplers_to_auto_us_RLAST;
  wire s01_couplers_to_auto_us_RREADY;
  wire [1:0]s01_couplers_to_auto_us_RRESP;
  wire s01_couplers_to_auto_us_RVALID;
  wire [31:0]s01_couplers_to_auto_us_WDATA;
  wire s01_couplers_to_auto_us_WLAST;
  wire s01_couplers_to_auto_us_WREADY;
  wire [3:0]s01_couplers_to_auto_us_WSTRB;
  wire s01_couplers_to_auto_us_WVALID;

  assign M_AXI_araddr[31:0] = auto_us_to_s01_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_us_to_s01_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_us_to_s01_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_us_to_s01_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_us_to_s01_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_us_to_s01_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_us_to_s01_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_us_to_s01_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_us_to_s01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_us_to_s01_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_us_to_s01_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_us_to_s01_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = auto_us_to_s01_couplers_AWLEN;
  assign M_AXI_awlock[0] = auto_us_to_s01_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_us_to_s01_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_us_to_s01_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_us_to_s01_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_us_to_s01_couplers_AWVALID;
  assign M_AXI_bready = auto_us_to_s01_couplers_BREADY;
  assign M_AXI_rready = auto_us_to_s01_couplers_RREADY;
  assign M_AXI_wdata[63:0] = auto_us_to_s01_couplers_WDATA;
  assign M_AXI_wlast = auto_us_to_s01_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_us_to_s01_couplers_WSTRB;
  assign M_AXI_wvalid = auto_us_to_s01_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = s01_couplers_to_auto_us_ARREADY;
  assign S_AXI_awready = s01_couplers_to_auto_us_AWREADY;
  assign S_AXI_bresp[1:0] = s01_couplers_to_auto_us_BRESP;
  assign S_AXI_bvalid = s01_couplers_to_auto_us_BVALID;
  assign S_AXI_rdata[31:0] = s01_couplers_to_auto_us_RDATA;
  assign S_AXI_rlast = s01_couplers_to_auto_us_RLAST;
  assign S_AXI_rresp[1:0] = s01_couplers_to_auto_us_RRESP;
  assign S_AXI_rvalid = s01_couplers_to_auto_us_RVALID;
  assign S_AXI_wready = s01_couplers_to_auto_us_WREADY;
  assign auto_us_to_s01_couplers_ARREADY = M_AXI_arready;
  assign auto_us_to_s01_couplers_AWREADY = M_AXI_awready;
  assign auto_us_to_s01_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_us_to_s01_couplers_BVALID = M_AXI_bvalid;
  assign auto_us_to_s01_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_us_to_s01_couplers_RLAST = M_AXI_rlast;
  assign auto_us_to_s01_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_us_to_s01_couplers_RVALID = M_AXI_rvalid;
  assign auto_us_to_s01_couplers_WREADY = M_AXI_wready;
  assign s01_couplers_to_auto_us_ARADDR = S_AXI_araddr[31:0];
  assign s01_couplers_to_auto_us_ARBURST = S_AXI_arburst[1:0];
  assign s01_couplers_to_auto_us_ARCACHE = S_AXI_arcache[3:0];
  assign s01_couplers_to_auto_us_ARLEN = S_AXI_arlen[7:0];
  assign s01_couplers_to_auto_us_ARLOCK = S_AXI_arlock[1:0];
  assign s01_couplers_to_auto_us_ARPROT = S_AXI_arprot[2:0];
  assign s01_couplers_to_auto_us_ARQOS = S_AXI_arqos[3:0];
  assign s01_couplers_to_auto_us_ARREGION = S_AXI_arregion[3:0];
  assign s01_couplers_to_auto_us_ARSIZE = S_AXI_arsize[2:0];
  assign s01_couplers_to_auto_us_ARVALID = S_AXI_arvalid;
  assign s01_couplers_to_auto_us_AWADDR = S_AXI_awaddr[31:0];
  assign s01_couplers_to_auto_us_AWBURST = S_AXI_awburst[1:0];
  assign s01_couplers_to_auto_us_AWCACHE = S_AXI_awcache[3:0];
  assign s01_couplers_to_auto_us_AWLEN = S_AXI_awlen[7:0];
  assign s01_couplers_to_auto_us_AWLOCK = S_AXI_awlock[1:0];
  assign s01_couplers_to_auto_us_AWPROT = S_AXI_awprot[2:0];
  assign s01_couplers_to_auto_us_AWQOS = S_AXI_awqos[3:0];
  assign s01_couplers_to_auto_us_AWREGION = S_AXI_awregion[3:0];
  assign s01_couplers_to_auto_us_AWSIZE = S_AXI_awsize[2:0];
  assign s01_couplers_to_auto_us_AWVALID = S_AXI_awvalid;
  assign s01_couplers_to_auto_us_BREADY = S_AXI_bready;
  assign s01_couplers_to_auto_us_RREADY = S_AXI_rready;
  assign s01_couplers_to_auto_us_WDATA = S_AXI_wdata[31:0];
  assign s01_couplers_to_auto_us_WLAST = S_AXI_wlast;
  assign s01_couplers_to_auto_us_WSTRB = S_AXI_wstrb[3:0];
  assign s01_couplers_to_auto_us_WVALID = S_AXI_wvalid;
  system_auto_us_0 auto_us
       (.m_axi_araddr(auto_us_to_s01_couplers_ARADDR),
        .m_axi_arburst(auto_us_to_s01_couplers_ARBURST),
        .m_axi_arcache(auto_us_to_s01_couplers_ARCACHE),
        .m_axi_arlen(auto_us_to_s01_couplers_ARLEN),
        .m_axi_arlock(auto_us_to_s01_couplers_ARLOCK),
        .m_axi_arprot(auto_us_to_s01_couplers_ARPROT),
        .m_axi_arqos(auto_us_to_s01_couplers_ARQOS),
        .m_axi_arready(auto_us_to_s01_couplers_ARREADY),
        .m_axi_arsize(auto_us_to_s01_couplers_ARSIZE),
        .m_axi_arvalid(auto_us_to_s01_couplers_ARVALID),
        .m_axi_awaddr(auto_us_to_s01_couplers_AWADDR),
        .m_axi_awburst(auto_us_to_s01_couplers_AWBURST),
        .m_axi_awcache(auto_us_to_s01_couplers_AWCACHE),
        .m_axi_awlen(auto_us_to_s01_couplers_AWLEN),
        .m_axi_awlock(auto_us_to_s01_couplers_AWLOCK),
        .m_axi_awprot(auto_us_to_s01_couplers_AWPROT),
        .m_axi_awqos(auto_us_to_s01_couplers_AWQOS),
        .m_axi_awready(auto_us_to_s01_couplers_AWREADY),
        .m_axi_awsize(auto_us_to_s01_couplers_AWSIZE),
        .m_axi_awvalid(auto_us_to_s01_couplers_AWVALID),
        .m_axi_bready(auto_us_to_s01_couplers_BREADY),
        .m_axi_bresp(auto_us_to_s01_couplers_BRESP),
        .m_axi_bvalid(auto_us_to_s01_couplers_BVALID),
        .m_axi_rdata(auto_us_to_s01_couplers_RDATA),
        .m_axi_rlast(auto_us_to_s01_couplers_RLAST),
        .m_axi_rready(auto_us_to_s01_couplers_RREADY),
        .m_axi_rresp(auto_us_to_s01_couplers_RRESP),
        .m_axi_rvalid(auto_us_to_s01_couplers_RVALID),
        .m_axi_wdata(auto_us_to_s01_couplers_WDATA),
        .m_axi_wlast(auto_us_to_s01_couplers_WLAST),
        .m_axi_wready(auto_us_to_s01_couplers_WREADY),
        .m_axi_wstrb(auto_us_to_s01_couplers_WSTRB),
        .m_axi_wvalid(auto_us_to_s01_couplers_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s01_couplers_to_auto_us_ARADDR),
        .s_axi_arburst(s01_couplers_to_auto_us_ARBURST),
        .s_axi_arcache(s01_couplers_to_auto_us_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arlen(s01_couplers_to_auto_us_ARLEN),
        .s_axi_arlock(s01_couplers_to_auto_us_ARLOCK[0]),
        .s_axi_arprot(s01_couplers_to_auto_us_ARPROT),
        .s_axi_arqos(s01_couplers_to_auto_us_ARQOS),
        .s_axi_arready(s01_couplers_to_auto_us_ARREADY),
        .s_axi_arregion(s01_couplers_to_auto_us_ARREGION),
        .s_axi_arsize(s01_couplers_to_auto_us_ARSIZE),
        .s_axi_arvalid(s01_couplers_to_auto_us_ARVALID),
        .s_axi_awaddr(s01_couplers_to_auto_us_AWADDR),
        .s_axi_awburst(s01_couplers_to_auto_us_AWBURST),
        .s_axi_awcache(s01_couplers_to_auto_us_AWCACHE),
        .s_axi_awlen(s01_couplers_to_auto_us_AWLEN),
        .s_axi_awlock(s01_couplers_to_auto_us_AWLOCK[0]),
        .s_axi_awprot(s01_couplers_to_auto_us_AWPROT),
        .s_axi_awqos(s01_couplers_to_auto_us_AWQOS),
        .s_axi_awready(s01_couplers_to_auto_us_AWREADY),
        .s_axi_awregion(s01_couplers_to_auto_us_AWREGION),
        .s_axi_awsize(s01_couplers_to_auto_us_AWSIZE),
        .s_axi_awvalid(s01_couplers_to_auto_us_AWVALID),
        .s_axi_bready(s01_couplers_to_auto_us_BREADY),
        .s_axi_bresp(s01_couplers_to_auto_us_BRESP),
        .s_axi_bvalid(s01_couplers_to_auto_us_BVALID),
        .s_axi_rdata(s01_couplers_to_auto_us_RDATA),
        .s_axi_rlast(s01_couplers_to_auto_us_RLAST),
        .s_axi_rready(s01_couplers_to_auto_us_RREADY),
        .s_axi_rresp(s01_couplers_to_auto_us_RRESP),
        .s_axi_rvalid(s01_couplers_to_auto_us_RVALID),
        .s_axi_wdata(s01_couplers_to_auto_us_WDATA),
        .s_axi_wlast(s01_couplers_to_auto_us_WLAST),
        .s_axi_wready(s01_couplers_to_auto_us_WREADY),
        .s_axi_wstrb(s01_couplers_to_auto_us_WSTRB),
        .s_axi_wvalid(s01_couplers_to_auto_us_WVALID));
endmodule

module s01_couplers_imp_1YGMKDG
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  output [31:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_us_to_s01_couplers_ARADDR;
  wire [1:0]auto_us_to_s01_couplers_ARBURST;
  wire [3:0]auto_us_to_s01_couplers_ARCACHE;
  wire [7:0]auto_us_to_s01_couplers_ARLEN;
  wire [0:0]auto_us_to_s01_couplers_ARLOCK;
  wire [2:0]auto_us_to_s01_couplers_ARPROT;
  wire [3:0]auto_us_to_s01_couplers_ARQOS;
  wire auto_us_to_s01_couplers_ARREADY;
  wire [2:0]auto_us_to_s01_couplers_ARSIZE;
  wire auto_us_to_s01_couplers_ARVALID;
  wire [63:0]auto_us_to_s01_couplers_RDATA;
  wire auto_us_to_s01_couplers_RLAST;
  wire auto_us_to_s01_couplers_RREADY;
  wire [1:0]auto_us_to_s01_couplers_RRESP;
  wire auto_us_to_s01_couplers_RVALID;
  wire [31:0]s01_couplers_to_auto_us_ARADDR;
  wire [1:0]s01_couplers_to_auto_us_ARBURST;
  wire [3:0]s01_couplers_to_auto_us_ARCACHE;
  wire [7:0]s01_couplers_to_auto_us_ARLEN;
  wire [2:0]s01_couplers_to_auto_us_ARPROT;
  wire s01_couplers_to_auto_us_ARREADY;
  wire [2:0]s01_couplers_to_auto_us_ARSIZE;
  wire s01_couplers_to_auto_us_ARVALID;
  wire [31:0]s01_couplers_to_auto_us_RDATA;
  wire s01_couplers_to_auto_us_RLAST;
  wire s01_couplers_to_auto_us_RREADY;
  wire [1:0]s01_couplers_to_auto_us_RRESP;
  wire s01_couplers_to_auto_us_RVALID;

  assign M_AXI_araddr[31:0] = auto_us_to_s01_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_us_to_s01_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_us_to_s01_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_us_to_s01_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_us_to_s01_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_us_to_s01_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_us_to_s01_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_us_to_s01_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_us_to_s01_couplers_ARVALID;
  assign M_AXI_rready = auto_us_to_s01_couplers_RREADY;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = s01_couplers_to_auto_us_ARREADY;
  assign S_AXI_rdata[31:0] = s01_couplers_to_auto_us_RDATA;
  assign S_AXI_rlast = s01_couplers_to_auto_us_RLAST;
  assign S_AXI_rresp[1:0] = s01_couplers_to_auto_us_RRESP;
  assign S_AXI_rvalid = s01_couplers_to_auto_us_RVALID;
  assign auto_us_to_s01_couplers_ARREADY = M_AXI_arready;
  assign auto_us_to_s01_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_us_to_s01_couplers_RLAST = M_AXI_rlast;
  assign auto_us_to_s01_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_us_to_s01_couplers_RVALID = M_AXI_rvalid;
  assign s01_couplers_to_auto_us_ARADDR = S_AXI_araddr[31:0];
  assign s01_couplers_to_auto_us_ARBURST = S_AXI_arburst[1:0];
  assign s01_couplers_to_auto_us_ARCACHE = S_AXI_arcache[3:0];
  assign s01_couplers_to_auto_us_ARLEN = S_AXI_arlen[7:0];
  assign s01_couplers_to_auto_us_ARPROT = S_AXI_arprot[2:0];
  assign s01_couplers_to_auto_us_ARSIZE = S_AXI_arsize[2:0];
  assign s01_couplers_to_auto_us_ARVALID = S_AXI_arvalid;
  assign s01_couplers_to_auto_us_RREADY = S_AXI_rready;
  system_auto_us_1 auto_us
       (.m_axi_araddr(auto_us_to_s01_couplers_ARADDR),
        .m_axi_arburst(auto_us_to_s01_couplers_ARBURST),
        .m_axi_arcache(auto_us_to_s01_couplers_ARCACHE),
        .m_axi_arlen(auto_us_to_s01_couplers_ARLEN),
        .m_axi_arlock(auto_us_to_s01_couplers_ARLOCK),
        .m_axi_arprot(auto_us_to_s01_couplers_ARPROT),
        .m_axi_arqos(auto_us_to_s01_couplers_ARQOS),
        .m_axi_arready(auto_us_to_s01_couplers_ARREADY),
        .m_axi_arsize(auto_us_to_s01_couplers_ARSIZE),
        .m_axi_arvalid(auto_us_to_s01_couplers_ARVALID),
        .m_axi_rdata(auto_us_to_s01_couplers_RDATA),
        .m_axi_rlast(auto_us_to_s01_couplers_RLAST),
        .m_axi_rready(auto_us_to_s01_couplers_RREADY),
        .m_axi_rresp(auto_us_to_s01_couplers_RRESP),
        .m_axi_rvalid(auto_us_to_s01_couplers_RVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s01_couplers_to_auto_us_ARADDR),
        .s_axi_arburst(s01_couplers_to_auto_us_ARBURST),
        .s_axi_arcache(s01_couplers_to_auto_us_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arlen(s01_couplers_to_auto_us_ARLEN),
        .s_axi_arlock(1'b0),
        .s_axi_arprot(s01_couplers_to_auto_us_ARPROT),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(s01_couplers_to_auto_us_ARREADY),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s01_couplers_to_auto_us_ARSIZE),
        .s_axi_arvalid(s01_couplers_to_auto_us_ARVALID),
        .s_axi_rdata(s01_couplers_to_auto_us_RDATA),
        .s_axi_rlast(s01_couplers_to_auto_us_RLAST),
        .s_axi_rready(s01_couplers_to_auto_us_RREADY),
        .s_axi_rresp(s01_couplers_to_auto_us_RRESP),
        .s_axi_rvalid(s01_couplers_to_auto_us_RVALID));
endmodule

module s02_couplers_imp_1MVVT5I
   (M_ACLK,
    M_ARESETN,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  output [63:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_us_to_s02_couplers_AWADDR;
  wire [1:0]auto_us_to_s02_couplers_AWBURST;
  wire [3:0]auto_us_to_s02_couplers_AWCACHE;
  wire [7:0]auto_us_to_s02_couplers_AWLEN;
  wire [0:0]auto_us_to_s02_couplers_AWLOCK;
  wire [2:0]auto_us_to_s02_couplers_AWPROT;
  wire [3:0]auto_us_to_s02_couplers_AWQOS;
  wire auto_us_to_s02_couplers_AWREADY;
  wire [2:0]auto_us_to_s02_couplers_AWSIZE;
  wire auto_us_to_s02_couplers_AWVALID;
  wire auto_us_to_s02_couplers_BREADY;
  wire [1:0]auto_us_to_s02_couplers_BRESP;
  wire auto_us_to_s02_couplers_BVALID;
  wire [63:0]auto_us_to_s02_couplers_WDATA;
  wire auto_us_to_s02_couplers_WLAST;
  wire auto_us_to_s02_couplers_WREADY;
  wire [7:0]auto_us_to_s02_couplers_WSTRB;
  wire auto_us_to_s02_couplers_WVALID;
  wire [31:0]s02_couplers_to_auto_us_AWADDR;
  wire [1:0]s02_couplers_to_auto_us_AWBURST;
  wire [3:0]s02_couplers_to_auto_us_AWCACHE;
  wire [7:0]s02_couplers_to_auto_us_AWLEN;
  wire [2:0]s02_couplers_to_auto_us_AWPROT;
  wire s02_couplers_to_auto_us_AWREADY;
  wire [2:0]s02_couplers_to_auto_us_AWSIZE;
  wire s02_couplers_to_auto_us_AWVALID;
  wire s02_couplers_to_auto_us_BREADY;
  wire [1:0]s02_couplers_to_auto_us_BRESP;
  wire s02_couplers_to_auto_us_BVALID;
  wire [31:0]s02_couplers_to_auto_us_WDATA;
  wire s02_couplers_to_auto_us_WLAST;
  wire s02_couplers_to_auto_us_WREADY;
  wire [3:0]s02_couplers_to_auto_us_WSTRB;
  wire s02_couplers_to_auto_us_WVALID;

  assign M_AXI_awaddr[31:0] = auto_us_to_s02_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_us_to_s02_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_us_to_s02_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = auto_us_to_s02_couplers_AWLEN;
  assign M_AXI_awlock[0] = auto_us_to_s02_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_us_to_s02_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_us_to_s02_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_us_to_s02_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_us_to_s02_couplers_AWVALID;
  assign M_AXI_bready = auto_us_to_s02_couplers_BREADY;
  assign M_AXI_wdata[63:0] = auto_us_to_s02_couplers_WDATA;
  assign M_AXI_wlast = auto_us_to_s02_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_us_to_s02_couplers_WSTRB;
  assign M_AXI_wvalid = auto_us_to_s02_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_awready = s02_couplers_to_auto_us_AWREADY;
  assign S_AXI_bresp[1:0] = s02_couplers_to_auto_us_BRESP;
  assign S_AXI_bvalid = s02_couplers_to_auto_us_BVALID;
  assign S_AXI_wready = s02_couplers_to_auto_us_WREADY;
  assign auto_us_to_s02_couplers_AWREADY = M_AXI_awready;
  assign auto_us_to_s02_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_us_to_s02_couplers_BVALID = M_AXI_bvalid;
  assign auto_us_to_s02_couplers_WREADY = M_AXI_wready;
  assign s02_couplers_to_auto_us_AWADDR = S_AXI_awaddr[31:0];
  assign s02_couplers_to_auto_us_AWBURST = S_AXI_awburst[1:0];
  assign s02_couplers_to_auto_us_AWCACHE = S_AXI_awcache[3:0];
  assign s02_couplers_to_auto_us_AWLEN = S_AXI_awlen[7:0];
  assign s02_couplers_to_auto_us_AWPROT = S_AXI_awprot[2:0];
  assign s02_couplers_to_auto_us_AWSIZE = S_AXI_awsize[2:0];
  assign s02_couplers_to_auto_us_AWVALID = S_AXI_awvalid;
  assign s02_couplers_to_auto_us_BREADY = S_AXI_bready;
  assign s02_couplers_to_auto_us_WDATA = S_AXI_wdata[31:0];
  assign s02_couplers_to_auto_us_WLAST = S_AXI_wlast;
  assign s02_couplers_to_auto_us_WSTRB = S_AXI_wstrb[3:0];
  assign s02_couplers_to_auto_us_WVALID = S_AXI_wvalid;
  system_auto_us_2 auto_us
       (.m_axi_awaddr(auto_us_to_s02_couplers_AWADDR),
        .m_axi_awburst(auto_us_to_s02_couplers_AWBURST),
        .m_axi_awcache(auto_us_to_s02_couplers_AWCACHE),
        .m_axi_awlen(auto_us_to_s02_couplers_AWLEN),
        .m_axi_awlock(auto_us_to_s02_couplers_AWLOCK),
        .m_axi_awprot(auto_us_to_s02_couplers_AWPROT),
        .m_axi_awqos(auto_us_to_s02_couplers_AWQOS),
        .m_axi_awready(auto_us_to_s02_couplers_AWREADY),
        .m_axi_awsize(auto_us_to_s02_couplers_AWSIZE),
        .m_axi_awvalid(auto_us_to_s02_couplers_AWVALID),
        .m_axi_bready(auto_us_to_s02_couplers_BREADY),
        .m_axi_bresp(auto_us_to_s02_couplers_BRESP),
        .m_axi_bvalid(auto_us_to_s02_couplers_BVALID),
        .m_axi_wdata(auto_us_to_s02_couplers_WDATA),
        .m_axi_wlast(auto_us_to_s02_couplers_WLAST),
        .m_axi_wready(auto_us_to_s02_couplers_WREADY),
        .m_axi_wstrb(auto_us_to_s02_couplers_WSTRB),
        .m_axi_wvalid(auto_us_to_s02_couplers_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_awaddr(s02_couplers_to_auto_us_AWADDR),
        .s_axi_awburst(s02_couplers_to_auto_us_AWBURST),
        .s_axi_awcache(s02_couplers_to_auto_us_AWCACHE),
        .s_axi_awlen(s02_couplers_to_auto_us_AWLEN),
        .s_axi_awlock(1'b0),
        .s_axi_awprot(s02_couplers_to_auto_us_AWPROT),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(s02_couplers_to_auto_us_AWREADY),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s02_couplers_to_auto_us_AWSIZE),
        .s_axi_awvalid(s02_couplers_to_auto_us_AWVALID),
        .s_axi_bready(s02_couplers_to_auto_us_BREADY),
        .s_axi_bresp(s02_couplers_to_auto_us_BRESP),
        .s_axi_bvalid(s02_couplers_to_auto_us_BVALID),
        .s_axi_wdata(s02_couplers_to_auto_us_WDATA),
        .s_axi_wlast(s02_couplers_to_auto_us_WLAST),
        .s_axi_wready(s02_couplers_to_auto_us_WREADY),
        .s_axi_wstrb(s02_couplers_to_auto_us_WSTRB),
        .s_axi_wvalid(s02_couplers_to_auto_us_WVALID));
endmodule

module s02_couplers_imp_1YZVT26
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output M_AXI_araddr;
  output M_AXI_arburst;
  output M_AXI_arcache;
  output M_AXI_arid;
  output M_AXI_arlen;
  output M_AXI_arlock;
  output M_AXI_arprot;
  output M_AXI_arqos;
  input M_AXI_arready;
  output M_AXI_arsize;
  output M_AXI_arvalid;
  output M_AXI_awaddr;
  output M_AXI_awburst;
  output M_AXI_awcache;
  output M_AXI_awid;
  output M_AXI_awlen;
  output M_AXI_awlock;
  output M_AXI_awprot;
  output M_AXI_awqos;
  input M_AXI_awready;
  output M_AXI_awsize;
  output M_AXI_awvalid;
  input M_AXI_bid;
  output M_AXI_bready;
  input M_AXI_bresp;
  input M_AXI_bvalid;
  input M_AXI_rdata;
  input M_AXI_rid;
  input M_AXI_rlast;
  output M_AXI_rready;
  input M_AXI_rresp;
  input M_AXI_rvalid;
  output M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input S_AXI_araddr;
  input S_AXI_arburst;
  input S_AXI_arcache;
  input S_AXI_arid;
  input S_AXI_arlen;
  input S_AXI_arlock;
  input S_AXI_arprot;
  input S_AXI_arqos;
  output S_AXI_arready;
  input S_AXI_arsize;
  input S_AXI_arvalid;
  input S_AXI_awaddr;
  input S_AXI_awburst;
  input S_AXI_awcache;
  input S_AXI_awid;
  input S_AXI_awlen;
  input S_AXI_awlock;
  input S_AXI_awprot;
  input S_AXI_awqos;
  output S_AXI_awready;
  input S_AXI_awsize;
  input S_AXI_awvalid;
  output S_AXI_bid;
  input S_AXI_bready;
  output S_AXI_bresp;
  output S_AXI_bvalid;
  output S_AXI_rdata;
  output S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output S_AXI_rresp;
  output S_AXI_rvalid;
  input S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input S_AXI_wstrb;
  input S_AXI_wvalid;

  wire s02_couplers_to_s02_couplers_ARADDR;
  wire s02_couplers_to_s02_couplers_ARBURST;
  wire s02_couplers_to_s02_couplers_ARCACHE;
  wire s02_couplers_to_s02_couplers_ARID;
  wire s02_couplers_to_s02_couplers_ARLEN;
  wire s02_couplers_to_s02_couplers_ARLOCK;
  wire s02_couplers_to_s02_couplers_ARPROT;
  wire s02_couplers_to_s02_couplers_ARQOS;
  wire s02_couplers_to_s02_couplers_ARREADY;
  wire s02_couplers_to_s02_couplers_ARSIZE;
  wire s02_couplers_to_s02_couplers_ARVALID;
  wire s02_couplers_to_s02_couplers_AWADDR;
  wire s02_couplers_to_s02_couplers_AWBURST;
  wire s02_couplers_to_s02_couplers_AWCACHE;
  wire s02_couplers_to_s02_couplers_AWID;
  wire s02_couplers_to_s02_couplers_AWLEN;
  wire s02_couplers_to_s02_couplers_AWLOCK;
  wire s02_couplers_to_s02_couplers_AWPROT;
  wire s02_couplers_to_s02_couplers_AWQOS;
  wire s02_couplers_to_s02_couplers_AWREADY;
  wire s02_couplers_to_s02_couplers_AWSIZE;
  wire s02_couplers_to_s02_couplers_AWVALID;
  wire s02_couplers_to_s02_couplers_BID;
  wire s02_couplers_to_s02_couplers_BREADY;
  wire s02_couplers_to_s02_couplers_BRESP;
  wire s02_couplers_to_s02_couplers_BVALID;
  wire s02_couplers_to_s02_couplers_RDATA;
  wire s02_couplers_to_s02_couplers_RID;
  wire s02_couplers_to_s02_couplers_RLAST;
  wire s02_couplers_to_s02_couplers_RREADY;
  wire s02_couplers_to_s02_couplers_RRESP;
  wire s02_couplers_to_s02_couplers_RVALID;
  wire s02_couplers_to_s02_couplers_WDATA;
  wire s02_couplers_to_s02_couplers_WLAST;
  wire s02_couplers_to_s02_couplers_WREADY;
  wire s02_couplers_to_s02_couplers_WSTRB;
  wire s02_couplers_to_s02_couplers_WVALID;

  assign M_AXI_araddr = s02_couplers_to_s02_couplers_ARADDR;
  assign M_AXI_arburst = s02_couplers_to_s02_couplers_ARBURST;
  assign M_AXI_arcache = s02_couplers_to_s02_couplers_ARCACHE;
  assign M_AXI_arid = s02_couplers_to_s02_couplers_ARID;
  assign M_AXI_arlen = s02_couplers_to_s02_couplers_ARLEN;
  assign M_AXI_arlock = s02_couplers_to_s02_couplers_ARLOCK;
  assign M_AXI_arprot = s02_couplers_to_s02_couplers_ARPROT;
  assign M_AXI_arqos = s02_couplers_to_s02_couplers_ARQOS;
  assign M_AXI_arsize = s02_couplers_to_s02_couplers_ARSIZE;
  assign M_AXI_arvalid = s02_couplers_to_s02_couplers_ARVALID;
  assign M_AXI_awaddr = s02_couplers_to_s02_couplers_AWADDR;
  assign M_AXI_awburst = s02_couplers_to_s02_couplers_AWBURST;
  assign M_AXI_awcache = s02_couplers_to_s02_couplers_AWCACHE;
  assign M_AXI_awid = s02_couplers_to_s02_couplers_AWID;
  assign M_AXI_awlen = s02_couplers_to_s02_couplers_AWLEN;
  assign M_AXI_awlock = s02_couplers_to_s02_couplers_AWLOCK;
  assign M_AXI_awprot = s02_couplers_to_s02_couplers_AWPROT;
  assign M_AXI_awqos = s02_couplers_to_s02_couplers_AWQOS;
  assign M_AXI_awsize = s02_couplers_to_s02_couplers_AWSIZE;
  assign M_AXI_awvalid = s02_couplers_to_s02_couplers_AWVALID;
  assign M_AXI_bready = s02_couplers_to_s02_couplers_BREADY;
  assign M_AXI_rready = s02_couplers_to_s02_couplers_RREADY;
  assign M_AXI_wdata = s02_couplers_to_s02_couplers_WDATA;
  assign M_AXI_wlast = s02_couplers_to_s02_couplers_WLAST;
  assign M_AXI_wstrb = s02_couplers_to_s02_couplers_WSTRB;
  assign M_AXI_wvalid = s02_couplers_to_s02_couplers_WVALID;
  assign S_AXI_arready = s02_couplers_to_s02_couplers_ARREADY;
  assign S_AXI_awready = s02_couplers_to_s02_couplers_AWREADY;
  assign S_AXI_bid = s02_couplers_to_s02_couplers_BID;
  assign S_AXI_bresp = s02_couplers_to_s02_couplers_BRESP;
  assign S_AXI_bvalid = s02_couplers_to_s02_couplers_BVALID;
  assign S_AXI_rdata = s02_couplers_to_s02_couplers_RDATA;
  assign S_AXI_rid = s02_couplers_to_s02_couplers_RID;
  assign S_AXI_rlast = s02_couplers_to_s02_couplers_RLAST;
  assign S_AXI_rresp = s02_couplers_to_s02_couplers_RRESP;
  assign S_AXI_rvalid = s02_couplers_to_s02_couplers_RVALID;
  assign S_AXI_wready = s02_couplers_to_s02_couplers_WREADY;
  assign s02_couplers_to_s02_couplers_ARADDR = S_AXI_araddr;
  assign s02_couplers_to_s02_couplers_ARBURST = S_AXI_arburst;
  assign s02_couplers_to_s02_couplers_ARCACHE = S_AXI_arcache;
  assign s02_couplers_to_s02_couplers_ARID = S_AXI_arid;
  assign s02_couplers_to_s02_couplers_ARLEN = S_AXI_arlen;
  assign s02_couplers_to_s02_couplers_ARLOCK = S_AXI_arlock;
  assign s02_couplers_to_s02_couplers_ARPROT = S_AXI_arprot;
  assign s02_couplers_to_s02_couplers_ARQOS = S_AXI_arqos;
  assign s02_couplers_to_s02_couplers_ARREADY = M_AXI_arready;
  assign s02_couplers_to_s02_couplers_ARSIZE = S_AXI_arsize;
  assign s02_couplers_to_s02_couplers_ARVALID = S_AXI_arvalid;
  assign s02_couplers_to_s02_couplers_AWADDR = S_AXI_awaddr;
  assign s02_couplers_to_s02_couplers_AWBURST = S_AXI_awburst;
  assign s02_couplers_to_s02_couplers_AWCACHE = S_AXI_awcache;
  assign s02_couplers_to_s02_couplers_AWID = S_AXI_awid;
  assign s02_couplers_to_s02_couplers_AWLEN = S_AXI_awlen;
  assign s02_couplers_to_s02_couplers_AWLOCK = S_AXI_awlock;
  assign s02_couplers_to_s02_couplers_AWPROT = S_AXI_awprot;
  assign s02_couplers_to_s02_couplers_AWQOS = S_AXI_awqos;
  assign s02_couplers_to_s02_couplers_AWREADY = M_AXI_awready;
  assign s02_couplers_to_s02_couplers_AWSIZE = S_AXI_awsize;
  assign s02_couplers_to_s02_couplers_AWVALID = S_AXI_awvalid;
  assign s02_couplers_to_s02_couplers_BID = M_AXI_bid;
  assign s02_couplers_to_s02_couplers_BREADY = S_AXI_bready;
  assign s02_couplers_to_s02_couplers_BRESP = M_AXI_bresp;
  assign s02_couplers_to_s02_couplers_BVALID = M_AXI_bvalid;
  assign s02_couplers_to_s02_couplers_RDATA = M_AXI_rdata;
  assign s02_couplers_to_s02_couplers_RID = M_AXI_rid;
  assign s02_couplers_to_s02_couplers_RLAST = M_AXI_rlast;
  assign s02_couplers_to_s02_couplers_RREADY = S_AXI_rready;
  assign s02_couplers_to_s02_couplers_RRESP = M_AXI_rresp;
  assign s02_couplers_to_s02_couplers_RVALID = M_AXI_rvalid;
  assign s02_couplers_to_s02_couplers_WDATA = S_AXI_wdata;
  assign s02_couplers_to_s02_couplers_WLAST = S_AXI_wlast;
  assign s02_couplers_to_s02_couplers_WREADY = M_AXI_wready;
  assign s02_couplers_to_s02_couplers_WSTRB = S_AXI_wstrb;
  assign s02_couplers_to_s02_couplers_WVALID = S_AXI_wvalid;
endmodule

(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=56,numReposBlks=25,numNonXlnxBlks=5,numHierBlks=31,maxHierDepth=1,da_axi4_cnt=47,da_board_cnt=1,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
module system
   (ddr_addr,
    ddr_ba,
    ddr_cas_n,
    ddr_ck_n,
    ddr_ck_p,
    ddr_cke,
    ddr_cs_n,
    ddr_dm,
    ddr_dq,
    ddr_dqs_n,
    ddr_dqs_p,
    ddr_odt,
    ddr_ras_n,
    ddr_reset_n,
    ddr_we_n,
    fixed_io_ddr_vrn,
    fixed_io_ddr_vrp,
    fixed_io_mio,
    fixed_io_ps_clk,
    fixed_io_ps_porb,
    fixed_io_ps_srstb,
    gpio_i,
    gpio_o,
    gpio_t,
    hdmi_data,
    hdmi_data_e,
    hdmi_hsync,
    hdmi_out_clk,
    hdmi_vsync,
    i2s_bclk,
    i2s_lrclk,
    i2s_mclk,
    i2s_sdata_in,
    i2s_sdata_out,
    iic_fmc_scl_i,
    iic_fmc_scl_o,
    iic_fmc_scl_t,
    iic_fmc_sda_i,
    iic_fmc_sda_o,
    iic_fmc_sda_t,
    iic_mux_scl_i,
    iic_mux_scl_o,
    iic_mux_scl_t,
    iic_mux_sda_i,
    iic_mux_sda_o,
    iic_mux_sda_t,
    otg_vbusoc,
    ps_intr_00,
    ps_intr_01,
    ps_intr_02,
    ps_intr_03,
    ps_intr_04,
    ps_intr_05,
    ps_intr_06,
    ps_intr_07,
    ps_intr_12,
    spdif,
    spi0_clk_i,
    spi0_clk_o,
    spi0_csn_0_o,
    spi0_csn_1_o,
    spi0_csn_2_o,
    spi0_csn_i,
    spi0_sdi_i,
    spi0_sdo_i,
    spi0_sdo_o,
    spi1_clk_i,
    spi1_clk_o,
    spi1_csn_0_o,
    spi1_csn_1_o,
    spi1_csn_2_o,
    spi1_csn_i,
    spi1_sdi_i,
    spi1_sdo_i,
    spi1_sdo_o);
  inout [14:0]ddr_addr;
  inout [2:0]ddr_ba;
  inout ddr_cas_n;
  inout ddr_ck_n;
  inout ddr_ck_p;
  inout ddr_cke;
  inout ddr_cs_n;
  inout [3:0]ddr_dm;
  inout [31:0]ddr_dq;
  inout [3:0]ddr_dqs_n;
  inout [3:0]ddr_dqs_p;
  inout ddr_odt;
  inout ddr_ras_n;
  inout ddr_reset_n;
  inout ddr_we_n;
  inout fixed_io_ddr_vrn;
  inout fixed_io_ddr_vrp;
  inout [53:0]fixed_io_mio;
  inout fixed_io_ps_clk;
  inout fixed_io_ps_porb;
  inout fixed_io_ps_srstb;
  input [63:0]gpio_i;
  output [63:0]gpio_o;
  output [63:0]gpio_t;
  output [15:0]hdmi_data;
  output hdmi_data_e;
  output hdmi_hsync;
  output hdmi_out_clk;
  output hdmi_vsync;
  output [0:0]i2s_bclk;
  output [0:0]i2s_lrclk;
  output i2s_mclk;
  input [0:0]i2s_sdata_in;
  output [0:0]i2s_sdata_out;
  input iic_fmc_scl_i;
  output iic_fmc_scl_o;
  output iic_fmc_scl_t;
  input iic_fmc_sda_i;
  output iic_fmc_sda_o;
  output iic_fmc_sda_t;
  input [1:0]iic_mux_scl_i;
  output [1:0]iic_mux_scl_o;
  output iic_mux_scl_t;
  input [1:0]iic_mux_sda_i;
  output [1:0]iic_mux_sda_o;
  output iic_mux_sda_t;
  input otg_vbusoc;
  input ps_intr_00;
  input ps_intr_01;
  input ps_intr_02;
  input ps_intr_03;
  input ps_intr_04;
  input ps_intr_05;
  input ps_intr_06;
  input ps_intr_07;
  input ps_intr_12;
  output spdif;
  input spi0_clk_i;
  output spi0_clk_o;
  output spi0_csn_0_o;
  output spi0_csn_1_o;
  output spi0_csn_2_o;
  input spi0_csn_i;
  input spi0_sdi_i;
  input spi0_sdo_i;
  output spi0_sdo_o;
  input spi1_clk_i;
  output spi1_clk_o;
  output spi1_csn_0_o;
  output spi1_csn_1_o;
  output spi1_csn_2_o;
  input spi1_csn_i;
  input spi1_sdi_i;
  input spi1_sdo_i;
  output spi1_sdo_o;

  wire [31:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [11:0]S00_AXI_1_ARID;
  wire [3:0]S00_AXI_1_ARLEN;
  wire [1:0]S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire S00_AXI_1_ARVALID;
  wire [31:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [11:0]S00_AXI_1_AWID;
  wire [3:0]S00_AXI_1_AWLEN;
  wire [1:0]S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire S00_AXI_1_AWVALID;
  wire [11:0]S00_AXI_1_BID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [31:0]S00_AXI_1_RDATA;
  wire [11:0]S00_AXI_1_RID;
  wire S00_AXI_1_RLAST;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [31:0]S00_AXI_1_WDATA;
  wire [11:0]S00_AXI_1_WID;
  wire S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [3:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [31:0]S00_AXI_2_ARADDR;
  wire [1:0]S00_AXI_2_ARBURST;
  wire [3:0]S00_AXI_2_ARCACHE;
  wire [7:0]S00_AXI_2_ARLEN;
  wire [2:0]S00_AXI_2_ARPROT;
  wire S00_AXI_2_ARREADY;
  wire [2:0]S00_AXI_2_ARSIZE;
  wire S00_AXI_2_ARVALID;
  wire [63:0]S00_AXI_2_RDATA;
  wire S00_AXI_2_RLAST;
  wire S00_AXI_2_RREADY;
  wire [1:0]S00_AXI_2_RRESP;
  wire S00_AXI_2_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_ARADDR;
  wire axi_cpu_interconnect_M00_AXI_ARREADY;
  wire axi_cpu_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_AWADDR;
  wire axi_cpu_interconnect_M00_AXI_AWREADY;
  wire axi_cpu_interconnect_M00_AXI_AWVALID;
  wire axi_cpu_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_BRESP;
  wire axi_cpu_interconnect_M00_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_RDATA;
  wire axi_cpu_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_RRESP;
  wire axi_cpu_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_WDATA;
  wire axi_cpu_interconnect_M00_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M00_AXI_WSTRB;
  wire axi_cpu_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_ARADDR;
  wire axi_cpu_interconnect_M01_AXI_ARREADY;
  wire axi_cpu_interconnect_M01_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_AWADDR;
  wire axi_cpu_interconnect_M01_AXI_AWREADY;
  wire axi_cpu_interconnect_M01_AXI_AWVALID;
  wire axi_cpu_interconnect_M01_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_BRESP;
  wire axi_cpu_interconnect_M01_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_RDATA;
  wire axi_cpu_interconnect_M01_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_RRESP;
  wire axi_cpu_interconnect_M01_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_WDATA;
  wire axi_cpu_interconnect_M01_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M01_AXI_WSTRB;
  wire axi_cpu_interconnect_M01_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_ARADDR;
  wire axi_cpu_interconnect_M02_AXI_ARREADY;
  wire axi_cpu_interconnect_M02_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_AWADDR;
  wire axi_cpu_interconnect_M02_AXI_AWREADY;
  wire axi_cpu_interconnect_M02_AXI_AWVALID;
  wire axi_cpu_interconnect_M02_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_BRESP;
  wire axi_cpu_interconnect_M02_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_RDATA;
  wire axi_cpu_interconnect_M02_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_RRESP;
  wire axi_cpu_interconnect_M02_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_WDATA;
  wire axi_cpu_interconnect_M02_AXI_WREADY;
  wire axi_cpu_interconnect_M02_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_ARPROT;
  wire axi_cpu_interconnect_M03_AXI_ARREADY;
  wire axi_cpu_interconnect_M03_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_AWPROT;
  wire axi_cpu_interconnect_M03_AXI_AWREADY;
  wire axi_cpu_interconnect_M03_AXI_AWVALID;
  wire axi_cpu_interconnect_M03_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_BRESP;
  wire axi_cpu_interconnect_M03_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_RDATA;
  wire axi_cpu_interconnect_M03_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_RRESP;
  wire axi_cpu_interconnect_M03_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_WDATA;
  wire axi_cpu_interconnect_M03_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M03_AXI_WSTRB;
  wire axi_cpu_interconnect_M03_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_ARADDR;
  wire axi_cpu_interconnect_M04_AXI_ARREADY;
  wire axi_cpu_interconnect_M04_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_AWADDR;
  wire axi_cpu_interconnect_M04_AXI_AWREADY;
  wire axi_cpu_interconnect_M04_AXI_AWVALID;
  wire axi_cpu_interconnect_M04_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_BRESP;
  wire axi_cpu_interconnect_M04_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_RDATA;
  wire axi_cpu_interconnect_M04_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_RRESP;
  wire axi_cpu_interconnect_M04_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_WDATA;
  wire axi_cpu_interconnect_M04_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M04_AXI_WSTRB;
  wire axi_cpu_interconnect_M04_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_ARADDR;
  wire axi_cpu_interconnect_M05_AXI_ARREADY;
  wire axi_cpu_interconnect_M05_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_AWADDR;
  wire axi_cpu_interconnect_M05_AXI_AWREADY;
  wire axi_cpu_interconnect_M05_AXI_AWVALID;
  wire axi_cpu_interconnect_M05_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_BRESP;
  wire axi_cpu_interconnect_M05_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_RDATA;
  wire axi_cpu_interconnect_M05_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_RRESP;
  wire axi_cpu_interconnect_M05_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_WDATA;
  wire axi_cpu_interconnect_M05_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M05_AXI_WSTRB;
  wire axi_cpu_interconnect_M05_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_ARADDR;
  wire axi_cpu_interconnect_M06_AXI_ARREADY;
  wire axi_cpu_interconnect_M06_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_AWADDR;
  wire axi_cpu_interconnect_M06_AXI_AWREADY;
  wire axi_cpu_interconnect_M06_AXI_AWVALID;
  wire axi_cpu_interconnect_M06_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_BRESP;
  wire axi_cpu_interconnect_M06_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_RDATA;
  wire axi_cpu_interconnect_M06_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_RRESP;
  wire axi_cpu_interconnect_M06_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_WDATA;
  wire axi_cpu_interconnect_M06_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M06_AXI_WSTRB;
  wire axi_cpu_interconnect_M06_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M07_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M07_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M07_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M07_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M07_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M07_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M07_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M07_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M07_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M07_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M08_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M08_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M08_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M08_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M08_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M08_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M08_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M08_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M08_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M08_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M09_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M09_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M09_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M09_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M09_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M09_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M09_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M09_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M09_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M09_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_ARADDR;
  wire [0:0]axi_cpu_interconnect_M10_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_AWADDR;
  wire [0:0]axi_cpu_interconnect_M10_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M10_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_BRESP;
  wire [0:0]axi_cpu_interconnect_M10_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M10_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_RRESP;
  wire [0:0]axi_cpu_interconnect_M10_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_WDATA;
  wire [0:0]axi_cpu_interconnect_M10_AXI_WREADY;
  wire [0:0]axi_cpu_interconnect_M10_AXI_WVALID;
  wire [15:0]axi_hdmi_core_hdmi_16_data;
  wire axi_hdmi_core_hdmi_16_data_e;
  wire axi_hdmi_core_hdmi_16_hsync;
  wire axi_hdmi_core_hdmi_16_vsync;
  wire axi_hdmi_core_hdmi_out_clk;
  wire axi_hdmi_dma_mm2s_introut;
  wire [31:0]axi_hp0_interconnect_M00_AXI_ARADDR;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARBURST;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARCACHE;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARID;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARLEN;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARLOCK;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARPROT;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARQOS;
  wire axi_hp0_interconnect_M00_AXI_ARREADY;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARSIZE;
  wire axi_hp0_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_hp0_interconnect_M00_AXI_AWADDR;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWBURST;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWCACHE;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWID;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWLEN;
  wire [1:0]axi_hp0_interconnect_M00_AXI_AWLOCK;
  wire [2:0]axi_hp0_interconnect_M00_AXI_AWPROT;
  wire [3:0]axi_hp0_interconnect_M00_AXI_AWQOS;
  wire axi_hp0_interconnect_M00_AXI_AWREADY;
  wire [2:0]axi_hp0_interconnect_M00_AXI_AWSIZE;
  wire axi_hp0_interconnect_M00_AXI_AWVALID;
  wire [5:0]axi_hp0_interconnect_M00_AXI_BID;
  wire axi_hp0_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_hp0_interconnect_M00_AXI_BRESP;
  wire axi_hp0_interconnect_M00_AXI_BVALID;
  wire [63:0]axi_hp0_interconnect_M00_AXI_RDATA;
  wire [5:0]axi_hp0_interconnect_M00_AXI_RID;
  wire axi_hp0_interconnect_M00_AXI_RLAST;
  wire axi_hp0_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_hp0_interconnect_M00_AXI_RRESP;
  wire axi_hp0_interconnect_M00_AXI_RVALID;
  wire [63:0]axi_hp0_interconnect_M00_AXI_WDATA;
  wire [1:0]axi_hp0_interconnect_M00_AXI_WID;
  wire axi_hp0_interconnect_M00_AXI_WLAST;
  wire axi_hp0_interconnect_M00_AXI_WREADY;
  wire [7:0]axi_hp0_interconnect_M00_AXI_WSTRB;
  wire axi_hp0_interconnect_M00_AXI_WVALID;
  wire axi_i2s_adi_DMA_REQ_RX_TLAST;
  wire axi_i2s_adi_DMA_REQ_RX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_RX_TUSER;
  wire axi_i2s_adi_DMA_REQ_RX_TVALID;
  wire axi_i2s_adi_DMA_REQ_TX_TLAST;
  wire axi_i2s_adi_DMA_REQ_TX_TREADY;
  wire [1:0]axi_i2s_adi_DMA_REQ_TX_TUSER;
  wire axi_i2s_adi_DMA_REQ_TX_TVALID;
  wire [0:0]axi_i2s_adi_I2S_BCLK;
  wire [0:0]axi_i2s_adi_I2S_LRCLK;
  wire [0:0]axi_i2s_adi_I2S_SDATA_IN;
  wire [0:0]axi_i2s_adi_I2S_SDATA_OUT;
  wire axi_iic_fmc_IIC_SCL_I;
  wire axi_iic_fmc_IIC_SCL_O;
  wire axi_iic_fmc_IIC_SCL_T;
  wire axi_iic_fmc_IIC_SDA_I;
  wire axi_iic_fmc_IIC_SDA_O;
  wire axi_iic_fmc_IIC_SDA_T;
  wire axi_iic_fmc_iic2intc_irpt;
  wire axi_iic_main_iic2intc_irpt;
  wire [31:0]axi_mem_intercon_M00_AXI_ARADDR;
  wire [1:0]axi_mem_intercon_M00_AXI_ARBURST;
  wire [3:0]axi_mem_intercon_M00_AXI_ARCACHE;
  wire [1:0]axi_mem_intercon_M00_AXI_ARID;
  wire [3:0]axi_mem_intercon_M00_AXI_ARLEN;
  wire [1:0]axi_mem_intercon_M00_AXI_ARLOCK;
  wire [2:0]axi_mem_intercon_M00_AXI_ARPROT;
  wire [3:0]axi_mem_intercon_M00_AXI_ARQOS;
  wire axi_mem_intercon_M00_AXI_ARREADY;
  wire [2:0]axi_mem_intercon_M00_AXI_ARSIZE;
  wire axi_mem_intercon_M00_AXI_ARVALID;
  wire [31:0]axi_mem_intercon_M00_AXI_AWADDR;
  wire [1:0]axi_mem_intercon_M00_AXI_AWBURST;
  wire [3:0]axi_mem_intercon_M00_AXI_AWCACHE;
  wire [1:0]axi_mem_intercon_M00_AXI_AWID;
  wire [3:0]axi_mem_intercon_M00_AXI_AWLEN;
  wire [1:0]axi_mem_intercon_M00_AXI_AWLOCK;
  wire [2:0]axi_mem_intercon_M00_AXI_AWPROT;
  wire [3:0]axi_mem_intercon_M00_AXI_AWQOS;
  wire axi_mem_intercon_M00_AXI_AWREADY;
  wire [2:0]axi_mem_intercon_M00_AXI_AWSIZE;
  wire axi_mem_intercon_M00_AXI_AWVALID;
  wire [5:0]axi_mem_intercon_M00_AXI_BID;
  wire axi_mem_intercon_M00_AXI_BREADY;
  wire [1:0]axi_mem_intercon_M00_AXI_BRESP;
  wire axi_mem_intercon_M00_AXI_BVALID;
  wire [63:0]axi_mem_intercon_M00_AXI_RDATA;
  wire [5:0]axi_mem_intercon_M00_AXI_RID;
  wire axi_mem_intercon_M00_AXI_RLAST;
  wire axi_mem_intercon_M00_AXI_RREADY;
  wire [1:0]axi_mem_intercon_M00_AXI_RRESP;
  wire axi_mem_intercon_M00_AXI_RVALID;
  wire [63:0]axi_mem_intercon_M00_AXI_WDATA;
  wire [1:0]axi_mem_intercon_M00_AXI_WID;
  wire axi_mem_intercon_M00_AXI_WLAST;
  wire axi_mem_intercon_M00_AXI_WREADY;
  wire [7:0]axi_mem_intercon_M00_AXI_WSTRB;
  wire axi_mem_intercon_M00_AXI_WVALID;
  wire axi_spdif_tx_core_DMA_REQ_TLAST;
  wire axi_spdif_tx_core_DMA_REQ_TREADY;
  wire [1:0]axi_spdif_tx_core_DMA_REQ_TUSER;
  wire axi_spdif_tx_core_DMA_REQ_TVALID;
  wire axi_spdif_tx_core_spdif_tx_o;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_vdma_0_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_vdma_0_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARPROT;
  wire axi_vdma_0_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_vdma_0_M_AXI_MM2S_ARSIZE;
  wire axi_vdma_0_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_vdma_0_M_AXI_MM2S_RDATA;
  wire axi_vdma_0_M_AXI_MM2S_RLAST;
  wire axi_vdma_0_M_AXI_MM2S_RREADY;
  wire [1:0]axi_vdma_0_M_AXI_MM2S_RRESP;
  wire axi_vdma_0_M_AXI_MM2S_RVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_vdma_0_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWPROT;
  wire axi_vdma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_vdma_0_M_AXI_S2MM_AWSIZE;
  wire axi_vdma_0_M_AXI_S2MM_AWVALID;
  wire axi_vdma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_vdma_0_M_AXI_S2MM_BRESP;
  wire axi_vdma_0_M_AXI_S2MM_BVALID;
  wire [31:0]axi_vdma_0_M_AXI_S2MM_WDATA;
  wire axi_vdma_0_M_AXI_S2MM_WLAST;
  wire axi_vdma_0_M_AXI_S2MM_WREADY;
  wire [3:0]axi_vdma_0_M_AXI_S2MM_WSTRB;
  wire axi_vdma_0_M_AXI_S2MM_WVALID;
  wire axi_vdma_0_mm2s_introut;
  wire axi_vdma_0_s2mm_introut;
  wire disparity_pixel_coprocessor_0_interrupt;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE;
  wire [7:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION;
  wire [2:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY;
  wire [1:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID;
  wire [31:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY;
  wire [3:0]disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB;
  wire disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID;
  wire [63:0]gpio_i_1;
  wire [1:0]iic_mux_scl_i_1;
  wire [1:0]iic_mux_sda_i_1;
  wire morphological_filter_0_interrupt;
  wire otg_vbusoc_1;
  wire ps_intr_00_1;
  wire ps_intr_01_1;
  wire ps_intr_02_1;
  wire ps_intr_03_1;
  wire ps_intr_04_1;
  wire ps_intr_05_1;
  wire ps_intr_06_1;
  wire ps_intr_07_1;
  wire ps_intr_12_1;
  wire spi0_clk_i_1;
  wire spi0_csn_i_1;
  wire spi0_sdi_i_1;
  wire spi0_sdo_i_1;
  wire spi1_clk_i_1;
  wire spi1_csn_i_1;
  wire spi1_sdi_i_1;
  wire spi1_sdo_i_1;
  wire sys_200m_clk;
  wire sys_audio_clkgen_clk_out1;
  wire [15:0]sys_concat_intc_dout;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_reset;
  wire [0:0]sys_cpu_resetn;
  wire [1:0]sys_i2c_mixer_downstream_scl_O;
  wire sys_i2c_mixer_downstream_scl_T;
  wire [1:0]sys_i2c_mixer_downstream_sda_O;
  wire sys_i2c_mixer_downstream_sda_T;
  wire [0:0]sys_logic_inv_Res;
  wire [14:0]sys_ps7_DDR_ADDR;
  wire [2:0]sys_ps7_DDR_BA;
  wire sys_ps7_DDR_CAS_N;
  wire sys_ps7_DDR_CKE;
  wire sys_ps7_DDR_CK_N;
  wire sys_ps7_DDR_CK_P;
  wire sys_ps7_DDR_CS_N;
  wire [3:0]sys_ps7_DDR_DM;
  wire [31:0]sys_ps7_DDR_DQ;
  wire [3:0]sys_ps7_DDR_DQS_N;
  wire [3:0]sys_ps7_DDR_DQS_P;
  wire sys_ps7_DDR_ODT;
  wire sys_ps7_DDR_RAS_N;
  wire sys_ps7_DDR_RESET_N;
  wire sys_ps7_DDR_WE_N;
  wire sys_ps7_DMA0_ACK_TREADY;
  wire [1:0]sys_ps7_DMA0_ACK_TUSER;
  wire sys_ps7_DMA0_ACK_TVALID;
  wire sys_ps7_DMA1_ACK_TREADY;
  wire [1:0]sys_ps7_DMA1_ACK_TUSER;
  wire sys_ps7_DMA1_ACK_TVALID;
  wire sys_ps7_DMA2_ACK_TREADY;
  wire [1:0]sys_ps7_DMA2_ACK_TUSER;
  wire sys_ps7_DMA2_ACK_TVALID;
  wire sys_ps7_FCLK_RESET0_N;
  wire sys_ps7_FIXED_IO_DDR_VRN;
  wire sys_ps7_FIXED_IO_DDR_VRP;
  wire [53:0]sys_ps7_FIXED_IO_MIO;
  wire sys_ps7_FIXED_IO_PS_CLK;
  wire sys_ps7_FIXED_IO_PS_PORB;
  wire sys_ps7_FIXED_IO_PS_SRSTB;
  wire [63:0]sys_ps7_GPIO_O;
  wire [63:0]sys_ps7_GPIO_T;
  wire sys_ps7_SPI0_MOSI_O;
  wire sys_ps7_SPI0_SCLK_O;
  wire sys_ps7_SPI0_SS1_O;
  wire sys_ps7_SPI0_SS2_O;
  wire sys_ps7_SPI0_SS_O;
  wire sys_ps7_SPI1_MOSI_O;
  wire sys_ps7_SPI1_SCLK_O;
  wire sys_ps7_SPI1_SS1_O;
  wire sys_ps7_SPI1_SS2_O;
  wire sys_ps7_SPI1_SS_O;
  wire [0:0]sys_rstgen_interconnect_aresetn;

  assign axi_i2s_adi_I2S_SDATA_IN = i2s_sdata_in[0];
  assign axi_iic_fmc_IIC_SCL_I = iic_fmc_scl_i;
  assign axi_iic_fmc_IIC_SDA_I = iic_fmc_sda_i;
  assign gpio_i_1 = gpio_i[63:0];
  assign gpio_o[63:0] = sys_ps7_GPIO_O;
  assign gpio_t[63:0] = sys_ps7_GPIO_T;
  assign hdmi_data[15:0] = axi_hdmi_core_hdmi_16_data;
  assign hdmi_data_e = axi_hdmi_core_hdmi_16_data_e;
  assign hdmi_hsync = axi_hdmi_core_hdmi_16_hsync;
  assign hdmi_out_clk = axi_hdmi_core_hdmi_out_clk;
  assign hdmi_vsync = axi_hdmi_core_hdmi_16_vsync;
  assign i2s_bclk[0] = axi_i2s_adi_I2S_BCLK;
  assign i2s_lrclk[0] = axi_i2s_adi_I2S_LRCLK;
  assign i2s_mclk = sys_audio_clkgen_clk_out1;
  assign i2s_sdata_out[0] = axi_i2s_adi_I2S_SDATA_OUT;
  assign iic_fmc_scl_o = axi_iic_fmc_IIC_SCL_O;
  assign iic_fmc_scl_t = axi_iic_fmc_IIC_SCL_T;
  assign iic_fmc_sda_o = axi_iic_fmc_IIC_SDA_O;
  assign iic_fmc_sda_t = axi_iic_fmc_IIC_SDA_T;
  assign iic_mux_scl_i_1 = iic_mux_scl_i[1:0];
  assign iic_mux_scl_o[1:0] = sys_i2c_mixer_downstream_scl_O;
  assign iic_mux_scl_t = sys_i2c_mixer_downstream_scl_T;
  assign iic_mux_sda_i_1 = iic_mux_sda_i[1:0];
  assign iic_mux_sda_o[1:0] = sys_i2c_mixer_downstream_sda_O;
  assign iic_mux_sda_t = sys_i2c_mixer_downstream_sda_T;
  assign otg_vbusoc_1 = otg_vbusoc;
  assign ps_intr_00_1 = ps_intr_00;
  assign ps_intr_01_1 = ps_intr_01;
  assign ps_intr_02_1 = ps_intr_02;
  assign ps_intr_03_1 = ps_intr_03;
  assign ps_intr_04_1 = ps_intr_04;
  assign ps_intr_05_1 = ps_intr_05;
  assign ps_intr_06_1 = ps_intr_06;
  assign ps_intr_07_1 = ps_intr_07;
  assign ps_intr_12_1 = ps_intr_12;
  assign spdif = axi_spdif_tx_core_spdif_tx_o;
  assign spi0_clk_i_1 = spi0_clk_i;
  assign spi0_clk_o = sys_ps7_SPI0_SCLK_O;
  assign spi0_csn_0_o = sys_ps7_SPI0_SS_O;
  assign spi0_csn_1_o = sys_ps7_SPI0_SS1_O;
  assign spi0_csn_2_o = sys_ps7_SPI0_SS2_O;
  assign spi0_csn_i_1 = spi0_csn_i;
  assign spi0_sdi_i_1 = spi0_sdi_i;
  assign spi0_sdo_i_1 = spi0_sdo_i;
  assign spi0_sdo_o = sys_ps7_SPI0_MOSI_O;
  assign spi1_clk_i_1 = spi1_clk_i;
  assign spi1_clk_o = sys_ps7_SPI1_SCLK_O;
  assign spi1_csn_0_o = sys_ps7_SPI1_SS_O;
  assign spi1_csn_1_o = sys_ps7_SPI1_SS1_O;
  assign spi1_csn_2_o = sys_ps7_SPI1_SS2_O;
  assign spi1_csn_i_1 = spi1_csn_i;
  assign spi1_sdi_i_1 = spi1_sdi_i;
  assign spi1_sdo_i_1 = spi1_sdo_i;
  assign spi1_sdo_o = sys_ps7_SPI1_MOSI_O;
  axi_interconnect_imp_1IGFU7E axi_interconnect
       (.ACLK(sys_cpu_clk),
        .ARESETN(sys_cpu_resetn),
        .ARESETN1(sys_rstgen_interconnect_aresetn),
        .M00_AXI1_araddr(axi_mem_intercon_M00_AXI_ARADDR),
        .M00_AXI1_arburst(axi_mem_intercon_M00_AXI_ARBURST),
        .M00_AXI1_arcache(axi_mem_intercon_M00_AXI_ARCACHE),
        .M00_AXI1_arid(axi_mem_intercon_M00_AXI_ARID),
        .M00_AXI1_arlen(axi_mem_intercon_M00_AXI_ARLEN),
        .M00_AXI1_arlock(axi_mem_intercon_M00_AXI_ARLOCK),
        .M00_AXI1_arprot(axi_mem_intercon_M00_AXI_ARPROT),
        .M00_AXI1_arqos(axi_mem_intercon_M00_AXI_ARQOS),
        .M00_AXI1_arready(axi_mem_intercon_M00_AXI_ARREADY),
        .M00_AXI1_arsize(axi_mem_intercon_M00_AXI_ARSIZE),
        .M00_AXI1_arvalid(axi_mem_intercon_M00_AXI_ARVALID),
        .M00_AXI1_awaddr(axi_mem_intercon_M00_AXI_AWADDR),
        .M00_AXI1_awburst(axi_mem_intercon_M00_AXI_AWBURST),
        .M00_AXI1_awcache(axi_mem_intercon_M00_AXI_AWCACHE),
        .M00_AXI1_awid(axi_mem_intercon_M00_AXI_AWID),
        .M00_AXI1_awlen(axi_mem_intercon_M00_AXI_AWLEN),
        .M00_AXI1_awlock(axi_mem_intercon_M00_AXI_AWLOCK),
        .M00_AXI1_awprot(axi_mem_intercon_M00_AXI_AWPROT),
        .M00_AXI1_awqos(axi_mem_intercon_M00_AXI_AWQOS),
        .M00_AXI1_awready(axi_mem_intercon_M00_AXI_AWREADY),
        .M00_AXI1_awsize(axi_mem_intercon_M00_AXI_AWSIZE),
        .M00_AXI1_awvalid(axi_mem_intercon_M00_AXI_AWVALID),
        .M00_AXI1_bid(axi_mem_intercon_M00_AXI_BID),
        .M00_AXI1_bready(axi_mem_intercon_M00_AXI_BREADY),
        .M00_AXI1_bresp(axi_mem_intercon_M00_AXI_BRESP),
        .M00_AXI1_bvalid(axi_mem_intercon_M00_AXI_BVALID),
        .M00_AXI1_rdata(axi_mem_intercon_M00_AXI_RDATA),
        .M00_AXI1_rid(axi_mem_intercon_M00_AXI_RID),
        .M00_AXI1_rlast(axi_mem_intercon_M00_AXI_RLAST),
        .M00_AXI1_rready(axi_mem_intercon_M00_AXI_RREADY),
        .M00_AXI1_rresp(axi_mem_intercon_M00_AXI_RRESP),
        .M00_AXI1_rvalid(axi_mem_intercon_M00_AXI_RVALID),
        .M00_AXI1_wdata(axi_mem_intercon_M00_AXI_WDATA),
        .M00_AXI1_wid(axi_mem_intercon_M00_AXI_WID),
        .M00_AXI1_wlast(axi_mem_intercon_M00_AXI_WLAST),
        .M00_AXI1_wready(axi_mem_intercon_M00_AXI_WREADY),
        .M00_AXI1_wstrb(axi_mem_intercon_M00_AXI_WSTRB),
        .M00_AXI1_wvalid(axi_mem_intercon_M00_AXI_WVALID),
        .M00_AXI2_araddr(axi_cpu_interconnect_M00_AXI_ARADDR),
        .M00_AXI2_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .M00_AXI2_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .M00_AXI2_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR),
        .M00_AXI2_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .M00_AXI2_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .M00_AXI2_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .M00_AXI2_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .M00_AXI2_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .M00_AXI2_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .M00_AXI2_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .M00_AXI2_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .M00_AXI2_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .M00_AXI2_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .M00_AXI2_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .M00_AXI2_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .M00_AXI2_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .M00_AXI_araddr(axi_hp0_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_hp0_interconnect_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_hp0_interconnect_M00_AXI_ARCACHE),
        .M00_AXI_arid(axi_hp0_interconnect_M00_AXI_ARID),
        .M00_AXI_arlen(axi_hp0_interconnect_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_hp0_interconnect_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_hp0_interconnect_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_hp0_interconnect_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_hp0_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_hp0_interconnect_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_hp0_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_hp0_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_hp0_interconnect_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_hp0_interconnect_M00_AXI_AWCACHE),
        .M00_AXI_awid(axi_hp0_interconnect_M00_AXI_AWID),
        .M00_AXI_awlen(axi_hp0_interconnect_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_hp0_interconnect_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_hp0_interconnect_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_hp0_interconnect_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_hp0_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_hp0_interconnect_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_hp0_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bid(axi_hp0_interconnect_M00_AXI_BID),
        .M00_AXI_bready(axi_hp0_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_hp0_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_hp0_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_hp0_interconnect_M00_AXI_RDATA),
        .M00_AXI_rid(axi_hp0_interconnect_M00_AXI_RID),
        .M00_AXI_rlast(axi_hp0_interconnect_M00_AXI_RLAST),
        .M00_AXI_rready(axi_hp0_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_hp0_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_hp0_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_hp0_interconnect_M00_AXI_WDATA),
        .M00_AXI_wid(axi_hp0_interconnect_M00_AXI_WID),
        .M00_AXI_wlast(axi_hp0_interconnect_M00_AXI_WLAST),
        .M00_AXI_wready(axi_hp0_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_hp0_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_hp0_interconnect_M00_AXI_WVALID),
        .M01_AXI_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .M01_AXI_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .M01_AXI_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .M01_AXI_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .M01_AXI_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .M01_AXI_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .M02_AXI_araddr(axi_cpu_interconnect_M02_AXI_ARADDR),
        .M02_AXI_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .M02_AXI_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR),
        .M02_AXI_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .M02_AXI_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .M02_AXI_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .M02_AXI_wvalid(axi_cpu_interconnect_M02_AXI_WVALID),
        .M03_AXI_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .M03_AXI_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .M03_AXI_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .M03_AXI_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .M03_AXI_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .M03_AXI_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .M03_AXI_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .M03_AXI_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .M03_AXI_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .M03_AXI_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .M04_AXI_araddr(axi_cpu_interconnect_M04_AXI_ARADDR),
        .M04_AXI_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .M04_AXI_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .M04_AXI_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR),
        .M04_AXI_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .M04_AXI_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .M04_AXI_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .M04_AXI_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .M04_AXI_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .M04_AXI_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .M04_AXI_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .M04_AXI_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .M04_AXI_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .M04_AXI_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .M04_AXI_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .M04_AXI_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .M04_AXI_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .M05_AXI_araddr(axi_cpu_interconnect_M05_AXI_ARADDR),
        .M05_AXI_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .M05_AXI_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .M05_AXI_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR),
        .M05_AXI_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .M05_AXI_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .M05_AXI_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .M05_AXI_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .M05_AXI_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .M05_AXI_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .M05_AXI_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .M05_AXI_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .M05_AXI_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .M05_AXI_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .M05_AXI_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .M05_AXI_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .M05_AXI_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .M06_AXI_araddr(axi_cpu_interconnect_M06_AXI_ARADDR),
        .M06_AXI_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .M06_AXI_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .M06_AXI_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR),
        .M06_AXI_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .M06_AXI_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .M06_AXI_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .M06_AXI_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .M06_AXI_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .M06_AXI_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .M06_AXI_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .M06_AXI_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .M06_AXI_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .M06_AXI_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .M06_AXI_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .M06_AXI_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .M06_AXI_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .M07_AXI_araddr(axi_cpu_interconnect_M07_AXI_ARADDR),
        .M07_AXI_arready(axi_cpu_interconnect_M07_AXI_ARREADY),
        .M07_AXI_arvalid(axi_cpu_interconnect_M07_AXI_ARVALID),
        .M07_AXI_awaddr(axi_cpu_interconnect_M07_AXI_AWADDR),
        .M07_AXI_awready(axi_cpu_interconnect_M07_AXI_AWREADY),
        .M07_AXI_awvalid(axi_cpu_interconnect_M07_AXI_AWVALID),
        .M07_AXI_bready(axi_cpu_interconnect_M07_AXI_BREADY),
        .M07_AXI_bresp(axi_cpu_interconnect_M07_AXI_BRESP),
        .M07_AXI_bvalid(axi_cpu_interconnect_M07_AXI_BVALID),
        .M07_AXI_rdata(axi_cpu_interconnect_M07_AXI_RDATA),
        .M07_AXI_rready(axi_cpu_interconnect_M07_AXI_RREADY),
        .M07_AXI_rresp(axi_cpu_interconnect_M07_AXI_RRESP),
        .M07_AXI_rvalid(axi_cpu_interconnect_M07_AXI_RVALID),
        .M07_AXI_wdata(axi_cpu_interconnect_M07_AXI_WDATA),
        .M07_AXI_wready(axi_cpu_interconnect_M07_AXI_WREADY),
        .M07_AXI_wstrb(axi_cpu_interconnect_M07_AXI_WSTRB),
        .M07_AXI_wvalid(axi_cpu_interconnect_M07_AXI_WVALID),
        .M08_AXI_araddr(axi_cpu_interconnect_M08_AXI_ARADDR),
        .M08_AXI_arready(axi_cpu_interconnect_M08_AXI_ARREADY),
        .M08_AXI_arvalid(axi_cpu_interconnect_M08_AXI_ARVALID),
        .M08_AXI_awaddr(axi_cpu_interconnect_M08_AXI_AWADDR),
        .M08_AXI_awready(axi_cpu_interconnect_M08_AXI_AWREADY),
        .M08_AXI_awvalid(axi_cpu_interconnect_M08_AXI_AWVALID),
        .M08_AXI_bready(axi_cpu_interconnect_M08_AXI_BREADY),
        .M08_AXI_bresp(axi_cpu_interconnect_M08_AXI_BRESP),
        .M08_AXI_bvalid(axi_cpu_interconnect_M08_AXI_BVALID),
        .M08_AXI_rdata(axi_cpu_interconnect_M08_AXI_RDATA),
        .M08_AXI_rready(axi_cpu_interconnect_M08_AXI_RREADY),
        .M08_AXI_rresp(axi_cpu_interconnect_M08_AXI_RRESP),
        .M08_AXI_rvalid(axi_cpu_interconnect_M08_AXI_RVALID),
        .M08_AXI_wdata(axi_cpu_interconnect_M08_AXI_WDATA),
        .M08_AXI_wready(axi_cpu_interconnect_M08_AXI_WREADY),
        .M08_AXI_wstrb(axi_cpu_interconnect_M08_AXI_WSTRB),
        .M08_AXI_wvalid(axi_cpu_interconnect_M08_AXI_WVALID),
        .M09_AXI_araddr(axi_cpu_interconnect_M09_AXI_ARADDR),
        .M09_AXI_arready(axi_cpu_interconnect_M09_AXI_ARREADY),
        .M09_AXI_arvalid(axi_cpu_interconnect_M09_AXI_ARVALID),
        .M09_AXI_awaddr(axi_cpu_interconnect_M09_AXI_AWADDR),
        .M09_AXI_awready(axi_cpu_interconnect_M09_AXI_AWREADY),
        .M09_AXI_awvalid(axi_cpu_interconnect_M09_AXI_AWVALID),
        .M09_AXI_bready(axi_cpu_interconnect_M09_AXI_BREADY),
        .M09_AXI_bresp(axi_cpu_interconnect_M09_AXI_BRESP),
        .M09_AXI_bvalid(axi_cpu_interconnect_M09_AXI_BVALID),
        .M09_AXI_rdata(axi_cpu_interconnect_M09_AXI_RDATA),
        .M09_AXI_rready(axi_cpu_interconnect_M09_AXI_RREADY),
        .M09_AXI_rresp(axi_cpu_interconnect_M09_AXI_RRESP),
        .M09_AXI_rvalid(axi_cpu_interconnect_M09_AXI_RVALID),
        .M09_AXI_wdata(axi_cpu_interconnect_M09_AXI_WDATA),
        .M09_AXI_wready(axi_cpu_interconnect_M09_AXI_WREADY),
        .M09_AXI_wstrb(axi_cpu_interconnect_M09_AXI_WSTRB),
        .M09_AXI_wvalid(axi_cpu_interconnect_M09_AXI_WVALID),
        .M10_AXI_araddr(axi_cpu_interconnect_M10_AXI_ARADDR),
        .M10_AXI_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .M10_AXI_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .M10_AXI_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR),
        .M10_AXI_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .M10_AXI_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .M10_AXI_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .M10_AXI_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .M10_AXI_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .M10_AXI_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .M10_AXI_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .M10_AXI_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .M10_AXI_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .M10_AXI_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .M10_AXI_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .M10_AXI_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .S00_AXI1_araddr(S00_AXI_1_ARADDR),
        .S00_AXI1_arburst(S00_AXI_1_ARBURST),
        .S00_AXI1_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI1_arid(S00_AXI_1_ARID),
        .S00_AXI1_arlen(S00_AXI_1_ARLEN),
        .S00_AXI1_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI1_arprot(S00_AXI_1_ARPROT),
        .S00_AXI1_arqos(S00_AXI_1_ARQOS),
        .S00_AXI1_arready(S00_AXI_1_ARREADY),
        .S00_AXI1_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI1_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI1_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI1_awburst(S00_AXI_1_AWBURST),
        .S00_AXI1_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI1_awid(S00_AXI_1_AWID),
        .S00_AXI1_awlen(S00_AXI_1_AWLEN),
        .S00_AXI1_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI1_awprot(S00_AXI_1_AWPROT),
        .S00_AXI1_awqos(S00_AXI_1_AWQOS),
        .S00_AXI1_awready(S00_AXI_1_AWREADY),
        .S00_AXI1_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI1_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI1_bid(S00_AXI_1_BID),
        .S00_AXI1_bready(S00_AXI_1_BREADY),
        .S00_AXI1_bresp(S00_AXI_1_BRESP),
        .S00_AXI1_bvalid(S00_AXI_1_BVALID),
        .S00_AXI1_rdata(S00_AXI_1_RDATA),
        .S00_AXI1_rid(S00_AXI_1_RID),
        .S00_AXI1_rlast(S00_AXI_1_RLAST),
        .S00_AXI1_rready(S00_AXI_1_RREADY),
        .S00_AXI1_rresp(S00_AXI_1_RRESP),
        .S00_AXI1_rvalid(S00_AXI_1_RVALID),
        .S00_AXI1_wdata(S00_AXI_1_WDATA),
        .S00_AXI1_wid(S00_AXI_1_WID),
        .S00_AXI1_wlast(S00_AXI_1_WLAST),
        .S00_AXI1_wready(S00_AXI_1_WREADY),
        .S00_AXI1_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI1_wvalid(S00_AXI_1_WVALID),
        .S00_AXI_araddr(S00_AXI_2_ARADDR),
        .S00_AXI_arburst(S00_AXI_2_ARBURST),
        .S00_AXI_arcache(S00_AXI_2_ARCACHE),
        .S00_AXI_arlen(S00_AXI_2_ARLEN),
        .S00_AXI_arprot(S00_AXI_2_ARPROT),
        .S00_AXI_arready(S00_AXI_2_ARREADY),
        .S00_AXI_arsize(S00_AXI_2_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_2_ARVALID),
        .S00_AXI_rdata(S00_AXI_2_RDATA),
        .S00_AXI_rlast(S00_AXI_2_RLAST),
        .S00_AXI_rready(S00_AXI_2_RREADY),
        .S00_AXI_rresp(S00_AXI_2_RRESP),
        .S00_AXI_rvalid(S00_AXI_2_RVALID),
        .S01_AXI1_araddr(axi_vdma_0_M_AXI_MM2S_ARADDR),
        .S01_AXI1_arburst(axi_vdma_0_M_AXI_MM2S_ARBURST),
        .S01_AXI1_arcache(axi_vdma_0_M_AXI_MM2S_ARCACHE),
        .S01_AXI1_arlen(axi_vdma_0_M_AXI_MM2S_ARLEN),
        .S01_AXI1_arprot(axi_vdma_0_M_AXI_MM2S_ARPROT),
        .S01_AXI1_arready(axi_vdma_0_M_AXI_MM2S_ARREADY),
        .S01_AXI1_arsize(axi_vdma_0_M_AXI_MM2S_ARSIZE),
        .S01_AXI1_arvalid(axi_vdma_0_M_AXI_MM2S_ARVALID),
        .S01_AXI1_rdata(axi_vdma_0_M_AXI_MM2S_RDATA),
        .S01_AXI1_rlast(axi_vdma_0_M_AXI_MM2S_RLAST),
        .S01_AXI1_rready(axi_vdma_0_M_AXI_MM2S_RREADY),
        .S01_AXI1_rresp(axi_vdma_0_M_AXI_MM2S_RRESP),
        .S01_AXI1_rvalid(axi_vdma_0_M_AXI_MM2S_RVALID),
        .S01_AXI_araddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR),
        .S01_AXI_arburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST),
        .S01_AXI_arcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE),
        .S01_AXI_arlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN),
        .S01_AXI_arlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK),
        .S01_AXI_arprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT),
        .S01_AXI_arqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS),
        .S01_AXI_arready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY),
        .S01_AXI_arregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION),
        .S01_AXI_arsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE),
        .S01_AXI_arvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID),
        .S01_AXI_awaddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR),
        .S01_AXI_awburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST),
        .S01_AXI_awcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE),
        .S01_AXI_awlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN),
        .S01_AXI_awlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK),
        .S01_AXI_awprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT),
        .S01_AXI_awqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS),
        .S01_AXI_awready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY),
        .S01_AXI_awregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION),
        .S01_AXI_awsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE),
        .S01_AXI_awvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID),
        .S01_AXI_bready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY),
        .S01_AXI_bresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP),
        .S01_AXI_bvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID),
        .S01_AXI_rdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA),
        .S01_AXI_rlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST),
        .S01_AXI_rready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY),
        .S01_AXI_rresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP),
        .S01_AXI_rvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID),
        .S01_AXI_wdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA),
        .S01_AXI_wlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST),
        .S01_AXI_wready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY),
        .S01_AXI_wstrb(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB),
        .S01_AXI_wvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID),
        .S02_AXI_awaddr(axi_vdma_0_M_AXI_S2MM_AWADDR),
        .S02_AXI_awburst(axi_vdma_0_M_AXI_S2MM_AWBURST),
        .S02_AXI_awcache(axi_vdma_0_M_AXI_S2MM_AWCACHE),
        .S02_AXI_awlen(axi_vdma_0_M_AXI_S2MM_AWLEN),
        .S02_AXI_awprot(axi_vdma_0_M_AXI_S2MM_AWPROT),
        .S02_AXI_awready(axi_vdma_0_M_AXI_S2MM_AWREADY),
        .S02_AXI_awsize(axi_vdma_0_M_AXI_S2MM_AWSIZE),
        .S02_AXI_awvalid(axi_vdma_0_M_AXI_S2MM_AWVALID),
        .S02_AXI_bready(axi_vdma_0_M_AXI_S2MM_BREADY),
        .S02_AXI_bresp(axi_vdma_0_M_AXI_S2MM_BRESP),
        .S02_AXI_bvalid(axi_vdma_0_M_AXI_S2MM_BVALID),
        .S02_AXI_wdata(axi_vdma_0_M_AXI_S2MM_WDATA),
        .S02_AXI_wlast(axi_vdma_0_M_AXI_S2MM_WLAST),
        .S02_AXI_wready(axi_vdma_0_M_AXI_S2MM_WREADY),
        .S02_AXI_wstrb(axi_vdma_0_M_AXI_S2MM_WSTRB),
        .S02_AXI_wvalid(axi_vdma_0_M_AXI_S2MM_WVALID));
  hdmi_imp_13Z4O85 hdmi
       (.DMA_ACK_RX_tready(sys_ps7_DMA2_ACK_TREADY),
        .DMA_ACK_RX_tuser(sys_ps7_DMA2_ACK_TUSER),
        .DMA_ACK_RX_tvalid(sys_ps7_DMA2_ACK_TVALID),
        .DMA_ACK_TX_tready(sys_ps7_DMA1_ACK_TREADY),
        .DMA_ACK_TX_tuser(sys_ps7_DMA1_ACK_TUSER),
        .DMA_ACK_TX_tvalid(sys_ps7_DMA1_ACK_TVALID),
        .DMA_ACK_tready(sys_ps7_DMA0_ACK_TREADY),
        .DMA_ACK_tuser(sys_ps7_DMA0_ACK_TUSER),
        .DMA_ACK_tvalid(sys_ps7_DMA0_ACK_TVALID),
        .DMA_REQ_RX_tlast(axi_i2s_adi_DMA_REQ_RX_TLAST),
        .DMA_REQ_RX_tready(axi_i2s_adi_DMA_REQ_RX_TREADY),
        .DMA_REQ_RX_tuser(axi_i2s_adi_DMA_REQ_RX_TUSER),
        .DMA_REQ_RX_tvalid(axi_i2s_adi_DMA_REQ_RX_TVALID),
        .DMA_REQ_TX_tlast(axi_i2s_adi_DMA_REQ_TX_TLAST),
        .DMA_REQ_TX_tready(axi_i2s_adi_DMA_REQ_TX_TREADY),
        .DMA_REQ_TX_tuser(axi_i2s_adi_DMA_REQ_TX_TUSER),
        .DMA_REQ_TX_tvalid(axi_i2s_adi_DMA_REQ_TX_TVALID),
        .DMA_REQ_tlast(axi_spdif_tx_core_DMA_REQ_TLAST),
        .DMA_REQ_tready(axi_spdif_tx_core_DMA_REQ_TREADY),
        .DMA_REQ_tuser(axi_spdif_tx_core_DMA_REQ_TUSER),
        .DMA_REQ_tvalid(axi_spdif_tx_core_DMA_REQ_TVALID),
        .I2S_bclk(axi_i2s_adi_I2S_BCLK),
        .I2S_lrclk(axi_i2s_adi_I2S_LRCLK),
        .I2S_sdata_in(axi_i2s_adi_I2S_SDATA_IN),
        .I2S_sdata_out(axi_i2s_adi_I2S_SDATA_OUT),
        .IIC_scl_i(axi_iic_fmc_IIC_SCL_I),
        .IIC_scl_o(axi_iic_fmc_IIC_SCL_O),
        .IIC_scl_t(axi_iic_fmc_IIC_SCL_T),
        .IIC_sda_i(axi_iic_fmc_IIC_SDA_I),
        .IIC_sda_o(axi_iic_fmc_IIC_SDA_O),
        .IIC_sda_t(axi_iic_fmc_IIC_SDA_T),
        .M_AXI_MM2S_araddr(S00_AXI_2_ARADDR),
        .M_AXI_MM2S_arburst(S00_AXI_2_ARBURST),
        .M_AXI_MM2S_arcache(S00_AXI_2_ARCACHE),
        .M_AXI_MM2S_arlen(S00_AXI_2_ARLEN),
        .M_AXI_MM2S_arprot(S00_AXI_2_ARPROT),
        .M_AXI_MM2S_arready(S00_AXI_2_ARREADY),
        .M_AXI_MM2S_arsize(S00_AXI_2_ARSIZE),
        .M_AXI_MM2S_arvalid(S00_AXI_2_ARVALID),
        .M_AXI_MM2S_rdata(S00_AXI_2_RDATA),
        .M_AXI_MM2S_rlast(S00_AXI_2_RLAST),
        .M_AXI_MM2S_rready(S00_AXI_2_RREADY),
        .M_AXI_MM2S_rresp(S00_AXI_2_RRESP),
        .M_AXI_MM2S_rvalid(S00_AXI_2_RVALID),
        .S_AXI2_araddr(axi_cpu_interconnect_M00_AXI_ARADDR),
        .S_AXI2_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .S_AXI2_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .S_AXI2_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR),
        .S_AXI2_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .S_AXI2_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .S_AXI2_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .S_AXI2_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .S_AXI2_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .S_AXI2_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .S_AXI2_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .S_AXI2_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .S_AXI2_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .S_AXI2_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .S_AXI2_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .S_AXI2_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .S_AXI2_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .S_AXI3_araddr(axi_cpu_interconnect_M06_AXI_ARADDR),
        .S_AXI3_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .S_AXI3_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .S_AXI3_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR),
        .S_AXI3_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .S_AXI3_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .S_AXI3_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .S_AXI3_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .S_AXI3_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .S_AXI3_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .S_AXI3_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .S_AXI3_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .S_AXI3_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .S_AXI3_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .S_AXI3_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .S_AXI3_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .S_AXI3_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .S_AXI_ACLK(sys_cpu_clk),
        .S_AXI_LITE_araddr(axi_cpu_interconnect_M02_AXI_ARADDR),
        .S_AXI_LITE_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .S_AXI_LITE_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .S_AXI_LITE_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR),
        .S_AXI_LITE_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .S_AXI_LITE_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .S_AXI_LITE_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .S_AXI_LITE_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .S_AXI_LITE_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .S_AXI_LITE_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .S_AXI_LITE_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .S_AXI_LITE_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .S_AXI_LITE_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .S_AXI_LITE_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .S_AXI_LITE_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .S_AXI_LITE_wvalid(axi_cpu_interconnect_M02_AXI_WVALID),
        .clk_in1(sys_200m_clk),
        .clk_out1(sys_audio_clkgen_clk_out1),
        .downstream_scl_I(iic_mux_scl_i_1),
        .downstream_scl_O(sys_i2c_mixer_downstream_scl_O),
        .downstream_scl_T(sys_i2c_mixer_downstream_scl_T),
        .downstream_sda_I(iic_mux_sda_i_1),
        .downstream_sda_O(sys_i2c_mixer_downstream_sda_O),
        .downstream_sda_T(sys_i2c_mixer_downstream_sda_T),
        .hdmi_16_data(axi_hdmi_core_hdmi_16_data),
        .hdmi_16_data_e(axi_hdmi_core_hdmi_16_data_e),
        .hdmi_16_hsync(axi_hdmi_core_hdmi_16_hsync),
        .hdmi_16_vsync(axi_hdmi_core_hdmi_16_vsync),
        .hdmi_out_clk(axi_hdmi_core_hdmi_out_clk),
        .iic2intc_irpt(axi_iic_main_iic2intc_irpt),
        .iic2intc_irpt1(axi_iic_fmc_iic2intc_irpt),
        .mm2s_introut(axi_hdmi_dma_mm2s_introut),
        .resetn(sys_cpu_resetn),
        .s_axi1_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .s_axi1_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .s_axi1_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .s_axi1_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .s_axi1_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .s_axi1_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .s_axi1_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .s_axi1_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .s_axi1_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .s_axi1_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .s_axi1_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .s_axi1_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .s_axi1_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .s_axi1_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .s_axi1_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .s_axi1_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .s_axi1_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .s_axi1_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .s_axi1_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .s_axi4_araddr(axi_cpu_interconnect_M05_AXI_ARADDR),
        .s_axi4_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .s_axi4_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .s_axi4_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR),
        .s_axi4_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .s_axi4_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .s_axi4_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .s_axi4_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .s_axi4_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .s_axi4_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .s_axi4_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .s_axi4_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .s_axi4_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .s_axi4_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .s_axi4_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .s_axi4_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .s_axi4_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .s_axi5_araddr(axi_cpu_interconnect_M04_AXI_ARADDR),
        .s_axi5_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .s_axi5_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .s_axi5_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR),
        .s_axi5_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .s_axi5_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .s_axi5_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .s_axi5_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .s_axi5_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .s_axi5_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .s_axi5_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .s_axi5_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .s_axi5_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .s_axi5_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .s_axi5_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .s_axi5_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .s_axi5_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .s_axi_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .s_axi_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .s_axi_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .spdif_tx_o(axi_spdif_tx_core_spdif_tx_o));
  image_processing_imp_5RTQ82 image_processing
       (.M_AXI_MM2S_araddr(axi_vdma_0_M_AXI_MM2S_ARADDR),
        .M_AXI_MM2S_arburst(axi_vdma_0_M_AXI_MM2S_ARBURST),
        .M_AXI_MM2S_arcache(axi_vdma_0_M_AXI_MM2S_ARCACHE),
        .M_AXI_MM2S_arlen(axi_vdma_0_M_AXI_MM2S_ARLEN),
        .M_AXI_MM2S_arprot(axi_vdma_0_M_AXI_MM2S_ARPROT),
        .M_AXI_MM2S_arready(axi_vdma_0_M_AXI_MM2S_ARREADY),
        .M_AXI_MM2S_arsize(axi_vdma_0_M_AXI_MM2S_ARSIZE),
        .M_AXI_MM2S_arvalid(axi_vdma_0_M_AXI_MM2S_ARVALID),
        .M_AXI_MM2S_rdata(axi_vdma_0_M_AXI_MM2S_RDATA),
        .M_AXI_MM2S_rlast(axi_vdma_0_M_AXI_MM2S_RLAST),
        .M_AXI_MM2S_rready(axi_vdma_0_M_AXI_MM2S_RREADY),
        .M_AXI_MM2S_rresp(axi_vdma_0_M_AXI_MM2S_RRESP),
        .M_AXI_MM2S_rvalid(axi_vdma_0_M_AXI_MM2S_RVALID),
        .M_AXI_S2MM_awaddr(axi_vdma_0_M_AXI_S2MM_AWADDR),
        .M_AXI_S2MM_awburst(axi_vdma_0_M_AXI_S2MM_AWBURST),
        .M_AXI_S2MM_awcache(axi_vdma_0_M_AXI_S2MM_AWCACHE),
        .M_AXI_S2MM_awlen(axi_vdma_0_M_AXI_S2MM_AWLEN),
        .M_AXI_S2MM_awprot(axi_vdma_0_M_AXI_S2MM_AWPROT),
        .M_AXI_S2MM_awready(axi_vdma_0_M_AXI_S2MM_AWREADY),
        .M_AXI_S2MM_awsize(axi_vdma_0_M_AXI_S2MM_AWSIZE),
        .M_AXI_S2MM_awvalid(axi_vdma_0_M_AXI_S2MM_AWVALID),
        .M_AXI_S2MM_bready(axi_vdma_0_M_AXI_S2MM_BREADY),
        .M_AXI_S2MM_bresp(axi_vdma_0_M_AXI_S2MM_BRESP),
        .M_AXI_S2MM_bvalid(axi_vdma_0_M_AXI_S2MM_BVALID),
        .M_AXI_S2MM_wdata(axi_vdma_0_M_AXI_S2MM_WDATA),
        .M_AXI_S2MM_wlast(axi_vdma_0_M_AXI_S2MM_WLAST),
        .M_AXI_S2MM_wready(axi_vdma_0_M_AXI_S2MM_WREADY),
        .M_AXI_S2MM_wstrb(axi_vdma_0_M_AXI_S2MM_WSTRB),
        .M_AXI_S2MM_wvalid(axi_vdma_0_M_AXI_S2MM_WVALID),
        .S_AXI_LITE_araddr(axi_cpu_interconnect_M10_AXI_ARADDR),
        .S_AXI_LITE_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .S_AXI_LITE_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .S_AXI_LITE_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR),
        .S_AXI_LITE_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .S_AXI_LITE_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .S_AXI_LITE_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .S_AXI_LITE_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .S_AXI_LITE_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .S_AXI_LITE_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .S_AXI_LITE_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .S_AXI_LITE_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .S_AXI_LITE_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .S_AXI_LITE_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .S_AXI_LITE_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .S_AXI_LITE_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .ap_clk(sys_cpu_clk),
        .ap_rst_n(sys_cpu_resetn),
        .interrupt(disparity_pixel_coprocessor_0_interrupt),
        .interrupt1(morphological_filter_0_interrupt),
        .m_axi_MASTER_BUS_araddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARADDR),
        .m_axi_MASTER_BUS_arburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARBURST),
        .m_axi_MASTER_BUS_arcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARCACHE),
        .m_axi_MASTER_BUS_arlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLEN),
        .m_axi_MASTER_BUS_arlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARLOCK),
        .m_axi_MASTER_BUS_arprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARPROT),
        .m_axi_MASTER_BUS_arqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARQOS),
        .m_axi_MASTER_BUS_arready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREADY),
        .m_axi_MASTER_BUS_arregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARREGION),
        .m_axi_MASTER_BUS_arsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARSIZE),
        .m_axi_MASTER_BUS_arvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_ARVALID),
        .m_axi_MASTER_BUS_awaddr(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWADDR),
        .m_axi_MASTER_BUS_awburst(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWBURST),
        .m_axi_MASTER_BUS_awcache(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWCACHE),
        .m_axi_MASTER_BUS_awlen(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLEN),
        .m_axi_MASTER_BUS_awlock(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWLOCK),
        .m_axi_MASTER_BUS_awprot(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWPROT),
        .m_axi_MASTER_BUS_awqos(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWQOS),
        .m_axi_MASTER_BUS_awready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREADY),
        .m_axi_MASTER_BUS_awregion(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWREGION),
        .m_axi_MASTER_BUS_awsize(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWSIZE),
        .m_axi_MASTER_BUS_awvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_AWVALID),
        .m_axi_MASTER_BUS_bready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BREADY),
        .m_axi_MASTER_BUS_bresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BRESP),
        .m_axi_MASTER_BUS_bvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_BVALID),
        .m_axi_MASTER_BUS_rdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RDATA),
        .m_axi_MASTER_BUS_rlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RLAST),
        .m_axi_MASTER_BUS_rready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RREADY),
        .m_axi_MASTER_BUS_rresp(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RRESP),
        .m_axi_MASTER_BUS_rvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_RVALID),
        .m_axi_MASTER_BUS_wdata(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WDATA),
        .m_axi_MASTER_BUS_wlast(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WLAST),
        .m_axi_MASTER_BUS_wready(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WREADY),
        .m_axi_MASTER_BUS_wstrb(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WSTRB),
        .m_axi_MASTER_BUS_wvalid(disparity_pixel_coprocessor_0_m_axi_MASTER_BUS_WVALID),
        .mm2s_introut(axi_vdma_0_mm2s_introut),
        .s2mm_introut(axi_vdma_0_s2mm_introut),
        .s_axi_AXILiteS_araddr(axi_cpu_interconnect_M07_AXI_ARADDR),
        .s_axi_AXILiteS_arready(axi_cpu_interconnect_M07_AXI_ARREADY),
        .s_axi_AXILiteS_arvalid(axi_cpu_interconnect_M07_AXI_ARVALID),
        .s_axi_AXILiteS_awaddr(axi_cpu_interconnect_M07_AXI_AWADDR),
        .s_axi_AXILiteS_awready(axi_cpu_interconnect_M07_AXI_AWREADY),
        .s_axi_AXILiteS_awvalid(axi_cpu_interconnect_M07_AXI_AWVALID),
        .s_axi_AXILiteS_bready(axi_cpu_interconnect_M07_AXI_BREADY),
        .s_axi_AXILiteS_bresp(axi_cpu_interconnect_M07_AXI_BRESP),
        .s_axi_AXILiteS_bvalid(axi_cpu_interconnect_M07_AXI_BVALID),
        .s_axi_AXILiteS_rdata(axi_cpu_interconnect_M07_AXI_RDATA),
        .s_axi_AXILiteS_rready(axi_cpu_interconnect_M07_AXI_RREADY),
        .s_axi_AXILiteS_rresp(axi_cpu_interconnect_M07_AXI_RRESP),
        .s_axi_AXILiteS_rvalid(axi_cpu_interconnect_M07_AXI_RVALID),
        .s_axi_AXILiteS_wdata(axi_cpu_interconnect_M07_AXI_WDATA),
        .s_axi_AXILiteS_wready(axi_cpu_interconnect_M07_AXI_WREADY),
        .s_axi_AXILiteS_wstrb(axi_cpu_interconnect_M07_AXI_WSTRB),
        .s_axi_AXILiteS_wvalid(axi_cpu_interconnect_M07_AXI_WVALID),
        .s_axi_CONTROL_BUS_araddr(axi_cpu_interconnect_M09_AXI_ARADDR),
        .s_axi_CONTROL_BUS_arready(axi_cpu_interconnect_M09_AXI_ARREADY),
        .s_axi_CONTROL_BUS_arvalid(axi_cpu_interconnect_M09_AXI_ARVALID),
        .s_axi_CONTROL_BUS_awaddr(axi_cpu_interconnect_M09_AXI_AWADDR),
        .s_axi_CONTROL_BUS_awready(axi_cpu_interconnect_M09_AXI_AWREADY),
        .s_axi_CONTROL_BUS_awvalid(axi_cpu_interconnect_M09_AXI_AWVALID),
        .s_axi_CONTROL_BUS_bready(axi_cpu_interconnect_M09_AXI_BREADY),
        .s_axi_CONTROL_BUS_bresp(axi_cpu_interconnect_M09_AXI_BRESP),
        .s_axi_CONTROL_BUS_bvalid(axi_cpu_interconnect_M09_AXI_BVALID),
        .s_axi_CONTROL_BUS_rdata(axi_cpu_interconnect_M09_AXI_RDATA),
        .s_axi_CONTROL_BUS_rready(axi_cpu_interconnect_M09_AXI_RREADY),
        .s_axi_CONTROL_BUS_rresp(axi_cpu_interconnect_M09_AXI_RRESP),
        .s_axi_CONTROL_BUS_rvalid(axi_cpu_interconnect_M09_AXI_RVALID),
        .s_axi_CONTROL_BUS_wdata(axi_cpu_interconnect_M09_AXI_WDATA),
        .s_axi_CONTROL_BUS_wready(axi_cpu_interconnect_M09_AXI_WREADY),
        .s_axi_CONTROL_BUS_wstrb(axi_cpu_interconnect_M09_AXI_WSTRB),
        .s_axi_CONTROL_BUS_wvalid(axi_cpu_interconnect_M09_AXI_WVALID),
        .s_axi_CTRL_BUS_araddr(axi_cpu_interconnect_M08_AXI_ARADDR),
        .s_axi_CTRL_BUS_arready(axi_cpu_interconnect_M08_AXI_ARREADY),
        .s_axi_CTRL_BUS_arvalid(axi_cpu_interconnect_M08_AXI_ARVALID),
        .s_axi_CTRL_BUS_awaddr(axi_cpu_interconnect_M08_AXI_AWADDR),
        .s_axi_CTRL_BUS_awready(axi_cpu_interconnect_M08_AXI_AWREADY),
        .s_axi_CTRL_BUS_awvalid(axi_cpu_interconnect_M08_AXI_AWVALID),
        .s_axi_CTRL_BUS_bready(axi_cpu_interconnect_M08_AXI_BREADY),
        .s_axi_CTRL_BUS_bresp(axi_cpu_interconnect_M08_AXI_BRESP),
        .s_axi_CTRL_BUS_bvalid(axi_cpu_interconnect_M08_AXI_BVALID),
        .s_axi_CTRL_BUS_rdata(axi_cpu_interconnect_M08_AXI_RDATA),
        .s_axi_CTRL_BUS_rready(axi_cpu_interconnect_M08_AXI_RREADY),
        .s_axi_CTRL_BUS_rresp(axi_cpu_interconnect_M08_AXI_RRESP),
        .s_axi_CTRL_BUS_rvalid(axi_cpu_interconnect_M08_AXI_RVALID),
        .s_axi_CTRL_BUS_wdata(axi_cpu_interconnect_M08_AXI_WDATA),
        .s_axi_CTRL_BUS_wready(axi_cpu_interconnect_M08_AXI_WREADY),
        .s_axi_CTRL_BUS_wstrb(axi_cpu_interconnect_M08_AXI_WSTRB),
        .s_axi_CTRL_BUS_wvalid(axi_cpu_interconnect_M08_AXI_WVALID));
  irq_reset_imp_1IA5Z9V irq_reset
       (.In0(ps_intr_00_1),
        .In1(ps_intr_01_1),
        .In10(axi_vdma_0_mm2s_introut),
        .In11(axi_iic_fmc_iic2intc_irpt),
        .In12(ps_intr_12_1),
        .In13(disparity_pixel_coprocessor_0_interrupt),
        .In14(axi_iic_main_iic2intc_irpt),
        .In15(axi_hdmi_dma_mm2s_introut),
        .In2(ps_intr_02_1),
        .In3(ps_intr_03_1),
        .In4(ps_intr_04_1),
        .In5(ps_intr_05_1),
        .In6(ps_intr_06_1),
        .In7(ps_intr_07_1),
        .In8(morphological_filter_0_interrupt),
        .In9(axi_vdma_0_s2mm_introut),
        .Op1(otg_vbusoc_1),
        .Res(sys_logic_inv_Res),
        .dout(sys_concat_intc_dout),
        .ext_reset_in(sys_ps7_FCLK_RESET0_N),
        .interconnect_aresetn(sys_rstgen_interconnect_aresetn),
        .peripheral_aresetn(sys_cpu_resetn),
        .peripheral_reset(sys_cpu_reset),
        .slowest_sync_clk(sys_cpu_clk));
  system_sys_ps7_0 sys_ps7
       (.DDR_Addr(ddr_addr[14:0]),
        .DDR_BankAddr(ddr_ba[2:0]),
        .DDR_CAS_n(ddr_cas_n),
        .DDR_CKE(ddr_cke),
        .DDR_CS_n(ddr_cs_n),
        .DDR_Clk(ddr_ck_p),
        .DDR_Clk_n(ddr_ck_n),
        .DDR_DM(ddr_dm[3:0]),
        .DDR_DQ(ddr_dq[31:0]),
        .DDR_DQS(ddr_dqs_p[3:0]),
        .DDR_DQS_n(ddr_dqs_n[3:0]),
        .DDR_DRSTB(ddr_reset_n),
        .DDR_ODT(ddr_odt),
        .DDR_RAS_n(ddr_ras_n),
        .DDR_VRN(fixed_io_ddr_vrn),
        .DDR_VRP(fixed_io_ddr_vrp),
        .DDR_WEB(ddr_we_n),
        .DMA0_ACLK(sys_cpu_clk),
        .DMA0_DAREADY(sys_ps7_DMA0_ACK_TREADY),
        .DMA0_DATYPE(sys_ps7_DMA0_ACK_TUSER),
        .DMA0_DAVALID(sys_ps7_DMA0_ACK_TVALID),
        .DMA0_DRLAST(axi_spdif_tx_core_DMA_REQ_TLAST),
        .DMA0_DRREADY(axi_spdif_tx_core_DMA_REQ_TREADY),
        .DMA0_DRTYPE(axi_spdif_tx_core_DMA_REQ_TUSER),
        .DMA0_DRVALID(axi_spdif_tx_core_DMA_REQ_TVALID),
        .DMA1_ACLK(sys_cpu_clk),
        .DMA1_DAREADY(sys_ps7_DMA1_ACK_TREADY),
        .DMA1_DATYPE(sys_ps7_DMA1_ACK_TUSER),
        .DMA1_DAVALID(sys_ps7_DMA1_ACK_TVALID),
        .DMA1_DRLAST(axi_i2s_adi_DMA_REQ_TX_TLAST),
        .DMA1_DRREADY(axi_i2s_adi_DMA_REQ_TX_TREADY),
        .DMA1_DRTYPE(axi_i2s_adi_DMA_REQ_TX_TUSER),
        .DMA1_DRVALID(axi_i2s_adi_DMA_REQ_TX_TVALID),
        .DMA2_ACLK(sys_cpu_clk),
        .DMA2_DAREADY(sys_ps7_DMA2_ACK_TREADY),
        .DMA2_DATYPE(sys_ps7_DMA2_ACK_TUSER),
        .DMA2_DAVALID(sys_ps7_DMA2_ACK_TVALID),
        .DMA2_DRLAST(axi_i2s_adi_DMA_REQ_RX_TLAST),
        .DMA2_DRREADY(axi_i2s_adi_DMA_REQ_RX_TREADY),
        .DMA2_DRTYPE(axi_i2s_adi_DMA_REQ_RX_TUSER),
        .DMA2_DRVALID(axi_i2s_adi_DMA_REQ_RX_TVALID),
        .FCLK_CLK0(sys_cpu_clk),
        .FCLK_CLK1(sys_200m_clk),
        .FCLK_RESET0_N(sys_ps7_FCLK_RESET0_N),
        .GPIO_I(gpio_i_1),
        .GPIO_O(sys_ps7_GPIO_O),
        .GPIO_T(sys_ps7_GPIO_T),
        .IRQ_F2P(sys_concat_intc_dout),
        .MIO(fixed_io_mio[53:0]),
        .M_AXI_GP0_ACLK(sys_cpu_clk),
        .M_AXI_GP0_ARADDR(S00_AXI_1_ARADDR),
        .M_AXI_GP0_ARBURST(S00_AXI_1_ARBURST),
        .M_AXI_GP0_ARCACHE(S00_AXI_1_ARCACHE),
        .M_AXI_GP0_ARID(S00_AXI_1_ARID),
        .M_AXI_GP0_ARLEN(S00_AXI_1_ARLEN),
        .M_AXI_GP0_ARLOCK(S00_AXI_1_ARLOCK),
        .M_AXI_GP0_ARPROT(S00_AXI_1_ARPROT),
        .M_AXI_GP0_ARQOS(S00_AXI_1_ARQOS),
        .M_AXI_GP0_ARREADY(S00_AXI_1_ARREADY),
        .M_AXI_GP0_ARSIZE(S00_AXI_1_ARSIZE),
        .M_AXI_GP0_ARVALID(S00_AXI_1_ARVALID),
        .M_AXI_GP0_AWADDR(S00_AXI_1_AWADDR),
        .M_AXI_GP0_AWBURST(S00_AXI_1_AWBURST),
        .M_AXI_GP0_AWCACHE(S00_AXI_1_AWCACHE),
        .M_AXI_GP0_AWID(S00_AXI_1_AWID),
        .M_AXI_GP0_AWLEN(S00_AXI_1_AWLEN),
        .M_AXI_GP0_AWLOCK(S00_AXI_1_AWLOCK),
        .M_AXI_GP0_AWPROT(S00_AXI_1_AWPROT),
        .M_AXI_GP0_AWQOS(S00_AXI_1_AWQOS),
        .M_AXI_GP0_AWREADY(S00_AXI_1_AWREADY),
        .M_AXI_GP0_AWSIZE(S00_AXI_1_AWSIZE),
        .M_AXI_GP0_AWVALID(S00_AXI_1_AWVALID),
        .M_AXI_GP0_BID(S00_AXI_1_BID),
        .M_AXI_GP0_BREADY(S00_AXI_1_BREADY),
        .M_AXI_GP0_BRESP(S00_AXI_1_BRESP),
        .M_AXI_GP0_BVALID(S00_AXI_1_BVALID),
        .M_AXI_GP0_RDATA(S00_AXI_1_RDATA),
        .M_AXI_GP0_RID(S00_AXI_1_RID),
        .M_AXI_GP0_RLAST(S00_AXI_1_RLAST),
        .M_AXI_GP0_RREADY(S00_AXI_1_RREADY),
        .M_AXI_GP0_RRESP(S00_AXI_1_RRESP),
        .M_AXI_GP0_RVALID(S00_AXI_1_RVALID),
        .M_AXI_GP0_WDATA(S00_AXI_1_WDATA),
        .M_AXI_GP0_WID(S00_AXI_1_WID),
        .M_AXI_GP0_WLAST(S00_AXI_1_WLAST),
        .M_AXI_GP0_WREADY(S00_AXI_1_WREADY),
        .M_AXI_GP0_WSTRB(S00_AXI_1_WSTRB),
        .M_AXI_GP0_WVALID(S00_AXI_1_WVALID),
        .PS_CLK(fixed_io_ps_clk),
        .PS_PORB(fixed_io_ps_porb),
        .PS_SRSTB(fixed_io_ps_srstb),
        .SPI0_MISO_I(spi0_sdi_i_1),
        .SPI0_MOSI_I(spi0_sdo_i_1),
        .SPI0_MOSI_O(sys_ps7_SPI0_MOSI_O),
        .SPI0_SCLK_I(spi0_clk_i_1),
        .SPI0_SCLK_O(sys_ps7_SPI0_SCLK_O),
        .SPI0_SS1_O(sys_ps7_SPI0_SS1_O),
        .SPI0_SS2_O(sys_ps7_SPI0_SS2_O),
        .SPI0_SS_I(spi0_csn_i_1),
        .SPI0_SS_O(sys_ps7_SPI0_SS_O),
        .SPI1_MISO_I(spi1_sdi_i_1),
        .SPI1_MOSI_I(spi1_sdo_i_1),
        .SPI1_MOSI_O(sys_ps7_SPI1_MOSI_O),
        .SPI1_SCLK_I(spi1_clk_i_1),
        .SPI1_SCLK_O(sys_ps7_SPI1_SCLK_O),
        .SPI1_SS1_O(sys_ps7_SPI1_SS1_O),
        .SPI1_SS2_O(sys_ps7_SPI1_SS2_O),
        .SPI1_SS_I(spi1_csn_i_1),
        .SPI1_SS_O(sys_ps7_SPI1_SS_O),
        .S_AXI_HP0_ACLK(sys_cpu_clk),
        .S_AXI_HP0_ARADDR(axi_hp0_interconnect_M00_AXI_ARADDR),
        .S_AXI_HP0_ARBURST(axi_hp0_interconnect_M00_AXI_ARBURST),
        .S_AXI_HP0_ARCACHE(axi_hp0_interconnect_M00_AXI_ARCACHE),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,axi_hp0_interconnect_M00_AXI_ARID}),
        .S_AXI_HP0_ARLEN(axi_hp0_interconnect_M00_AXI_ARLEN),
        .S_AXI_HP0_ARLOCK(axi_hp0_interconnect_M00_AXI_ARLOCK),
        .S_AXI_HP0_ARPROT(axi_hp0_interconnect_M00_AXI_ARPROT),
        .S_AXI_HP0_ARQOS(axi_hp0_interconnect_M00_AXI_ARQOS),
        .S_AXI_HP0_ARREADY(axi_hp0_interconnect_M00_AXI_ARREADY),
        .S_AXI_HP0_ARSIZE(axi_hp0_interconnect_M00_AXI_ARSIZE),
        .S_AXI_HP0_ARVALID(axi_hp0_interconnect_M00_AXI_ARVALID),
        .S_AXI_HP0_AWADDR(axi_hp0_interconnect_M00_AXI_AWADDR),
        .S_AXI_HP0_AWBURST(axi_hp0_interconnect_M00_AXI_AWBURST),
        .S_AXI_HP0_AWCACHE(axi_hp0_interconnect_M00_AXI_AWCACHE),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,axi_hp0_interconnect_M00_AXI_AWID}),
        .S_AXI_HP0_AWLEN(axi_hp0_interconnect_M00_AXI_AWLEN),
        .S_AXI_HP0_AWLOCK(axi_hp0_interconnect_M00_AXI_AWLOCK),
        .S_AXI_HP0_AWPROT(axi_hp0_interconnect_M00_AXI_AWPROT),
        .S_AXI_HP0_AWQOS(axi_hp0_interconnect_M00_AXI_AWQOS),
        .S_AXI_HP0_AWREADY(axi_hp0_interconnect_M00_AXI_AWREADY),
        .S_AXI_HP0_AWSIZE(axi_hp0_interconnect_M00_AXI_AWSIZE),
        .S_AXI_HP0_AWVALID(axi_hp0_interconnect_M00_AXI_AWVALID),
        .S_AXI_HP0_BID(axi_hp0_interconnect_M00_AXI_BID),
        .S_AXI_HP0_BREADY(axi_hp0_interconnect_M00_AXI_BREADY),
        .S_AXI_HP0_BRESP(axi_hp0_interconnect_M00_AXI_BRESP),
        .S_AXI_HP0_BVALID(axi_hp0_interconnect_M00_AXI_BVALID),
        .S_AXI_HP0_RDATA(axi_hp0_interconnect_M00_AXI_RDATA),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(axi_hp0_interconnect_M00_AXI_RID),
        .S_AXI_HP0_RLAST(axi_hp0_interconnect_M00_AXI_RLAST),
        .S_AXI_HP0_RREADY(axi_hp0_interconnect_M00_AXI_RREADY),
        .S_AXI_HP0_RRESP(axi_hp0_interconnect_M00_AXI_RRESP),
        .S_AXI_HP0_RVALID(axi_hp0_interconnect_M00_AXI_RVALID),
        .S_AXI_HP0_WDATA(axi_hp0_interconnect_M00_AXI_WDATA),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,axi_hp0_interconnect_M00_AXI_WID}),
        .S_AXI_HP0_WLAST(axi_hp0_interconnect_M00_AXI_WLAST),
        .S_AXI_HP0_WREADY(axi_hp0_interconnect_M00_AXI_WREADY),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB(axi_hp0_interconnect_M00_AXI_WSTRB),
        .S_AXI_HP0_WVALID(axi_hp0_interconnect_M00_AXI_WVALID),
        .S_AXI_HP1_ACLK(sys_cpu_clk),
        .S_AXI_HP1_ARADDR(axi_mem_intercon_M00_AXI_ARADDR),
        .S_AXI_HP1_ARBURST(axi_mem_intercon_M00_AXI_ARBURST),
        .S_AXI_HP1_ARCACHE(axi_mem_intercon_M00_AXI_ARCACHE),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,axi_mem_intercon_M00_AXI_ARID}),
        .S_AXI_HP1_ARLEN(axi_mem_intercon_M00_AXI_ARLEN),
        .S_AXI_HP1_ARLOCK(axi_mem_intercon_M00_AXI_ARLOCK),
        .S_AXI_HP1_ARPROT(axi_mem_intercon_M00_AXI_ARPROT),
        .S_AXI_HP1_ARQOS(axi_mem_intercon_M00_AXI_ARQOS),
        .S_AXI_HP1_ARREADY(axi_mem_intercon_M00_AXI_ARREADY),
        .S_AXI_HP1_ARSIZE(axi_mem_intercon_M00_AXI_ARSIZE),
        .S_AXI_HP1_ARVALID(axi_mem_intercon_M00_AXI_ARVALID),
        .S_AXI_HP1_AWADDR(axi_mem_intercon_M00_AXI_AWADDR),
        .S_AXI_HP1_AWBURST(axi_mem_intercon_M00_AXI_AWBURST),
        .S_AXI_HP1_AWCACHE(axi_mem_intercon_M00_AXI_AWCACHE),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,axi_mem_intercon_M00_AXI_AWID}),
        .S_AXI_HP1_AWLEN(axi_mem_intercon_M00_AXI_AWLEN),
        .S_AXI_HP1_AWLOCK(axi_mem_intercon_M00_AXI_AWLOCK),
        .S_AXI_HP1_AWPROT(axi_mem_intercon_M00_AXI_AWPROT),
        .S_AXI_HP1_AWQOS(axi_mem_intercon_M00_AXI_AWQOS),
        .S_AXI_HP1_AWREADY(axi_mem_intercon_M00_AXI_AWREADY),
        .S_AXI_HP1_AWSIZE(axi_mem_intercon_M00_AXI_AWSIZE),
        .S_AXI_HP1_AWVALID(axi_mem_intercon_M00_AXI_AWVALID),
        .S_AXI_HP1_BID(axi_mem_intercon_M00_AXI_BID),
        .S_AXI_HP1_BREADY(axi_mem_intercon_M00_AXI_BREADY),
        .S_AXI_HP1_BRESP(axi_mem_intercon_M00_AXI_BRESP),
        .S_AXI_HP1_BVALID(axi_mem_intercon_M00_AXI_BVALID),
        .S_AXI_HP1_RDATA(axi_mem_intercon_M00_AXI_RDATA),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(axi_mem_intercon_M00_AXI_RID),
        .S_AXI_HP1_RLAST(axi_mem_intercon_M00_AXI_RLAST),
        .S_AXI_HP1_RREADY(axi_mem_intercon_M00_AXI_RREADY),
        .S_AXI_HP1_RRESP(axi_mem_intercon_M00_AXI_RRESP),
        .S_AXI_HP1_RVALID(axi_mem_intercon_M00_AXI_RVALID),
        .S_AXI_HP1_WDATA(axi_mem_intercon_M00_AXI_WDATA),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,axi_mem_intercon_M00_AXI_WID}),
        .S_AXI_HP1_WLAST(axi_mem_intercon_M00_AXI_WLAST),
        .S_AXI_HP1_WREADY(axi_mem_intercon_M00_AXI_WREADY),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB(axi_mem_intercon_M00_AXI_WSTRB),
        .S_AXI_HP1_WVALID(axi_mem_intercon_M00_AXI_WVALID),
        .USB0_VBUS_PWRFAULT(sys_logic_inv_Res));
endmodule

module system_axi_cpu_interconnect_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arprot,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awprot,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_ACLK,
    M07_ARESETN,
    M07_AXI_araddr,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    M08_ACLK,
    M08_ARESETN,
    M08_AXI_araddr,
    M08_AXI_arready,
    M08_AXI_arvalid,
    M08_AXI_awaddr,
    M08_AXI_awready,
    M08_AXI_awvalid,
    M08_AXI_bready,
    M08_AXI_bresp,
    M08_AXI_bvalid,
    M08_AXI_rdata,
    M08_AXI_rready,
    M08_AXI_rresp,
    M08_AXI_rvalid,
    M08_AXI_wdata,
    M08_AXI_wready,
    M08_AXI_wstrb,
    M08_AXI_wvalid,
    M09_ACLK,
    M09_ARESETN,
    M09_AXI_araddr,
    M09_AXI_arready,
    M09_AXI_arvalid,
    M09_AXI_awaddr,
    M09_AXI_awready,
    M09_AXI_awvalid,
    M09_AXI_bready,
    M09_AXI_bresp,
    M09_AXI_bvalid,
    M09_AXI_rdata,
    M09_AXI_rready,
    M09_AXI_rresp,
    M09_AXI_rvalid,
    M09_AXI_wdata,
    M09_AXI_wready,
    M09_AXI_wstrb,
    M09_AXI_wvalid,
    M10_ACLK,
    M10_ARESETN,
    M10_AXI_araddr,
    M10_AXI_arready,
    M10_AXI_arvalid,
    M10_AXI_awaddr,
    M10_AXI_awready,
    M10_AXI_awvalid,
    M10_AXI_bready,
    M10_AXI_bresp,
    M10_AXI_bvalid,
    M10_AXI_rdata,
    M10_AXI_rready,
    M10_AXI_rresp,
    M10_AXI_rvalid,
    M10_AXI_wdata,
    M10_AXI_wready,
    M10_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arprot,
    S01_AXI_arready,
    S01_AXI_arvalid,
    S01_AXI_awaddr,
    S01_AXI_awprot,
    S01_AXI_awready,
    S01_AXI_awvalid,
    S01_AXI_bready,
    S01_AXI_bresp,
    S01_AXI_bvalid,
    S01_AXI_rdata,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S01_AXI_wdata,
    S01_AXI_wready,
    S01_AXI_wstrb,
    S01_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input [0:0]M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M02_ACLK;
  input [0:0]M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input [0:0]M03_ARESETN;
  output [31:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  input M04_ACLK;
  input [0:0]M04_ARESETN;
  output [31:0]M04_AXI_araddr;
  input M04_AXI_arready;
  output M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  input M04_AXI_awready;
  output M04_AXI_awvalid;
  output M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output M04_AXI_wvalid;
  input M05_ACLK;
  input [0:0]M05_ARESETN;
  output [31:0]M05_AXI_araddr;
  input M05_AXI_arready;
  output M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  input M05_AXI_awready;
  output M05_AXI_awvalid;
  output M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output M05_AXI_wvalid;
  input M06_ACLK;
  input [0:0]M06_ARESETN;
  output [31:0]M06_AXI_araddr;
  input M06_AXI_arready;
  output M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  input M06_AXI_awready;
  output M06_AXI_awvalid;
  output M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output M06_AXI_wvalid;
  input M07_ACLK;
  input [0:0]M07_ARESETN;
  output [31:0]M07_AXI_araddr;
  input [0:0]M07_AXI_arready;
  output [0:0]M07_AXI_arvalid;
  output [31:0]M07_AXI_awaddr;
  input [0:0]M07_AXI_awready;
  output [0:0]M07_AXI_awvalid;
  output [0:0]M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input [0:0]M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output [0:0]M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input [0:0]M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input [0:0]M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output [0:0]M07_AXI_wvalid;
  input M08_ACLK;
  input [0:0]M08_ARESETN;
  output [31:0]M08_AXI_araddr;
  input [0:0]M08_AXI_arready;
  output [0:0]M08_AXI_arvalid;
  output [31:0]M08_AXI_awaddr;
  input [0:0]M08_AXI_awready;
  output [0:0]M08_AXI_awvalid;
  output [0:0]M08_AXI_bready;
  input [1:0]M08_AXI_bresp;
  input [0:0]M08_AXI_bvalid;
  input [31:0]M08_AXI_rdata;
  output [0:0]M08_AXI_rready;
  input [1:0]M08_AXI_rresp;
  input [0:0]M08_AXI_rvalid;
  output [31:0]M08_AXI_wdata;
  input [0:0]M08_AXI_wready;
  output [3:0]M08_AXI_wstrb;
  output [0:0]M08_AXI_wvalid;
  input M09_ACLK;
  input [0:0]M09_ARESETN;
  output [31:0]M09_AXI_araddr;
  input [0:0]M09_AXI_arready;
  output [0:0]M09_AXI_arvalid;
  output [31:0]M09_AXI_awaddr;
  input [0:0]M09_AXI_awready;
  output [0:0]M09_AXI_awvalid;
  output [0:0]M09_AXI_bready;
  input [1:0]M09_AXI_bresp;
  input [0:0]M09_AXI_bvalid;
  input [31:0]M09_AXI_rdata;
  output [0:0]M09_AXI_rready;
  input [1:0]M09_AXI_rresp;
  input [0:0]M09_AXI_rvalid;
  output [31:0]M09_AXI_wdata;
  input [0:0]M09_AXI_wready;
  output [3:0]M09_AXI_wstrb;
  output [0:0]M09_AXI_wvalid;
  input M10_ACLK;
  input [0:0]M10_ARESETN;
  output [31:0]M10_AXI_araddr;
  input [0:0]M10_AXI_arready;
  output [0:0]M10_AXI_arvalid;
  output [31:0]M10_AXI_awaddr;
  input [0:0]M10_AXI_awready;
  output [0:0]M10_AXI_awvalid;
  output [0:0]M10_AXI_bready;
  input [1:0]M10_AXI_bresp;
  input [0:0]M10_AXI_bvalid;
  input [31:0]M10_AXI_rdata;
  output [0:0]M10_AXI_rready;
  input [1:0]M10_AXI_rresp;
  input [0:0]M10_AXI_rvalid;
  output [31:0]M10_AXI_wdata;
  input [0:0]M10_AXI_wready;
  output [0:0]M10_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;
  input S01_ACLK;
  input [0:0]S01_ARESETN;
  input S01_AXI_araddr;
  input S01_AXI_arprot;
  output S01_AXI_arready;
  input S01_AXI_arvalid;
  input S01_AXI_awaddr;
  input S01_AXI_awprot;
  output S01_AXI_awready;
  input S01_AXI_awvalid;
  input S01_AXI_bready;
  output S01_AXI_bresp;
  output S01_AXI_bvalid;
  output S01_AXI_rdata;
  input S01_AXI_rready;
  output S01_AXI_rresp;
  output S01_AXI_rvalid;
  input S01_AXI_wdata;
  output S01_AXI_wready;
  input S01_AXI_wstrb;
  input S01_AXI_wvalid;

  wire axi_cpu_interconnect_ACLK_net;
  wire [0:0]axi_cpu_interconnect_ARESETN_net;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_ARADDR;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_ARBURST;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARCACHE;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_ARID;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARLEN;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_ARLOCK;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_ARPROT;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARQOS;
  wire axi_cpu_interconnect_to_s00_couplers_ARREADY;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_ARSIZE;
  wire axi_cpu_interconnect_to_s00_couplers_ARVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_AWADDR;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_AWBURST;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWCACHE;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_AWID;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWLEN;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_AWLOCK;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_AWPROT;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWQOS;
  wire axi_cpu_interconnect_to_s00_couplers_AWREADY;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_AWSIZE;
  wire axi_cpu_interconnect_to_s00_couplers_AWVALID;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_BID;
  wire axi_cpu_interconnect_to_s00_couplers_BREADY;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_BRESP;
  wire axi_cpu_interconnect_to_s00_couplers_BVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_RDATA;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_RID;
  wire axi_cpu_interconnect_to_s00_couplers_RLAST;
  wire axi_cpu_interconnect_to_s00_couplers_RREADY;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_RRESP;
  wire axi_cpu_interconnect_to_s00_couplers_RVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_WDATA;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_WID;
  wire axi_cpu_interconnect_to_s00_couplers_WLAST;
  wire axi_cpu_interconnect_to_s00_couplers_WREADY;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_WSTRB;
  wire axi_cpu_interconnect_to_s00_couplers_WVALID;
  wire axi_cpu_interconnect_to_s01_couplers_ARADDR;
  wire axi_cpu_interconnect_to_s01_couplers_ARPROT;
  wire axi_cpu_interconnect_to_s01_couplers_ARREADY;
  wire axi_cpu_interconnect_to_s01_couplers_ARVALID;
  wire axi_cpu_interconnect_to_s01_couplers_AWADDR;
  wire axi_cpu_interconnect_to_s01_couplers_AWPROT;
  wire axi_cpu_interconnect_to_s01_couplers_AWREADY;
  wire axi_cpu_interconnect_to_s01_couplers_AWVALID;
  wire axi_cpu_interconnect_to_s01_couplers_BREADY;
  wire axi_cpu_interconnect_to_s01_couplers_BRESP;
  wire axi_cpu_interconnect_to_s01_couplers_BVALID;
  wire axi_cpu_interconnect_to_s01_couplers_RDATA;
  wire axi_cpu_interconnect_to_s01_couplers_RREADY;
  wire axi_cpu_interconnect_to_s01_couplers_RRESP;
  wire axi_cpu_interconnect_to_s01_couplers_RVALID;
  wire axi_cpu_interconnect_to_s01_couplers_WDATA;
  wire axi_cpu_interconnect_to_s01_couplers_WREADY;
  wire axi_cpu_interconnect_to_s01_couplers_WSTRB;
  wire axi_cpu_interconnect_to_s01_couplers_WVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m00_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m00_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m00_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m00_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m00_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m00_couplers_to_axi_cpu_interconnect_BRESP;
  wire m00_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_RDATA;
  wire m00_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m00_couplers_to_axi_cpu_interconnect_RRESP;
  wire m00_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_WDATA;
  wire m00_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m00_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m00_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m01_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m01_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m01_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m01_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m01_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m01_couplers_to_axi_cpu_interconnect_BRESP;
  wire m01_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_RDATA;
  wire m01_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m01_couplers_to_axi_cpu_interconnect_RRESP;
  wire m01_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_WDATA;
  wire m01_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m01_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m01_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m02_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m02_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m02_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m02_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m02_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m02_couplers_to_axi_cpu_interconnect_BRESP;
  wire m02_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_RDATA;
  wire m02_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m02_couplers_to_axi_cpu_interconnect_RRESP;
  wire m02_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_WDATA;
  wire m02_couplers_to_axi_cpu_interconnect_WREADY;
  wire m02_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m03_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m03_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m03_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m03_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m03_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m03_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m03_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m03_couplers_to_axi_cpu_interconnect_BRESP;
  wire m03_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_RDATA;
  wire m03_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m03_couplers_to_axi_cpu_interconnect_RRESP;
  wire m03_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_WDATA;
  wire m03_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m03_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m03_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m04_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m04_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m04_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m04_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m04_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m04_couplers_to_axi_cpu_interconnect_BRESP;
  wire m04_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_RDATA;
  wire m04_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m04_couplers_to_axi_cpu_interconnect_RRESP;
  wire m04_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_WDATA;
  wire m04_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m04_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m04_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m05_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m05_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m05_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m05_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m05_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m05_couplers_to_axi_cpu_interconnect_BRESP;
  wire m05_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_RDATA;
  wire m05_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m05_couplers_to_axi_cpu_interconnect_RRESP;
  wire m05_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_WDATA;
  wire m05_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m05_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m05_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_ARADDR;
  wire m06_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m06_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_AWADDR;
  wire m06_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m06_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m06_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m06_couplers_to_axi_cpu_interconnect_BRESP;
  wire m06_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_RDATA;
  wire m06_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m06_couplers_to_axi_cpu_interconnect_RRESP;
  wire m06_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_WDATA;
  wire m06_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m06_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m06_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m07_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m07_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m07_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m07_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m08_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m08_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m08_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m08_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m09_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m09_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m09_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m09_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m10_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m10_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_WREADY;
  wire [0:0]m10_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire s01_couplers_to_xbar_ARADDR;
  wire s01_couplers_to_xbar_ARPROT;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire s01_couplers_to_xbar_ARVALID;
  wire s01_couplers_to_xbar_AWADDR;
  wire s01_couplers_to_xbar_AWPROT;
  wire [1:1]s01_couplers_to_xbar_AWREADY;
  wire s01_couplers_to_xbar_AWVALID;
  wire s01_couplers_to_xbar_BREADY;
  wire [3:2]s01_couplers_to_xbar_BRESP;
  wire [1:1]s01_couplers_to_xbar_BVALID;
  wire [63:32]s01_couplers_to_xbar_RDATA;
  wire s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire s01_couplers_to_xbar_WDATA;
  wire [1:1]s01_couplers_to_xbar_WREADY;
  wire s01_couplers_to_xbar_WSTRB;
  wire s01_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [63:32]xbar_to_m01_couplers_ARADDR;
  wire xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [63:32]xbar_to_m01_couplers_AWADDR;
  wire xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [95:64]xbar_to_m02_couplers_ARADDR;
  wire xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [95:64]xbar_to_m02_couplers_AWADDR;
  wire xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire xbar_to_m02_couplers_WREADY;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [127:96]xbar_to_m03_couplers_ARADDR;
  wire [11:9]xbar_to_m03_couplers_ARPROT;
  wire xbar_to_m03_couplers_ARREADY;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [127:96]xbar_to_m03_couplers_AWADDR;
  wire [11:9]xbar_to_m03_couplers_AWPROT;
  wire xbar_to_m03_couplers_AWREADY;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire [3:3]xbar_to_m03_couplers_WVALID;
  wire [159:128]xbar_to_m04_couplers_ARADDR;
  wire xbar_to_m04_couplers_ARREADY;
  wire [4:4]xbar_to_m04_couplers_ARVALID;
  wire [159:128]xbar_to_m04_couplers_AWADDR;
  wire xbar_to_m04_couplers_AWREADY;
  wire [4:4]xbar_to_m04_couplers_AWVALID;
  wire [4:4]xbar_to_m04_couplers_BREADY;
  wire [1:0]xbar_to_m04_couplers_BRESP;
  wire xbar_to_m04_couplers_BVALID;
  wire [31:0]xbar_to_m04_couplers_RDATA;
  wire [4:4]xbar_to_m04_couplers_RREADY;
  wire [1:0]xbar_to_m04_couplers_RRESP;
  wire xbar_to_m04_couplers_RVALID;
  wire [159:128]xbar_to_m04_couplers_WDATA;
  wire xbar_to_m04_couplers_WREADY;
  wire [19:16]xbar_to_m04_couplers_WSTRB;
  wire [4:4]xbar_to_m04_couplers_WVALID;
  wire [191:160]xbar_to_m05_couplers_ARADDR;
  wire xbar_to_m05_couplers_ARREADY;
  wire [5:5]xbar_to_m05_couplers_ARVALID;
  wire [191:160]xbar_to_m05_couplers_AWADDR;
  wire xbar_to_m05_couplers_AWREADY;
  wire [5:5]xbar_to_m05_couplers_AWVALID;
  wire [5:5]xbar_to_m05_couplers_BREADY;
  wire [1:0]xbar_to_m05_couplers_BRESP;
  wire xbar_to_m05_couplers_BVALID;
  wire [31:0]xbar_to_m05_couplers_RDATA;
  wire [5:5]xbar_to_m05_couplers_RREADY;
  wire [1:0]xbar_to_m05_couplers_RRESP;
  wire xbar_to_m05_couplers_RVALID;
  wire [191:160]xbar_to_m05_couplers_WDATA;
  wire xbar_to_m05_couplers_WREADY;
  wire [23:20]xbar_to_m05_couplers_WSTRB;
  wire [5:5]xbar_to_m05_couplers_WVALID;
  wire [223:192]xbar_to_m06_couplers_ARADDR;
  wire xbar_to_m06_couplers_ARREADY;
  wire [6:6]xbar_to_m06_couplers_ARVALID;
  wire [223:192]xbar_to_m06_couplers_AWADDR;
  wire xbar_to_m06_couplers_AWREADY;
  wire [6:6]xbar_to_m06_couplers_AWVALID;
  wire [6:6]xbar_to_m06_couplers_BREADY;
  wire [1:0]xbar_to_m06_couplers_BRESP;
  wire xbar_to_m06_couplers_BVALID;
  wire [31:0]xbar_to_m06_couplers_RDATA;
  wire [6:6]xbar_to_m06_couplers_RREADY;
  wire [1:0]xbar_to_m06_couplers_RRESP;
  wire xbar_to_m06_couplers_RVALID;
  wire [223:192]xbar_to_m06_couplers_WDATA;
  wire xbar_to_m06_couplers_WREADY;
  wire [27:24]xbar_to_m06_couplers_WSTRB;
  wire [6:6]xbar_to_m06_couplers_WVALID;
  wire [255:224]xbar_to_m07_couplers_ARADDR;
  wire [0:0]xbar_to_m07_couplers_ARREADY;
  wire [7:7]xbar_to_m07_couplers_ARVALID;
  wire [255:224]xbar_to_m07_couplers_AWADDR;
  wire [0:0]xbar_to_m07_couplers_AWREADY;
  wire [7:7]xbar_to_m07_couplers_AWVALID;
  wire [7:7]xbar_to_m07_couplers_BREADY;
  wire [1:0]xbar_to_m07_couplers_BRESP;
  wire [0:0]xbar_to_m07_couplers_BVALID;
  wire [31:0]xbar_to_m07_couplers_RDATA;
  wire [7:7]xbar_to_m07_couplers_RREADY;
  wire [1:0]xbar_to_m07_couplers_RRESP;
  wire [0:0]xbar_to_m07_couplers_RVALID;
  wire [255:224]xbar_to_m07_couplers_WDATA;
  wire [0:0]xbar_to_m07_couplers_WREADY;
  wire [31:28]xbar_to_m07_couplers_WSTRB;
  wire [7:7]xbar_to_m07_couplers_WVALID;
  wire [287:256]xbar_to_m08_couplers_ARADDR;
  wire [0:0]xbar_to_m08_couplers_ARREADY;
  wire [8:8]xbar_to_m08_couplers_ARVALID;
  wire [287:256]xbar_to_m08_couplers_AWADDR;
  wire [0:0]xbar_to_m08_couplers_AWREADY;
  wire [8:8]xbar_to_m08_couplers_AWVALID;
  wire [8:8]xbar_to_m08_couplers_BREADY;
  wire [1:0]xbar_to_m08_couplers_BRESP;
  wire [0:0]xbar_to_m08_couplers_BVALID;
  wire [31:0]xbar_to_m08_couplers_RDATA;
  wire [8:8]xbar_to_m08_couplers_RREADY;
  wire [1:0]xbar_to_m08_couplers_RRESP;
  wire [0:0]xbar_to_m08_couplers_RVALID;
  wire [287:256]xbar_to_m08_couplers_WDATA;
  wire [0:0]xbar_to_m08_couplers_WREADY;
  wire [35:32]xbar_to_m08_couplers_WSTRB;
  wire [8:8]xbar_to_m08_couplers_WVALID;
  wire [319:288]xbar_to_m09_couplers_ARADDR;
  wire [0:0]xbar_to_m09_couplers_ARREADY;
  wire [9:9]xbar_to_m09_couplers_ARVALID;
  wire [319:288]xbar_to_m09_couplers_AWADDR;
  wire [0:0]xbar_to_m09_couplers_AWREADY;
  wire [9:9]xbar_to_m09_couplers_AWVALID;
  wire [9:9]xbar_to_m09_couplers_BREADY;
  wire [1:0]xbar_to_m09_couplers_BRESP;
  wire [0:0]xbar_to_m09_couplers_BVALID;
  wire [31:0]xbar_to_m09_couplers_RDATA;
  wire [9:9]xbar_to_m09_couplers_RREADY;
  wire [1:0]xbar_to_m09_couplers_RRESP;
  wire [0:0]xbar_to_m09_couplers_RVALID;
  wire [319:288]xbar_to_m09_couplers_WDATA;
  wire [0:0]xbar_to_m09_couplers_WREADY;
  wire [39:36]xbar_to_m09_couplers_WSTRB;
  wire [9:9]xbar_to_m09_couplers_WVALID;
  wire [351:320]xbar_to_m10_couplers_ARADDR;
  wire [0:0]xbar_to_m10_couplers_ARREADY;
  wire [10:10]xbar_to_m10_couplers_ARVALID;
  wire [351:320]xbar_to_m10_couplers_AWADDR;
  wire [0:0]xbar_to_m10_couplers_AWREADY;
  wire [10:10]xbar_to_m10_couplers_AWVALID;
  wire [10:10]xbar_to_m10_couplers_BREADY;
  wire [1:0]xbar_to_m10_couplers_BRESP;
  wire [0:0]xbar_to_m10_couplers_BVALID;
  wire [31:0]xbar_to_m10_couplers_RDATA;
  wire [10:10]xbar_to_m10_couplers_RREADY;
  wire [1:0]xbar_to_m10_couplers_RRESP;
  wire [0:0]xbar_to_m10_couplers_RVALID;
  wire [351:320]xbar_to_m10_couplers_WDATA;
  wire [0:0]xbar_to_m10_couplers_WREADY;
  wire [10:10]xbar_to_m10_couplers_WVALID;
  wire [32:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [32:0]NLW_xbar_m_axi_awprot_UNCONNECTED;
  wire [43:0]NLW_xbar_m_axi_wstrb_UNCONNECTED;

  assign M00_AXI_araddr[31:0] = m00_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M00_AXI_arvalid = m00_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M00_AXI_awaddr[31:0] = m00_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M00_AXI_awvalid = m00_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_axi_cpu_interconnect_BREADY;
  assign M00_AXI_rready = m00_couplers_to_axi_cpu_interconnect_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_axi_cpu_interconnect_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_axi_cpu_interconnect_WVALID;
  assign M01_AXI_araddr[31:0] = m01_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M01_AXI_arvalid = m01_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M01_AXI_awaddr[31:0] = m01_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M01_AXI_awvalid = m01_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M01_AXI_bready = m01_couplers_to_axi_cpu_interconnect_BREADY;
  assign M01_AXI_rready = m01_couplers_to_axi_cpu_interconnect_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_axi_cpu_interconnect_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M01_AXI_wvalid = m01_couplers_to_axi_cpu_interconnect_WVALID;
  assign M02_AXI_araddr[31:0] = m02_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M02_AXI_arvalid = m02_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M02_AXI_awaddr[31:0] = m02_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M02_AXI_awvalid = m02_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M02_AXI_bready = m02_couplers_to_axi_cpu_interconnect_BREADY;
  assign M02_AXI_rready = m02_couplers_to_axi_cpu_interconnect_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_axi_cpu_interconnect_WDATA;
  assign M02_AXI_wvalid = m02_couplers_to_axi_cpu_interconnect_WVALID;
  assign M03_AXI_araddr[31:0] = m03_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M03_AXI_arprot[2:0] = m03_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M03_AXI_arvalid = m03_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M03_AXI_awaddr[31:0] = m03_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M03_AXI_awprot[2:0] = m03_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M03_AXI_awvalid = m03_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M03_AXI_bready = m03_couplers_to_axi_cpu_interconnect_BREADY;
  assign M03_AXI_rready = m03_couplers_to_axi_cpu_interconnect_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_axi_cpu_interconnect_WDATA;
  assign M03_AXI_wstrb[3:0] = m03_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M03_AXI_wvalid = m03_couplers_to_axi_cpu_interconnect_WVALID;
  assign M04_AXI_araddr[31:0] = m04_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M04_AXI_arvalid = m04_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M04_AXI_awaddr[31:0] = m04_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M04_AXI_awvalid = m04_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M04_AXI_bready = m04_couplers_to_axi_cpu_interconnect_BREADY;
  assign M04_AXI_rready = m04_couplers_to_axi_cpu_interconnect_RREADY;
  assign M04_AXI_wdata[31:0] = m04_couplers_to_axi_cpu_interconnect_WDATA;
  assign M04_AXI_wstrb[3:0] = m04_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M04_AXI_wvalid = m04_couplers_to_axi_cpu_interconnect_WVALID;
  assign M05_AXI_araddr[31:0] = m05_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M05_AXI_arvalid = m05_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M05_AXI_awaddr[31:0] = m05_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M05_AXI_awvalid = m05_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M05_AXI_bready = m05_couplers_to_axi_cpu_interconnect_BREADY;
  assign M05_AXI_rready = m05_couplers_to_axi_cpu_interconnect_RREADY;
  assign M05_AXI_wdata[31:0] = m05_couplers_to_axi_cpu_interconnect_WDATA;
  assign M05_AXI_wstrb[3:0] = m05_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M05_AXI_wvalid = m05_couplers_to_axi_cpu_interconnect_WVALID;
  assign M06_AXI_araddr[31:0] = m06_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M06_AXI_arvalid = m06_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M06_AXI_awaddr[31:0] = m06_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M06_AXI_awvalid = m06_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M06_AXI_bready = m06_couplers_to_axi_cpu_interconnect_BREADY;
  assign M06_AXI_rready = m06_couplers_to_axi_cpu_interconnect_RREADY;
  assign M06_AXI_wdata[31:0] = m06_couplers_to_axi_cpu_interconnect_WDATA;
  assign M06_AXI_wstrb[3:0] = m06_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M06_AXI_wvalid = m06_couplers_to_axi_cpu_interconnect_WVALID;
  assign M07_AXI_araddr[31:0] = m07_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M07_AXI_arvalid[0] = m07_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M07_AXI_awaddr[31:0] = m07_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M07_AXI_awvalid[0] = m07_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M07_AXI_bready[0] = m07_couplers_to_axi_cpu_interconnect_BREADY;
  assign M07_AXI_rready[0] = m07_couplers_to_axi_cpu_interconnect_RREADY;
  assign M07_AXI_wdata[31:0] = m07_couplers_to_axi_cpu_interconnect_WDATA;
  assign M07_AXI_wstrb[3:0] = m07_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M07_AXI_wvalid[0] = m07_couplers_to_axi_cpu_interconnect_WVALID;
  assign M08_AXI_araddr[31:0] = m08_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M08_AXI_arvalid[0] = m08_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M08_AXI_awaddr[31:0] = m08_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M08_AXI_awvalid[0] = m08_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M08_AXI_bready[0] = m08_couplers_to_axi_cpu_interconnect_BREADY;
  assign M08_AXI_rready[0] = m08_couplers_to_axi_cpu_interconnect_RREADY;
  assign M08_AXI_wdata[31:0] = m08_couplers_to_axi_cpu_interconnect_WDATA;
  assign M08_AXI_wstrb[3:0] = m08_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M08_AXI_wvalid[0] = m08_couplers_to_axi_cpu_interconnect_WVALID;
  assign M09_AXI_araddr[31:0] = m09_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M09_AXI_arvalid[0] = m09_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M09_AXI_awaddr[31:0] = m09_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M09_AXI_awvalid[0] = m09_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M09_AXI_bready[0] = m09_couplers_to_axi_cpu_interconnect_BREADY;
  assign M09_AXI_rready[0] = m09_couplers_to_axi_cpu_interconnect_RREADY;
  assign M09_AXI_wdata[31:0] = m09_couplers_to_axi_cpu_interconnect_WDATA;
  assign M09_AXI_wstrb[3:0] = m09_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M09_AXI_wvalid[0] = m09_couplers_to_axi_cpu_interconnect_WVALID;
  assign M10_AXI_araddr[31:0] = m10_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M10_AXI_arvalid[0] = m10_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M10_AXI_awaddr[31:0] = m10_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M10_AXI_awvalid[0] = m10_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M10_AXI_bready[0] = m10_couplers_to_axi_cpu_interconnect_BREADY;
  assign M10_AXI_rready[0] = m10_couplers_to_axi_cpu_interconnect_RREADY;
  assign M10_AXI_wdata[31:0] = m10_couplers_to_axi_cpu_interconnect_WDATA;
  assign M10_AXI_wvalid[0] = m10_couplers_to_axi_cpu_interconnect_WVALID;
  assign S00_AXI_arready = axi_cpu_interconnect_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_cpu_interconnect_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[11:0] = axi_cpu_interconnect_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = axi_cpu_interconnect_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_cpu_interconnect_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = axi_cpu_interconnect_to_s00_couplers_RDATA;
  assign S00_AXI_rid[11:0] = axi_cpu_interconnect_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_cpu_interconnect_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_cpu_interconnect_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_cpu_interconnect_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_cpu_interconnect_to_s00_couplers_WREADY;
  assign S01_AXI_arready = axi_cpu_interconnect_to_s01_couplers_ARREADY;
  assign S01_AXI_awready = axi_cpu_interconnect_to_s01_couplers_AWREADY;
  assign S01_AXI_bresp = axi_cpu_interconnect_to_s01_couplers_BRESP;
  assign S01_AXI_bvalid = axi_cpu_interconnect_to_s01_couplers_BVALID;
  assign S01_AXI_rdata = axi_cpu_interconnect_to_s01_couplers_RDATA;
  assign S01_AXI_rresp = axi_cpu_interconnect_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid = axi_cpu_interconnect_to_s01_couplers_RVALID;
  assign S01_AXI_wready = axi_cpu_interconnect_to_s01_couplers_WREADY;
  assign axi_cpu_interconnect_ACLK_net = ACLK;
  assign axi_cpu_interconnect_ARESETN_net = ARESETN[0];
  assign axi_cpu_interconnect_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARID = S00_AXI_arid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARLEN = S00_AXI_arlen[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARLOCK = S00_AXI_arlock[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_cpu_interconnect_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWID = S00_AXI_awid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWLEN = S00_AXI_awlen[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWLOCK = S00_AXI_awlock[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_cpu_interconnect_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_cpu_interconnect_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_cpu_interconnect_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_WID = S00_AXI_wid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_cpu_interconnect_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign axi_cpu_interconnect_to_s01_couplers_ARADDR = S01_AXI_araddr;
  assign axi_cpu_interconnect_to_s01_couplers_ARPROT = S01_AXI_arprot;
  assign axi_cpu_interconnect_to_s01_couplers_ARVALID = S01_AXI_arvalid;
  assign axi_cpu_interconnect_to_s01_couplers_AWADDR = S01_AXI_awaddr;
  assign axi_cpu_interconnect_to_s01_couplers_AWPROT = S01_AXI_awprot;
  assign axi_cpu_interconnect_to_s01_couplers_AWVALID = S01_AXI_awvalid;
  assign axi_cpu_interconnect_to_s01_couplers_BREADY = S01_AXI_bready;
  assign axi_cpu_interconnect_to_s01_couplers_RREADY = S01_AXI_rready;
  assign axi_cpu_interconnect_to_s01_couplers_WDATA = S01_AXI_wdata;
  assign axi_cpu_interconnect_to_s01_couplers_WSTRB = S01_AXI_wstrb;
  assign axi_cpu_interconnect_to_s01_couplers_WVALID = S01_AXI_wvalid;
  assign m00_couplers_to_axi_cpu_interconnect_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_axi_cpu_interconnect_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_axi_cpu_interconnect_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_cpu_interconnect_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_axi_cpu_interconnect_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_axi_cpu_interconnect_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_cpu_interconnect_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_axi_cpu_interconnect_WREADY = M00_AXI_wready;
  assign m01_couplers_to_axi_cpu_interconnect_ARREADY = M01_AXI_arready;
  assign m01_couplers_to_axi_cpu_interconnect_AWREADY = M01_AXI_awready;
  assign m01_couplers_to_axi_cpu_interconnect_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_axi_cpu_interconnect_BVALID = M01_AXI_bvalid;
  assign m01_couplers_to_axi_cpu_interconnect_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_axi_cpu_interconnect_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_axi_cpu_interconnect_RVALID = M01_AXI_rvalid;
  assign m01_couplers_to_axi_cpu_interconnect_WREADY = M01_AXI_wready;
  assign m02_couplers_to_axi_cpu_interconnect_ARREADY = M02_AXI_arready;
  assign m02_couplers_to_axi_cpu_interconnect_AWREADY = M02_AXI_awready;
  assign m02_couplers_to_axi_cpu_interconnect_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_axi_cpu_interconnect_BVALID = M02_AXI_bvalid;
  assign m02_couplers_to_axi_cpu_interconnect_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_axi_cpu_interconnect_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_axi_cpu_interconnect_RVALID = M02_AXI_rvalid;
  assign m02_couplers_to_axi_cpu_interconnect_WREADY = M02_AXI_wready;
  assign m03_couplers_to_axi_cpu_interconnect_ARREADY = M03_AXI_arready;
  assign m03_couplers_to_axi_cpu_interconnect_AWREADY = M03_AXI_awready;
  assign m03_couplers_to_axi_cpu_interconnect_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_axi_cpu_interconnect_BVALID = M03_AXI_bvalid;
  assign m03_couplers_to_axi_cpu_interconnect_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_axi_cpu_interconnect_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_axi_cpu_interconnect_RVALID = M03_AXI_rvalid;
  assign m03_couplers_to_axi_cpu_interconnect_WREADY = M03_AXI_wready;
  assign m04_couplers_to_axi_cpu_interconnect_ARREADY = M04_AXI_arready;
  assign m04_couplers_to_axi_cpu_interconnect_AWREADY = M04_AXI_awready;
  assign m04_couplers_to_axi_cpu_interconnect_BRESP = M04_AXI_bresp[1:0];
  assign m04_couplers_to_axi_cpu_interconnect_BVALID = M04_AXI_bvalid;
  assign m04_couplers_to_axi_cpu_interconnect_RDATA = M04_AXI_rdata[31:0];
  assign m04_couplers_to_axi_cpu_interconnect_RRESP = M04_AXI_rresp[1:0];
  assign m04_couplers_to_axi_cpu_interconnect_RVALID = M04_AXI_rvalid;
  assign m04_couplers_to_axi_cpu_interconnect_WREADY = M04_AXI_wready;
  assign m05_couplers_to_axi_cpu_interconnect_ARREADY = M05_AXI_arready;
  assign m05_couplers_to_axi_cpu_interconnect_AWREADY = M05_AXI_awready;
  assign m05_couplers_to_axi_cpu_interconnect_BRESP = M05_AXI_bresp[1:0];
  assign m05_couplers_to_axi_cpu_interconnect_BVALID = M05_AXI_bvalid;
  assign m05_couplers_to_axi_cpu_interconnect_RDATA = M05_AXI_rdata[31:0];
  assign m05_couplers_to_axi_cpu_interconnect_RRESP = M05_AXI_rresp[1:0];
  assign m05_couplers_to_axi_cpu_interconnect_RVALID = M05_AXI_rvalid;
  assign m05_couplers_to_axi_cpu_interconnect_WREADY = M05_AXI_wready;
  assign m06_couplers_to_axi_cpu_interconnect_ARREADY = M06_AXI_arready;
  assign m06_couplers_to_axi_cpu_interconnect_AWREADY = M06_AXI_awready;
  assign m06_couplers_to_axi_cpu_interconnect_BRESP = M06_AXI_bresp[1:0];
  assign m06_couplers_to_axi_cpu_interconnect_BVALID = M06_AXI_bvalid;
  assign m06_couplers_to_axi_cpu_interconnect_RDATA = M06_AXI_rdata[31:0];
  assign m06_couplers_to_axi_cpu_interconnect_RRESP = M06_AXI_rresp[1:0];
  assign m06_couplers_to_axi_cpu_interconnect_RVALID = M06_AXI_rvalid;
  assign m06_couplers_to_axi_cpu_interconnect_WREADY = M06_AXI_wready;
  assign m07_couplers_to_axi_cpu_interconnect_ARREADY = M07_AXI_arready[0];
  assign m07_couplers_to_axi_cpu_interconnect_AWREADY = M07_AXI_awready[0];
  assign m07_couplers_to_axi_cpu_interconnect_BRESP = M07_AXI_bresp[1:0];
  assign m07_couplers_to_axi_cpu_interconnect_BVALID = M07_AXI_bvalid[0];
  assign m07_couplers_to_axi_cpu_interconnect_RDATA = M07_AXI_rdata[31:0];
  assign m07_couplers_to_axi_cpu_interconnect_RRESP = M07_AXI_rresp[1:0];
  assign m07_couplers_to_axi_cpu_interconnect_RVALID = M07_AXI_rvalid[0];
  assign m07_couplers_to_axi_cpu_interconnect_WREADY = M07_AXI_wready[0];
  assign m08_couplers_to_axi_cpu_interconnect_ARREADY = M08_AXI_arready[0];
  assign m08_couplers_to_axi_cpu_interconnect_AWREADY = M08_AXI_awready[0];
  assign m08_couplers_to_axi_cpu_interconnect_BRESP = M08_AXI_bresp[1:0];
  assign m08_couplers_to_axi_cpu_interconnect_BVALID = M08_AXI_bvalid[0];
  assign m08_couplers_to_axi_cpu_interconnect_RDATA = M08_AXI_rdata[31:0];
  assign m08_couplers_to_axi_cpu_interconnect_RRESP = M08_AXI_rresp[1:0];
  assign m08_couplers_to_axi_cpu_interconnect_RVALID = M08_AXI_rvalid[0];
  assign m08_couplers_to_axi_cpu_interconnect_WREADY = M08_AXI_wready[0];
  assign m09_couplers_to_axi_cpu_interconnect_ARREADY = M09_AXI_arready[0];
  assign m09_couplers_to_axi_cpu_interconnect_AWREADY = M09_AXI_awready[0];
  assign m09_couplers_to_axi_cpu_interconnect_BRESP = M09_AXI_bresp[1:0];
  assign m09_couplers_to_axi_cpu_interconnect_BVALID = M09_AXI_bvalid[0];
  assign m09_couplers_to_axi_cpu_interconnect_RDATA = M09_AXI_rdata[31:0];
  assign m09_couplers_to_axi_cpu_interconnect_RRESP = M09_AXI_rresp[1:0];
  assign m09_couplers_to_axi_cpu_interconnect_RVALID = M09_AXI_rvalid[0];
  assign m09_couplers_to_axi_cpu_interconnect_WREADY = M09_AXI_wready[0];
  assign m10_couplers_to_axi_cpu_interconnect_ARREADY = M10_AXI_arready[0];
  assign m10_couplers_to_axi_cpu_interconnect_AWREADY = M10_AXI_awready[0];
  assign m10_couplers_to_axi_cpu_interconnect_BRESP = M10_AXI_bresp[1:0];
  assign m10_couplers_to_axi_cpu_interconnect_BVALID = M10_AXI_bvalid[0];
  assign m10_couplers_to_axi_cpu_interconnect_RDATA = M10_AXI_rdata[31:0];
  assign m10_couplers_to_axi_cpu_interconnect_RRESP = M10_AXI_rresp[1:0];
  assign m10_couplers_to_axi_cpu_interconnect_RVALID = M10_AXI_rvalid[0];
  assign m10_couplers_to_axi_cpu_interconnect_WREADY = M10_AXI_wready[0];
  m00_couplers_imp_E28LS5 m00_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m00_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m00_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m00_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m00_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m00_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_17HZWES m01_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m01_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m01_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m01_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m01_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m01_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m01_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m01_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m01_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m01_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m01_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m01_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m01_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_1E8IVC6 m02_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m02_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m02_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m02_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m02_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m02_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m02_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m02_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m02_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m02_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m02_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m02_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m02_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wvalid(m02_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_7LPMEV m03_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m03_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m03_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m03_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m03_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m03_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m03_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m03_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m03_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m03_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m03_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m03_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m03_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m03_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m03_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m03_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m03_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m03_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m03_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m03_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  m04_couplers_imp_1RZM2TE m04_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m04_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m04_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m04_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m04_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m04_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m04_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m04_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m04_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m04_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m04_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m04_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m04_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m04_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m04_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m04_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m04_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m04_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m04_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m04_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m04_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m04_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m04_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m04_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m04_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m04_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m04_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m04_couplers_RDATA),
        .S_AXI_rready(xbar_to_m04_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m04_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m04_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m04_couplers_WDATA),
        .S_AXI_wready(xbar_to_m04_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m04_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m04_couplers_WVALID));
  m05_couplers_imp_K8UGK3 m05_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m05_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m05_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m05_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m05_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m05_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m05_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m05_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m05_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m05_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m05_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m05_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m05_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m05_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m05_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m05_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m05_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m05_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m05_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m05_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m05_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m05_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m05_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m05_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m05_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m05_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m05_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m05_couplers_RDATA),
        .S_AXI_rready(xbar_to_m05_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m05_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m05_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m05_couplers_WDATA),
        .S_AXI_wready(xbar_to_m05_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m05_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m05_couplers_WVALID));
  m06_couplers_imp_QZDE3L m06_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m06_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m06_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m06_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m06_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m06_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m06_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m06_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m06_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m06_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m06_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m06_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m06_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m06_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m06_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m06_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m06_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m06_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m06_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m06_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m06_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m06_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m06_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m06_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m06_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m06_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m06_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m06_couplers_RDATA),
        .S_AXI_rready(xbar_to_m06_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m06_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m06_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m06_couplers_WDATA),
        .S_AXI_wready(xbar_to_m06_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m06_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m06_couplers_WVALID));
  m07_couplers_imp_1LJ31O0 m07_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m07_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m07_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m07_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m07_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m07_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m07_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m07_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m07_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m07_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m07_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m07_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m07_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m07_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m07_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m07_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m07_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m07_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m07_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m07_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m07_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m07_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m07_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m07_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m07_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m07_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m07_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m07_couplers_RDATA),
        .S_AXI_rready(xbar_to_m07_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m07_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m07_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m07_couplers_WDATA),
        .S_AXI_wready(xbar_to_m07_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m07_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m07_couplers_WVALID));
  m08_couplers_imp_I8O64Q m08_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m08_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m08_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m08_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m08_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m08_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m08_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m08_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m08_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m08_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m08_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m08_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m08_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m08_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m08_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m08_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m08_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m08_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m08_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m08_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m08_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m08_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m08_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m08_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m08_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m08_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m08_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m08_couplers_RDATA),
        .S_AXI_rready(xbar_to_m08_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m08_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m08_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m08_couplers_WDATA),
        .S_AXI_wready(xbar_to_m08_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m08_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m08_couplers_WVALID));
  m09_couplers_imp_1UJMM57 m09_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m09_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m09_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m09_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m09_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m09_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m09_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m09_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m09_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m09_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m09_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m09_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m09_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m09_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m09_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m09_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m09_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m09_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m09_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m09_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m09_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m09_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m09_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m09_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m09_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m09_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m09_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m09_couplers_RDATA),
        .S_AXI_rready(xbar_to_m09_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m09_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m09_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m09_couplers_WDATA),
        .S_AXI_wready(xbar_to_m09_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m09_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m09_couplers_WVALID));
  m10_couplers_imp_1E8AJGM m10_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m10_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m10_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m10_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m10_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m10_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m10_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m10_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m10_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m10_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m10_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m10_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m10_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m10_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m10_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m10_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wvalid(m10_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m10_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m10_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m10_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m10_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m10_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m10_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m10_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m10_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m10_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m10_couplers_RDATA),
        .S_AXI_rready(xbar_to_m10_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m10_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m10_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m10_couplers_WDATA),
        .S_AXI_wready(xbar_to_m10_couplers_WREADY),
        .S_AXI_wvalid(xbar_to_m10_couplers_WVALID));
  s00_couplers_imp_1F7178 s00_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_cpu_interconnect_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_cpu_interconnect_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_cpu_interconnect_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_cpu_interconnect_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_cpu_interconnect_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_cpu_interconnect_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_cpu_interconnect_to_s00_couplers_ARPROT),
        .S_AXI_arqos(axi_cpu_interconnect_to_s00_couplers_ARQOS),
        .S_AXI_arready(axi_cpu_interconnect_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_cpu_interconnect_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_cpu_interconnect_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_cpu_interconnect_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_cpu_interconnect_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_cpu_interconnect_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_cpu_interconnect_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_cpu_interconnect_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_cpu_interconnect_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_cpu_interconnect_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_cpu_interconnect_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_cpu_interconnect_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_cpu_interconnect_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_cpu_interconnect_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_cpu_interconnect_to_s00_couplers_BID),
        .S_AXI_bready(axi_cpu_interconnect_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_cpu_interconnect_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_cpu_interconnect_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_cpu_interconnect_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_cpu_interconnect_to_s00_couplers_RID),
        .S_AXI_rlast(axi_cpu_interconnect_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_cpu_interconnect_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_cpu_interconnect_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_cpu_interconnect_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_cpu_interconnect_to_s00_couplers_WDATA),
        .S_AXI_wid(axi_cpu_interconnect_to_s00_couplers_WID),
        .S_AXI_wlast(axi_cpu_interconnect_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_cpu_interconnect_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_cpu_interconnect_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_cpu_interconnect_to_s00_couplers_WVALID));
  s01_couplers_imp_1BIWFNP s01_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s01_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s01_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s01_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s01_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s01_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s01_couplers_to_xbar_BRESP[2]),
        .M_AXI_bvalid(s01_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA[32]),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP[2]),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s01_couplers_to_xbar_WDATA),
        .M_AXI_wready(s01_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s01_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s01_couplers_to_xbar_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_cpu_interconnect_to_s01_couplers_ARADDR),
        .S_AXI_arprot(axi_cpu_interconnect_to_s01_couplers_ARPROT),
        .S_AXI_arready(axi_cpu_interconnect_to_s01_couplers_ARREADY),
        .S_AXI_arvalid(axi_cpu_interconnect_to_s01_couplers_ARVALID),
        .S_AXI_awaddr(axi_cpu_interconnect_to_s01_couplers_AWADDR),
        .S_AXI_awprot(axi_cpu_interconnect_to_s01_couplers_AWPROT),
        .S_AXI_awready(axi_cpu_interconnect_to_s01_couplers_AWREADY),
        .S_AXI_awvalid(axi_cpu_interconnect_to_s01_couplers_AWVALID),
        .S_AXI_bready(axi_cpu_interconnect_to_s01_couplers_BREADY),
        .S_AXI_bresp(axi_cpu_interconnect_to_s01_couplers_BRESP),
        .S_AXI_bvalid(axi_cpu_interconnect_to_s01_couplers_BVALID),
        .S_AXI_rdata(axi_cpu_interconnect_to_s01_couplers_RDATA),
        .S_AXI_rready(axi_cpu_interconnect_to_s01_couplers_RREADY),
        .S_AXI_rresp(axi_cpu_interconnect_to_s01_couplers_RRESP),
        .S_AXI_rvalid(axi_cpu_interconnect_to_s01_couplers_RVALID),
        .S_AXI_wdata(axi_cpu_interconnect_to_s01_couplers_WDATA),
        .S_AXI_wready(axi_cpu_interconnect_to_s01_couplers_WREADY),
        .S_AXI_wstrb(axi_cpu_interconnect_to_s01_couplers_WSTRB),
        .S_AXI_wvalid(axi_cpu_interconnect_to_s01_couplers_WVALID));
  system_xbar_0 xbar
       (.aclk(axi_cpu_interconnect_ACLK_net),
        .aresetn(axi_cpu_interconnect_ARESETN_net),
        .m_axi_araddr({xbar_to_m10_couplers_ARADDR,xbar_to_m09_couplers_ARADDR,xbar_to_m08_couplers_ARADDR,xbar_to_m07_couplers_ARADDR,xbar_to_m06_couplers_ARADDR,xbar_to_m05_couplers_ARADDR,xbar_to_m04_couplers_ARADDR,xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arprot({xbar_to_m03_couplers_ARPROT,NLW_xbar_m_axi_arprot_UNCONNECTED[8:0]}),
        .m_axi_arready({xbar_to_m10_couplers_ARREADY,xbar_to_m09_couplers_ARREADY,xbar_to_m08_couplers_ARREADY,xbar_to_m07_couplers_ARREADY,xbar_to_m06_couplers_ARREADY,xbar_to_m05_couplers_ARREADY,xbar_to_m04_couplers_ARREADY,xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m10_couplers_ARVALID,xbar_to_m09_couplers_ARVALID,xbar_to_m08_couplers_ARVALID,xbar_to_m07_couplers_ARVALID,xbar_to_m06_couplers_ARVALID,xbar_to_m05_couplers_ARVALID,xbar_to_m04_couplers_ARVALID,xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m10_couplers_AWADDR,xbar_to_m09_couplers_AWADDR,xbar_to_m08_couplers_AWADDR,xbar_to_m07_couplers_AWADDR,xbar_to_m06_couplers_AWADDR,xbar_to_m05_couplers_AWADDR,xbar_to_m04_couplers_AWADDR,xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awprot({xbar_to_m03_couplers_AWPROT,NLW_xbar_m_axi_awprot_UNCONNECTED[8:0]}),
        .m_axi_awready({xbar_to_m10_couplers_AWREADY,xbar_to_m09_couplers_AWREADY,xbar_to_m08_couplers_AWREADY,xbar_to_m07_couplers_AWREADY,xbar_to_m06_couplers_AWREADY,xbar_to_m05_couplers_AWREADY,xbar_to_m04_couplers_AWREADY,xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m10_couplers_AWVALID,xbar_to_m09_couplers_AWVALID,xbar_to_m08_couplers_AWVALID,xbar_to_m07_couplers_AWVALID,xbar_to_m06_couplers_AWVALID,xbar_to_m05_couplers_AWVALID,xbar_to_m04_couplers_AWVALID,xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m10_couplers_BREADY,xbar_to_m09_couplers_BREADY,xbar_to_m08_couplers_BREADY,xbar_to_m07_couplers_BREADY,xbar_to_m06_couplers_BREADY,xbar_to_m05_couplers_BREADY,xbar_to_m04_couplers_BREADY,xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m10_couplers_BRESP,xbar_to_m09_couplers_BRESP,xbar_to_m08_couplers_BRESP,xbar_to_m07_couplers_BRESP,xbar_to_m06_couplers_BRESP,xbar_to_m05_couplers_BRESP,xbar_to_m04_couplers_BRESP,xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m10_couplers_BVALID,xbar_to_m09_couplers_BVALID,xbar_to_m08_couplers_BVALID,xbar_to_m07_couplers_BVALID,xbar_to_m06_couplers_BVALID,xbar_to_m05_couplers_BVALID,xbar_to_m04_couplers_BVALID,xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m10_couplers_RDATA,xbar_to_m09_couplers_RDATA,xbar_to_m08_couplers_RDATA,xbar_to_m07_couplers_RDATA,xbar_to_m06_couplers_RDATA,xbar_to_m05_couplers_RDATA,xbar_to_m04_couplers_RDATA,xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m10_couplers_RREADY,xbar_to_m09_couplers_RREADY,xbar_to_m08_couplers_RREADY,xbar_to_m07_couplers_RREADY,xbar_to_m06_couplers_RREADY,xbar_to_m05_couplers_RREADY,xbar_to_m04_couplers_RREADY,xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m10_couplers_RRESP,xbar_to_m09_couplers_RRESP,xbar_to_m08_couplers_RRESP,xbar_to_m07_couplers_RRESP,xbar_to_m06_couplers_RRESP,xbar_to_m05_couplers_RRESP,xbar_to_m04_couplers_RRESP,xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m10_couplers_RVALID,xbar_to_m09_couplers_RVALID,xbar_to_m08_couplers_RVALID,xbar_to_m07_couplers_RVALID,xbar_to_m06_couplers_RVALID,xbar_to_m05_couplers_RVALID,xbar_to_m04_couplers_RVALID,xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m10_couplers_WDATA,xbar_to_m09_couplers_WDATA,xbar_to_m08_couplers_WDATA,xbar_to_m07_couplers_WDATA,xbar_to_m06_couplers_WDATA,xbar_to_m05_couplers_WDATA,xbar_to_m04_couplers_WDATA,xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m10_couplers_WREADY,xbar_to_m09_couplers_WREADY,xbar_to_m08_couplers_WREADY,xbar_to_m07_couplers_WREADY,xbar_to_m06_couplers_WREADY,xbar_to_m05_couplers_WREADY,xbar_to_m04_couplers_WREADY,xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m09_couplers_WSTRB,xbar_to_m08_couplers_WSTRB,xbar_to_m07_couplers_WSTRB,xbar_to_m06_couplers_WSTRB,xbar_to_m05_couplers_WSTRB,xbar_to_m04_couplers_WSTRB,xbar_to_m03_couplers_WSTRB,NLW_xbar_m_axi_wstrb_UNCONNECTED[11:8],xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m10_couplers_WVALID,xbar_to_m09_couplers_WVALID,xbar_to_m08_couplers_WVALID,xbar_to_m07_couplers_WVALID,xbar_to_m06_couplers_WVALID,xbar_to_m05_couplers_WVALID,xbar_to_m04_couplers_WVALID,xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr({s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR}),
        .s_axi_arprot({s01_couplers_to_xbar_ARPROT,s01_couplers_to_xbar_ARPROT,s01_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT}),
        .s_axi_arready({s01_couplers_to_xbar_ARREADY,s00_couplers_to_xbar_ARREADY}),
        .s_axi_arvalid({s01_couplers_to_xbar_ARVALID,s00_couplers_to_xbar_ARVALID}),
        .s_axi_awaddr({s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR}),
        .s_axi_awprot({s01_couplers_to_xbar_AWPROT,s01_couplers_to_xbar_AWPROT,s01_couplers_to_xbar_AWPROT,s00_couplers_to_xbar_AWPROT}),
        .s_axi_awready({s01_couplers_to_xbar_AWREADY,s00_couplers_to_xbar_AWREADY}),
        .s_axi_awvalid({s01_couplers_to_xbar_AWVALID,s00_couplers_to_xbar_AWVALID}),
        .s_axi_bready({s01_couplers_to_xbar_BREADY,s00_couplers_to_xbar_BREADY}),
        .s_axi_bresp({s01_couplers_to_xbar_BRESP,s00_couplers_to_xbar_BRESP}),
        .s_axi_bvalid({s01_couplers_to_xbar_BVALID,s00_couplers_to_xbar_BVALID}),
        .s_axi_rdata({s01_couplers_to_xbar_RDATA,s00_couplers_to_xbar_RDATA}),
        .s_axi_rready({s01_couplers_to_xbar_RREADY,s00_couplers_to_xbar_RREADY}),
        .s_axi_rresp({s01_couplers_to_xbar_RRESP,s00_couplers_to_xbar_RRESP}),
        .s_axi_rvalid({s01_couplers_to_xbar_RVALID,s00_couplers_to_xbar_RVALID}),
        .s_axi_wdata({s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA}),
        .s_axi_wready({s01_couplers_to_xbar_WREADY,s00_couplers_to_xbar_WREADY}),
        .s_axi_wstrb({s01_couplers_to_xbar_WSTRB,s01_couplers_to_xbar_WSTRB,s01_couplers_to_xbar_WSTRB,s01_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB}),
        .s_axi_wvalid({s01_couplers_to_xbar_WVALID,s00_couplers_to_xbar_WVALID}));
endmodule

module system_axi_hp0_interconnect_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wid,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arlen,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_rdata,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arregion,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_awaddr,
    S01_AXI_awburst,
    S01_AXI_awcache,
    S01_AXI_awlen,
    S01_AXI_awlock,
    S01_AXI_awprot,
    S01_AXI_awqos,
    S01_AXI_awready,
    S01_AXI_awregion,
    S01_AXI_awsize,
    S01_AXI_awvalid,
    S01_AXI_bready,
    S01_AXI_bresp,
    S01_AXI_bvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S01_AXI_wdata,
    S01_AXI_wlast,
    S01_AXI_wready,
    S01_AXI_wstrb,
    S01_AXI_wvalid,
    S02_ACLK,
    S02_ARESETN,
    S02_AXI_araddr,
    S02_AXI_arburst,
    S02_AXI_arcache,
    S02_AXI_arid,
    S02_AXI_arlen,
    S02_AXI_arlock,
    S02_AXI_arprot,
    S02_AXI_arqos,
    S02_AXI_arready,
    S02_AXI_arsize,
    S02_AXI_arvalid,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awid,
    S02_AXI_awlen,
    S02_AXI_awlock,
    S02_AXI_awprot,
    S02_AXI_awqos,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_rdata,
    S02_AXI_rid,
    S02_AXI_rlast,
    S02_AXI_rready,
    S02_AXI_rresp,
    S02_AXI_rvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [1:0]M00_AXI_arid;
  output [3:0]M00_AXI_arlen;
  output [1:0]M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [1:0]M00_AXI_awid;
  output [3:0]M00_AXI_awlen;
  output [1:0]M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output M00_AXI_awvalid;
  input [5:0]M00_AXI_bid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [63:0]M00_AXI_rdata;
  input [5:0]M00_AXI_rid;
  input M00_AXI_rlast;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [63:0]M00_AXI_wdata;
  output [1:0]M00_AXI_wid;
  output M00_AXI_wlast;
  input M00_AXI_wready;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [7:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  output [63:0]S00_AXI_rdata;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input S01_ACLK;
  input [0:0]S01_ARESETN;
  input [31:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [1:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output S01_AXI_arready;
  input [3:0]S01_AXI_arregion;
  input [2:0]S01_AXI_arsize;
  input S01_AXI_arvalid;
  input [31:0]S01_AXI_awaddr;
  input [1:0]S01_AXI_awburst;
  input [3:0]S01_AXI_awcache;
  input [7:0]S01_AXI_awlen;
  input [1:0]S01_AXI_awlock;
  input [2:0]S01_AXI_awprot;
  input [3:0]S01_AXI_awqos;
  output S01_AXI_awready;
  input [3:0]S01_AXI_awregion;
  input [2:0]S01_AXI_awsize;
  input S01_AXI_awvalid;
  input S01_AXI_bready;
  output [1:0]S01_AXI_bresp;
  output S01_AXI_bvalid;
  output [31:0]S01_AXI_rdata;
  output S01_AXI_rlast;
  input S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output S01_AXI_rvalid;
  input [31:0]S01_AXI_wdata;
  input S01_AXI_wlast;
  output S01_AXI_wready;
  input [3:0]S01_AXI_wstrb;
  input S01_AXI_wvalid;
  input S02_ACLK;
  input [0:0]S02_ARESETN;
  input S02_AXI_araddr;
  input S02_AXI_arburst;
  input S02_AXI_arcache;
  input S02_AXI_arid;
  input S02_AXI_arlen;
  input S02_AXI_arlock;
  input S02_AXI_arprot;
  input S02_AXI_arqos;
  output S02_AXI_arready;
  input S02_AXI_arsize;
  input S02_AXI_arvalid;
  input S02_AXI_awaddr;
  input S02_AXI_awburst;
  input S02_AXI_awcache;
  input S02_AXI_awid;
  input S02_AXI_awlen;
  input S02_AXI_awlock;
  input S02_AXI_awprot;
  input S02_AXI_awqos;
  output S02_AXI_awready;
  input S02_AXI_awsize;
  input S02_AXI_awvalid;
  output S02_AXI_bid;
  input S02_AXI_bready;
  output S02_AXI_bresp;
  output S02_AXI_bvalid;
  output S02_AXI_rdata;
  output S02_AXI_rid;
  output S02_AXI_rlast;
  input S02_AXI_rready;
  output S02_AXI_rresp;
  output S02_AXI_rvalid;
  input S02_AXI_wdata;
  input S02_AXI_wlast;
  output S02_AXI_wready;
  input S02_AXI_wstrb;
  input S02_AXI_wvalid;

  wire axi_hp0_interconnect_ACLK_net;
  wire [0:0]axi_hp0_interconnect_ARESETN_net;
  wire [31:0]axi_hp0_interconnect_to_s00_couplers_ARADDR;
  wire [1:0]axi_hp0_interconnect_to_s00_couplers_ARBURST;
  wire [3:0]axi_hp0_interconnect_to_s00_couplers_ARCACHE;
  wire [7:0]axi_hp0_interconnect_to_s00_couplers_ARLEN;
  wire [2:0]axi_hp0_interconnect_to_s00_couplers_ARPROT;
  wire axi_hp0_interconnect_to_s00_couplers_ARREADY;
  wire [2:0]axi_hp0_interconnect_to_s00_couplers_ARSIZE;
  wire axi_hp0_interconnect_to_s00_couplers_ARVALID;
  wire [63:0]axi_hp0_interconnect_to_s00_couplers_RDATA;
  wire axi_hp0_interconnect_to_s00_couplers_RLAST;
  wire axi_hp0_interconnect_to_s00_couplers_RREADY;
  wire [1:0]axi_hp0_interconnect_to_s00_couplers_RRESP;
  wire axi_hp0_interconnect_to_s00_couplers_RVALID;
  wire [31:0]axi_hp0_interconnect_to_s01_couplers_ARADDR;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_ARBURST;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_ARCACHE;
  wire [7:0]axi_hp0_interconnect_to_s01_couplers_ARLEN;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_ARLOCK;
  wire [2:0]axi_hp0_interconnect_to_s01_couplers_ARPROT;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_ARQOS;
  wire axi_hp0_interconnect_to_s01_couplers_ARREADY;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_ARREGION;
  wire [2:0]axi_hp0_interconnect_to_s01_couplers_ARSIZE;
  wire axi_hp0_interconnect_to_s01_couplers_ARVALID;
  wire [31:0]axi_hp0_interconnect_to_s01_couplers_AWADDR;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_AWBURST;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_AWCACHE;
  wire [7:0]axi_hp0_interconnect_to_s01_couplers_AWLEN;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_AWLOCK;
  wire [2:0]axi_hp0_interconnect_to_s01_couplers_AWPROT;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_AWQOS;
  wire axi_hp0_interconnect_to_s01_couplers_AWREADY;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_AWREGION;
  wire [2:0]axi_hp0_interconnect_to_s01_couplers_AWSIZE;
  wire axi_hp0_interconnect_to_s01_couplers_AWVALID;
  wire axi_hp0_interconnect_to_s01_couplers_BREADY;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_BRESP;
  wire axi_hp0_interconnect_to_s01_couplers_BVALID;
  wire [31:0]axi_hp0_interconnect_to_s01_couplers_RDATA;
  wire axi_hp0_interconnect_to_s01_couplers_RLAST;
  wire axi_hp0_interconnect_to_s01_couplers_RREADY;
  wire [1:0]axi_hp0_interconnect_to_s01_couplers_RRESP;
  wire axi_hp0_interconnect_to_s01_couplers_RVALID;
  wire [31:0]axi_hp0_interconnect_to_s01_couplers_WDATA;
  wire axi_hp0_interconnect_to_s01_couplers_WLAST;
  wire axi_hp0_interconnect_to_s01_couplers_WREADY;
  wire [3:0]axi_hp0_interconnect_to_s01_couplers_WSTRB;
  wire axi_hp0_interconnect_to_s01_couplers_WVALID;
  wire axi_hp0_interconnect_to_s02_couplers_ARADDR;
  wire axi_hp0_interconnect_to_s02_couplers_ARBURST;
  wire axi_hp0_interconnect_to_s02_couplers_ARCACHE;
  wire axi_hp0_interconnect_to_s02_couplers_ARID;
  wire axi_hp0_interconnect_to_s02_couplers_ARLEN;
  wire axi_hp0_interconnect_to_s02_couplers_ARLOCK;
  wire axi_hp0_interconnect_to_s02_couplers_ARPROT;
  wire axi_hp0_interconnect_to_s02_couplers_ARQOS;
  wire axi_hp0_interconnect_to_s02_couplers_ARREADY;
  wire axi_hp0_interconnect_to_s02_couplers_ARSIZE;
  wire axi_hp0_interconnect_to_s02_couplers_ARVALID;
  wire axi_hp0_interconnect_to_s02_couplers_AWADDR;
  wire axi_hp0_interconnect_to_s02_couplers_AWBURST;
  wire axi_hp0_interconnect_to_s02_couplers_AWCACHE;
  wire axi_hp0_interconnect_to_s02_couplers_AWID;
  wire axi_hp0_interconnect_to_s02_couplers_AWLEN;
  wire axi_hp0_interconnect_to_s02_couplers_AWLOCK;
  wire axi_hp0_interconnect_to_s02_couplers_AWPROT;
  wire axi_hp0_interconnect_to_s02_couplers_AWQOS;
  wire axi_hp0_interconnect_to_s02_couplers_AWREADY;
  wire axi_hp0_interconnect_to_s02_couplers_AWSIZE;
  wire axi_hp0_interconnect_to_s02_couplers_AWVALID;
  wire axi_hp0_interconnect_to_s02_couplers_BID;
  wire axi_hp0_interconnect_to_s02_couplers_BREADY;
  wire axi_hp0_interconnect_to_s02_couplers_BRESP;
  wire axi_hp0_interconnect_to_s02_couplers_BVALID;
  wire axi_hp0_interconnect_to_s02_couplers_RDATA;
  wire axi_hp0_interconnect_to_s02_couplers_RID;
  wire axi_hp0_interconnect_to_s02_couplers_RLAST;
  wire axi_hp0_interconnect_to_s02_couplers_RREADY;
  wire axi_hp0_interconnect_to_s02_couplers_RRESP;
  wire axi_hp0_interconnect_to_s02_couplers_RVALID;
  wire axi_hp0_interconnect_to_s02_couplers_WDATA;
  wire axi_hp0_interconnect_to_s02_couplers_WLAST;
  wire axi_hp0_interconnect_to_s02_couplers_WREADY;
  wire axi_hp0_interconnect_to_s02_couplers_WSTRB;
  wire axi_hp0_interconnect_to_s02_couplers_WVALID;
  wire [31:0]m00_couplers_to_axi_hp0_interconnect_ARADDR;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_ARBURST;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_ARCACHE;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_ARID;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_ARLEN;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_ARLOCK;
  wire [2:0]m00_couplers_to_axi_hp0_interconnect_ARPROT;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_ARQOS;
  wire m00_couplers_to_axi_hp0_interconnect_ARREADY;
  wire [2:0]m00_couplers_to_axi_hp0_interconnect_ARSIZE;
  wire m00_couplers_to_axi_hp0_interconnect_ARVALID;
  wire [31:0]m00_couplers_to_axi_hp0_interconnect_AWADDR;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_AWBURST;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_AWCACHE;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_AWID;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_AWLEN;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_AWLOCK;
  wire [2:0]m00_couplers_to_axi_hp0_interconnect_AWPROT;
  wire [3:0]m00_couplers_to_axi_hp0_interconnect_AWQOS;
  wire m00_couplers_to_axi_hp0_interconnect_AWREADY;
  wire [2:0]m00_couplers_to_axi_hp0_interconnect_AWSIZE;
  wire m00_couplers_to_axi_hp0_interconnect_AWVALID;
  wire [5:0]m00_couplers_to_axi_hp0_interconnect_BID;
  wire m00_couplers_to_axi_hp0_interconnect_BREADY;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_BRESP;
  wire m00_couplers_to_axi_hp0_interconnect_BVALID;
  wire [63:0]m00_couplers_to_axi_hp0_interconnect_RDATA;
  wire [5:0]m00_couplers_to_axi_hp0_interconnect_RID;
  wire m00_couplers_to_axi_hp0_interconnect_RLAST;
  wire m00_couplers_to_axi_hp0_interconnect_RREADY;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_RRESP;
  wire m00_couplers_to_axi_hp0_interconnect_RVALID;
  wire [63:0]m00_couplers_to_axi_hp0_interconnect_WDATA;
  wire [1:0]m00_couplers_to_axi_hp0_interconnect_WID;
  wire m00_couplers_to_axi_hp0_interconnect_WLAST;
  wire m00_couplers_to_axi_hp0_interconnect_WREADY;
  wire [7:0]m00_couplers_to_axi_hp0_interconnect_WSTRB;
  wire m00_couplers_to_axi_hp0_interconnect_WVALID;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [1:0]s00_couplers_to_xbar_ARBURST;
  wire [3:0]s00_couplers_to_xbar_ARCACHE;
  wire [7:0]s00_couplers_to_xbar_ARLEN;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire [2:0]s00_couplers_to_xbar_ARSIZE;
  wire s00_couplers_to_xbar_ARVALID;
  wire [63:0]s00_couplers_to_xbar_RDATA;
  wire [0:0]s00_couplers_to_xbar_RLAST;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s01_couplers_to_xbar_ARADDR;
  wire [1:0]s01_couplers_to_xbar_ARBURST;
  wire [3:0]s01_couplers_to_xbar_ARCACHE;
  wire [7:0]s01_couplers_to_xbar_ARLEN;
  wire [0:0]s01_couplers_to_xbar_ARLOCK;
  wire [2:0]s01_couplers_to_xbar_ARPROT;
  wire [3:0]s01_couplers_to_xbar_ARQOS;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire [2:0]s01_couplers_to_xbar_ARSIZE;
  wire s01_couplers_to_xbar_ARVALID;
  wire [31:0]s01_couplers_to_xbar_AWADDR;
  wire [1:0]s01_couplers_to_xbar_AWBURST;
  wire [3:0]s01_couplers_to_xbar_AWCACHE;
  wire [7:0]s01_couplers_to_xbar_AWLEN;
  wire [0:0]s01_couplers_to_xbar_AWLOCK;
  wire [2:0]s01_couplers_to_xbar_AWPROT;
  wire [3:0]s01_couplers_to_xbar_AWQOS;
  wire [1:1]s01_couplers_to_xbar_AWREADY;
  wire [2:0]s01_couplers_to_xbar_AWSIZE;
  wire s01_couplers_to_xbar_AWVALID;
  wire s01_couplers_to_xbar_BREADY;
  wire [3:2]s01_couplers_to_xbar_BRESP;
  wire [1:1]s01_couplers_to_xbar_BVALID;
  wire [127:64]s01_couplers_to_xbar_RDATA;
  wire [1:1]s01_couplers_to_xbar_RLAST;
  wire s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire [63:0]s01_couplers_to_xbar_WDATA;
  wire s01_couplers_to_xbar_WLAST;
  wire [1:1]s01_couplers_to_xbar_WREADY;
  wire [7:0]s01_couplers_to_xbar_WSTRB;
  wire s01_couplers_to_xbar_WVALID;
  wire s02_couplers_to_xbar_ARADDR;
  wire s02_couplers_to_xbar_ARBURST;
  wire s02_couplers_to_xbar_ARCACHE;
  wire s02_couplers_to_xbar_ARID;
  wire s02_couplers_to_xbar_ARLEN;
  wire s02_couplers_to_xbar_ARLOCK;
  wire s02_couplers_to_xbar_ARPROT;
  wire s02_couplers_to_xbar_ARQOS;
  wire [2:2]s02_couplers_to_xbar_ARREADY;
  wire s02_couplers_to_xbar_ARSIZE;
  wire s02_couplers_to_xbar_ARVALID;
  wire s02_couplers_to_xbar_AWADDR;
  wire s02_couplers_to_xbar_AWBURST;
  wire s02_couplers_to_xbar_AWCACHE;
  wire s02_couplers_to_xbar_AWID;
  wire s02_couplers_to_xbar_AWLEN;
  wire s02_couplers_to_xbar_AWLOCK;
  wire s02_couplers_to_xbar_AWPROT;
  wire s02_couplers_to_xbar_AWQOS;
  wire [2:2]s02_couplers_to_xbar_AWREADY;
  wire s02_couplers_to_xbar_AWSIZE;
  wire s02_couplers_to_xbar_AWVALID;
  wire [5:4]s02_couplers_to_xbar_BID;
  wire s02_couplers_to_xbar_BREADY;
  wire [5:4]s02_couplers_to_xbar_BRESP;
  wire [2:2]s02_couplers_to_xbar_BVALID;
  wire [191:128]s02_couplers_to_xbar_RDATA;
  wire [5:4]s02_couplers_to_xbar_RID;
  wire [2:2]s02_couplers_to_xbar_RLAST;
  wire s02_couplers_to_xbar_RREADY;
  wire [5:4]s02_couplers_to_xbar_RRESP;
  wire [2:2]s02_couplers_to_xbar_RVALID;
  wire s02_couplers_to_xbar_WDATA;
  wire s02_couplers_to_xbar_WLAST;
  wire [2:2]s02_couplers_to_xbar_WREADY;
  wire s02_couplers_to_xbar_WSTRB;
  wire s02_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire [1:0]xbar_to_m00_couplers_ARBURST;
  wire [3:0]xbar_to_m00_couplers_ARCACHE;
  wire [1:0]xbar_to_m00_couplers_ARID;
  wire [7:0]xbar_to_m00_couplers_ARLEN;
  wire [0:0]xbar_to_m00_couplers_ARLOCK;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [2:0]xbar_to_m00_couplers_ARSIZE;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire [1:0]xbar_to_m00_couplers_AWBURST;
  wire [3:0]xbar_to_m00_couplers_AWCACHE;
  wire [1:0]xbar_to_m00_couplers_AWID;
  wire [7:0]xbar_to_m00_couplers_AWLEN;
  wire [0:0]xbar_to_m00_couplers_AWLOCK;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [2:0]xbar_to_m00_couplers_AWSIZE;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [1:0]xbar_to_m00_couplers_BID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [63:0]xbar_to_m00_couplers_RDATA;
  wire [1:0]xbar_to_m00_couplers_RID;
  wire xbar_to_m00_couplers_RLAST;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [63:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WLAST;
  wire xbar_to_m00_couplers_WREADY;
  wire [7:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [2:0]NLW_xbar_s_axi_awready_UNCONNECTED;
  wire [5:0]NLW_xbar_s_axi_bid_UNCONNECTED;
  wire [5:0]NLW_xbar_s_axi_bresp_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_bvalid_UNCONNECTED;
  wire [5:0]NLW_xbar_s_axi_rid_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_wready_UNCONNECTED;

  assign M00_AXI_araddr[31:0] = m00_couplers_to_axi_hp0_interconnect_ARADDR;
  assign M00_AXI_arburst[1:0] = m00_couplers_to_axi_hp0_interconnect_ARBURST;
  assign M00_AXI_arcache[3:0] = m00_couplers_to_axi_hp0_interconnect_ARCACHE;
  assign M00_AXI_arid[1:0] = m00_couplers_to_axi_hp0_interconnect_ARID;
  assign M00_AXI_arlen[3:0] = m00_couplers_to_axi_hp0_interconnect_ARLEN;
  assign M00_AXI_arlock[1:0] = m00_couplers_to_axi_hp0_interconnect_ARLOCK;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_axi_hp0_interconnect_ARPROT;
  assign M00_AXI_arqos[3:0] = m00_couplers_to_axi_hp0_interconnect_ARQOS;
  assign M00_AXI_arsize[2:0] = m00_couplers_to_axi_hp0_interconnect_ARSIZE;
  assign M00_AXI_arvalid = m00_couplers_to_axi_hp0_interconnect_ARVALID;
  assign M00_AXI_awaddr[31:0] = m00_couplers_to_axi_hp0_interconnect_AWADDR;
  assign M00_AXI_awburst[1:0] = m00_couplers_to_axi_hp0_interconnect_AWBURST;
  assign M00_AXI_awcache[3:0] = m00_couplers_to_axi_hp0_interconnect_AWCACHE;
  assign M00_AXI_awid[1:0] = m00_couplers_to_axi_hp0_interconnect_AWID;
  assign M00_AXI_awlen[3:0] = m00_couplers_to_axi_hp0_interconnect_AWLEN;
  assign M00_AXI_awlock[1:0] = m00_couplers_to_axi_hp0_interconnect_AWLOCK;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_axi_hp0_interconnect_AWPROT;
  assign M00_AXI_awqos[3:0] = m00_couplers_to_axi_hp0_interconnect_AWQOS;
  assign M00_AXI_awsize[2:0] = m00_couplers_to_axi_hp0_interconnect_AWSIZE;
  assign M00_AXI_awvalid = m00_couplers_to_axi_hp0_interconnect_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_axi_hp0_interconnect_BREADY;
  assign M00_AXI_rready = m00_couplers_to_axi_hp0_interconnect_RREADY;
  assign M00_AXI_wdata[63:0] = m00_couplers_to_axi_hp0_interconnect_WDATA;
  assign M00_AXI_wid[1:0] = m00_couplers_to_axi_hp0_interconnect_WID;
  assign M00_AXI_wlast = m00_couplers_to_axi_hp0_interconnect_WLAST;
  assign M00_AXI_wstrb[7:0] = m00_couplers_to_axi_hp0_interconnect_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_axi_hp0_interconnect_WVALID;
  assign S00_AXI_arready = axi_hp0_interconnect_to_s00_couplers_ARREADY;
  assign S00_AXI_rdata[63:0] = axi_hp0_interconnect_to_s00_couplers_RDATA;
  assign S00_AXI_rlast = axi_hp0_interconnect_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_hp0_interconnect_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_hp0_interconnect_to_s00_couplers_RVALID;
  assign S01_AXI_arready = axi_hp0_interconnect_to_s01_couplers_ARREADY;
  assign S01_AXI_awready = axi_hp0_interconnect_to_s01_couplers_AWREADY;
  assign S01_AXI_bresp[1:0] = axi_hp0_interconnect_to_s01_couplers_BRESP;
  assign S01_AXI_bvalid = axi_hp0_interconnect_to_s01_couplers_BVALID;
  assign S01_AXI_rdata[31:0] = axi_hp0_interconnect_to_s01_couplers_RDATA;
  assign S01_AXI_rlast = axi_hp0_interconnect_to_s01_couplers_RLAST;
  assign S01_AXI_rresp[1:0] = axi_hp0_interconnect_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid = axi_hp0_interconnect_to_s01_couplers_RVALID;
  assign S01_AXI_wready = axi_hp0_interconnect_to_s01_couplers_WREADY;
  assign S02_AXI_arready = axi_hp0_interconnect_to_s02_couplers_ARREADY;
  assign S02_AXI_awready = axi_hp0_interconnect_to_s02_couplers_AWREADY;
  assign S02_AXI_bid = axi_hp0_interconnect_to_s02_couplers_BID;
  assign S02_AXI_bresp = axi_hp0_interconnect_to_s02_couplers_BRESP;
  assign S02_AXI_bvalid = axi_hp0_interconnect_to_s02_couplers_BVALID;
  assign S02_AXI_rdata = axi_hp0_interconnect_to_s02_couplers_RDATA;
  assign S02_AXI_rid = axi_hp0_interconnect_to_s02_couplers_RID;
  assign S02_AXI_rlast = axi_hp0_interconnect_to_s02_couplers_RLAST;
  assign S02_AXI_rresp = axi_hp0_interconnect_to_s02_couplers_RRESP;
  assign S02_AXI_rvalid = axi_hp0_interconnect_to_s02_couplers_RVALID;
  assign S02_AXI_wready = axi_hp0_interconnect_to_s02_couplers_WREADY;
  assign axi_hp0_interconnect_ACLK_net = ACLK;
  assign axi_hp0_interconnect_ARESETN_net = ARESETN[0];
  assign axi_hp0_interconnect_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_hp0_interconnect_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_hp0_interconnect_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_hp0_interconnect_to_s01_couplers_ARADDR = S01_AXI_araddr[31:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARBURST = S01_AXI_arburst[1:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARCACHE = S01_AXI_arcache[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARLEN = S01_AXI_arlen[7:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARLOCK = S01_AXI_arlock[1:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARPROT = S01_AXI_arprot[2:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARQOS = S01_AXI_arqos[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARREGION = S01_AXI_arregion[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARSIZE = S01_AXI_arsize[2:0];
  assign axi_hp0_interconnect_to_s01_couplers_ARVALID = S01_AXI_arvalid;
  assign axi_hp0_interconnect_to_s01_couplers_AWADDR = S01_AXI_awaddr[31:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWBURST = S01_AXI_awburst[1:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWCACHE = S01_AXI_awcache[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWLEN = S01_AXI_awlen[7:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWLOCK = S01_AXI_awlock[1:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWPROT = S01_AXI_awprot[2:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWQOS = S01_AXI_awqos[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWREGION = S01_AXI_awregion[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWSIZE = S01_AXI_awsize[2:0];
  assign axi_hp0_interconnect_to_s01_couplers_AWVALID = S01_AXI_awvalid;
  assign axi_hp0_interconnect_to_s01_couplers_BREADY = S01_AXI_bready;
  assign axi_hp0_interconnect_to_s01_couplers_RREADY = S01_AXI_rready;
  assign axi_hp0_interconnect_to_s01_couplers_WDATA = S01_AXI_wdata[31:0];
  assign axi_hp0_interconnect_to_s01_couplers_WLAST = S01_AXI_wlast;
  assign axi_hp0_interconnect_to_s01_couplers_WSTRB = S01_AXI_wstrb[3:0];
  assign axi_hp0_interconnect_to_s01_couplers_WVALID = S01_AXI_wvalid;
  assign axi_hp0_interconnect_to_s02_couplers_ARADDR = S02_AXI_araddr;
  assign axi_hp0_interconnect_to_s02_couplers_ARBURST = S02_AXI_arburst;
  assign axi_hp0_interconnect_to_s02_couplers_ARCACHE = S02_AXI_arcache;
  assign axi_hp0_interconnect_to_s02_couplers_ARID = S02_AXI_arid;
  assign axi_hp0_interconnect_to_s02_couplers_ARLEN = S02_AXI_arlen;
  assign axi_hp0_interconnect_to_s02_couplers_ARLOCK = S02_AXI_arlock;
  assign axi_hp0_interconnect_to_s02_couplers_ARPROT = S02_AXI_arprot;
  assign axi_hp0_interconnect_to_s02_couplers_ARQOS = S02_AXI_arqos;
  assign axi_hp0_interconnect_to_s02_couplers_ARSIZE = S02_AXI_arsize;
  assign axi_hp0_interconnect_to_s02_couplers_ARVALID = S02_AXI_arvalid;
  assign axi_hp0_interconnect_to_s02_couplers_AWADDR = S02_AXI_awaddr;
  assign axi_hp0_interconnect_to_s02_couplers_AWBURST = S02_AXI_awburst;
  assign axi_hp0_interconnect_to_s02_couplers_AWCACHE = S02_AXI_awcache;
  assign axi_hp0_interconnect_to_s02_couplers_AWID = S02_AXI_awid;
  assign axi_hp0_interconnect_to_s02_couplers_AWLEN = S02_AXI_awlen;
  assign axi_hp0_interconnect_to_s02_couplers_AWLOCK = S02_AXI_awlock;
  assign axi_hp0_interconnect_to_s02_couplers_AWPROT = S02_AXI_awprot;
  assign axi_hp0_interconnect_to_s02_couplers_AWQOS = S02_AXI_awqos;
  assign axi_hp0_interconnect_to_s02_couplers_AWSIZE = S02_AXI_awsize;
  assign axi_hp0_interconnect_to_s02_couplers_AWVALID = S02_AXI_awvalid;
  assign axi_hp0_interconnect_to_s02_couplers_BREADY = S02_AXI_bready;
  assign axi_hp0_interconnect_to_s02_couplers_RREADY = S02_AXI_rready;
  assign axi_hp0_interconnect_to_s02_couplers_WDATA = S02_AXI_wdata;
  assign axi_hp0_interconnect_to_s02_couplers_WLAST = S02_AXI_wlast;
  assign axi_hp0_interconnect_to_s02_couplers_WSTRB = S02_AXI_wstrb;
  assign axi_hp0_interconnect_to_s02_couplers_WVALID = S02_AXI_wvalid;
  assign m00_couplers_to_axi_hp0_interconnect_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_axi_hp0_interconnect_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_axi_hp0_interconnect_BID = M00_AXI_bid[5:0];
  assign m00_couplers_to_axi_hp0_interconnect_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_hp0_interconnect_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_axi_hp0_interconnect_RDATA = M00_AXI_rdata[63:0];
  assign m00_couplers_to_axi_hp0_interconnect_RID = M00_AXI_rid[5:0];
  assign m00_couplers_to_axi_hp0_interconnect_RLAST = M00_AXI_rlast;
  assign m00_couplers_to_axi_hp0_interconnect_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_hp0_interconnect_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_axi_hp0_interconnect_WREADY = M00_AXI_wready;
  m00_couplers_imp_M55E7G m00_couplers
       (.M_ACLK(axi_hp0_interconnect_ACLK_net),
        .M_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_axi_hp0_interconnect_ARADDR),
        .M_AXI_arburst(m00_couplers_to_axi_hp0_interconnect_ARBURST),
        .M_AXI_arcache(m00_couplers_to_axi_hp0_interconnect_ARCACHE),
        .M_AXI_arid(m00_couplers_to_axi_hp0_interconnect_ARID),
        .M_AXI_arlen(m00_couplers_to_axi_hp0_interconnect_ARLEN),
        .M_AXI_arlock(m00_couplers_to_axi_hp0_interconnect_ARLOCK),
        .M_AXI_arprot(m00_couplers_to_axi_hp0_interconnect_ARPROT),
        .M_AXI_arqos(m00_couplers_to_axi_hp0_interconnect_ARQOS),
        .M_AXI_arready(m00_couplers_to_axi_hp0_interconnect_ARREADY),
        .M_AXI_arsize(m00_couplers_to_axi_hp0_interconnect_ARSIZE),
        .M_AXI_arvalid(m00_couplers_to_axi_hp0_interconnect_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_hp0_interconnect_AWADDR),
        .M_AXI_awburst(m00_couplers_to_axi_hp0_interconnect_AWBURST),
        .M_AXI_awcache(m00_couplers_to_axi_hp0_interconnect_AWCACHE),
        .M_AXI_awid(m00_couplers_to_axi_hp0_interconnect_AWID),
        .M_AXI_awlen(m00_couplers_to_axi_hp0_interconnect_AWLEN),
        .M_AXI_awlock(m00_couplers_to_axi_hp0_interconnect_AWLOCK),
        .M_AXI_awprot(m00_couplers_to_axi_hp0_interconnect_AWPROT),
        .M_AXI_awqos(m00_couplers_to_axi_hp0_interconnect_AWQOS),
        .M_AXI_awready(m00_couplers_to_axi_hp0_interconnect_AWREADY),
        .M_AXI_awsize(m00_couplers_to_axi_hp0_interconnect_AWSIZE),
        .M_AXI_awvalid(m00_couplers_to_axi_hp0_interconnect_AWVALID),
        .M_AXI_bid(m00_couplers_to_axi_hp0_interconnect_BID),
        .M_AXI_bready(m00_couplers_to_axi_hp0_interconnect_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_hp0_interconnect_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_hp0_interconnect_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_hp0_interconnect_RDATA),
        .M_AXI_rid(m00_couplers_to_axi_hp0_interconnect_RID),
        .M_AXI_rlast(m00_couplers_to_axi_hp0_interconnect_RLAST),
        .M_AXI_rready(m00_couplers_to_axi_hp0_interconnect_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_hp0_interconnect_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_hp0_interconnect_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_hp0_interconnect_WDATA),
        .M_AXI_wid(m00_couplers_to_axi_hp0_interconnect_WID),
        .M_AXI_wlast(m00_couplers_to_axi_hp0_interconnect_WLAST),
        .M_AXI_wready(m00_couplers_to_axi_hp0_interconnect_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_hp0_interconnect_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_hp0_interconnect_WVALID),
        .S_ACLK(axi_hp0_interconnect_ACLK_net),
        .S_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m00_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m00_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m00_couplers_ARID),
        .S_AXI_arlen(xbar_to_m00_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m00_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m00_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m00_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m00_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m00_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m00_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m00_couplers_AWID),
        .S_AXI_awlen(xbar_to_m00_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m00_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m00_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m00_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m00_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m00_couplers_BID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rid(xbar_to_m00_couplers_RID),
        .S_AXI_rlast(xbar_to_m00_couplers_RLAST),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m00_couplers_WLAST),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  s00_couplers_imp_XD5O71 s00_couplers
       (.M_ACLK(axi_hp0_interconnect_ACLK_net),
        .M_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s00_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s00_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s00_couplers_to_xbar_ARLEN),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s00_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s00_couplers_to_xbar_RLAST),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .S_ACLK(axi_hp0_interconnect_ACLK_net),
        .S_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_hp0_interconnect_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_hp0_interconnect_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_hp0_interconnect_to_s00_couplers_ARCACHE),
        .S_AXI_arlen(axi_hp0_interconnect_to_s00_couplers_ARLEN),
        .S_AXI_arprot(axi_hp0_interconnect_to_s00_couplers_ARPROT),
        .S_AXI_arready(axi_hp0_interconnect_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_hp0_interconnect_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_hp0_interconnect_to_s00_couplers_ARVALID),
        .S_AXI_rdata(axi_hp0_interconnect_to_s00_couplers_RDATA),
        .S_AXI_rlast(axi_hp0_interconnect_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_hp0_interconnect_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_hp0_interconnect_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_hp0_interconnect_to_s00_couplers_RVALID));
  s01_couplers_imp_1NF6ER0 s01_couplers
       (.M_ACLK(axi_hp0_interconnect_ACLK_net),
        .M_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s01_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s01_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s01_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s01_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s01_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s01_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s01_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s01_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s01_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s01_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s01_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s01_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s01_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s01_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s01_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s01_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s01_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s01_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s01_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s01_couplers_to_xbar_RLAST),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s01_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s01_couplers_to_xbar_WLAST),
        .M_AXI_wready(s01_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s01_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s01_couplers_to_xbar_WVALID),
        .S_ACLK(axi_hp0_interconnect_ACLK_net),
        .S_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_hp0_interconnect_to_s01_couplers_ARADDR),
        .S_AXI_arburst(axi_hp0_interconnect_to_s01_couplers_ARBURST),
        .S_AXI_arcache(axi_hp0_interconnect_to_s01_couplers_ARCACHE),
        .S_AXI_arlen(axi_hp0_interconnect_to_s01_couplers_ARLEN),
        .S_AXI_arlock(axi_hp0_interconnect_to_s01_couplers_ARLOCK),
        .S_AXI_arprot(axi_hp0_interconnect_to_s01_couplers_ARPROT),
        .S_AXI_arqos(axi_hp0_interconnect_to_s01_couplers_ARQOS),
        .S_AXI_arready(axi_hp0_interconnect_to_s01_couplers_ARREADY),
        .S_AXI_arregion(axi_hp0_interconnect_to_s01_couplers_ARREGION),
        .S_AXI_arsize(axi_hp0_interconnect_to_s01_couplers_ARSIZE),
        .S_AXI_arvalid(axi_hp0_interconnect_to_s01_couplers_ARVALID),
        .S_AXI_awaddr(axi_hp0_interconnect_to_s01_couplers_AWADDR),
        .S_AXI_awburst(axi_hp0_interconnect_to_s01_couplers_AWBURST),
        .S_AXI_awcache(axi_hp0_interconnect_to_s01_couplers_AWCACHE),
        .S_AXI_awlen(axi_hp0_interconnect_to_s01_couplers_AWLEN),
        .S_AXI_awlock(axi_hp0_interconnect_to_s01_couplers_AWLOCK),
        .S_AXI_awprot(axi_hp0_interconnect_to_s01_couplers_AWPROT),
        .S_AXI_awqos(axi_hp0_interconnect_to_s01_couplers_AWQOS),
        .S_AXI_awready(axi_hp0_interconnect_to_s01_couplers_AWREADY),
        .S_AXI_awregion(axi_hp0_interconnect_to_s01_couplers_AWREGION),
        .S_AXI_awsize(axi_hp0_interconnect_to_s01_couplers_AWSIZE),
        .S_AXI_awvalid(axi_hp0_interconnect_to_s01_couplers_AWVALID),
        .S_AXI_bready(axi_hp0_interconnect_to_s01_couplers_BREADY),
        .S_AXI_bresp(axi_hp0_interconnect_to_s01_couplers_BRESP),
        .S_AXI_bvalid(axi_hp0_interconnect_to_s01_couplers_BVALID),
        .S_AXI_rdata(axi_hp0_interconnect_to_s01_couplers_RDATA),
        .S_AXI_rlast(axi_hp0_interconnect_to_s01_couplers_RLAST),
        .S_AXI_rready(axi_hp0_interconnect_to_s01_couplers_RREADY),
        .S_AXI_rresp(axi_hp0_interconnect_to_s01_couplers_RRESP),
        .S_AXI_rvalid(axi_hp0_interconnect_to_s01_couplers_RVALID),
        .S_AXI_wdata(axi_hp0_interconnect_to_s01_couplers_WDATA),
        .S_AXI_wlast(axi_hp0_interconnect_to_s01_couplers_WLAST),
        .S_AXI_wready(axi_hp0_interconnect_to_s01_couplers_WREADY),
        .S_AXI_wstrb(axi_hp0_interconnect_to_s01_couplers_WSTRB),
        .S_AXI_wvalid(axi_hp0_interconnect_to_s01_couplers_WVALID));
  s02_couplers_imp_1YZVT26 s02_couplers
       (.M_ACLK(axi_hp0_interconnect_ACLK_net),
        .M_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .M_AXI_araddr(s02_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s02_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s02_couplers_to_xbar_ARCACHE),
        .M_AXI_arid(s02_couplers_to_xbar_ARID),
        .M_AXI_arlen(s02_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s02_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s02_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s02_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s02_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s02_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s02_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s02_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s02_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s02_couplers_to_xbar_AWCACHE),
        .M_AXI_awid(s02_couplers_to_xbar_AWID),
        .M_AXI_awlen(s02_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s02_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s02_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s02_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s02_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s02_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s02_couplers_to_xbar_AWVALID),
        .M_AXI_bid(s02_couplers_to_xbar_BID[4]),
        .M_AXI_bready(s02_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s02_couplers_to_xbar_BRESP[4]),
        .M_AXI_bvalid(s02_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s02_couplers_to_xbar_RDATA[128]),
        .M_AXI_rid(s02_couplers_to_xbar_RID[4]),
        .M_AXI_rlast(s02_couplers_to_xbar_RLAST),
        .M_AXI_rready(s02_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s02_couplers_to_xbar_RRESP[4]),
        .M_AXI_rvalid(s02_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s02_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s02_couplers_to_xbar_WLAST),
        .M_AXI_wready(s02_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s02_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s02_couplers_to_xbar_WVALID),
        .S_ACLK(axi_hp0_interconnect_ACLK_net),
        .S_ARESETN(axi_hp0_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_hp0_interconnect_to_s02_couplers_ARADDR),
        .S_AXI_arburst(axi_hp0_interconnect_to_s02_couplers_ARBURST),
        .S_AXI_arcache(axi_hp0_interconnect_to_s02_couplers_ARCACHE),
        .S_AXI_arid(axi_hp0_interconnect_to_s02_couplers_ARID),
        .S_AXI_arlen(axi_hp0_interconnect_to_s02_couplers_ARLEN),
        .S_AXI_arlock(axi_hp0_interconnect_to_s02_couplers_ARLOCK),
        .S_AXI_arprot(axi_hp0_interconnect_to_s02_couplers_ARPROT),
        .S_AXI_arqos(axi_hp0_interconnect_to_s02_couplers_ARQOS),
        .S_AXI_arready(axi_hp0_interconnect_to_s02_couplers_ARREADY),
        .S_AXI_arsize(axi_hp0_interconnect_to_s02_couplers_ARSIZE),
        .S_AXI_arvalid(axi_hp0_interconnect_to_s02_couplers_ARVALID),
        .S_AXI_awaddr(axi_hp0_interconnect_to_s02_couplers_AWADDR),
        .S_AXI_awburst(axi_hp0_interconnect_to_s02_couplers_AWBURST),
        .S_AXI_awcache(axi_hp0_interconnect_to_s02_couplers_AWCACHE),
        .S_AXI_awid(axi_hp0_interconnect_to_s02_couplers_AWID),
        .S_AXI_awlen(axi_hp0_interconnect_to_s02_couplers_AWLEN),
        .S_AXI_awlock(axi_hp0_interconnect_to_s02_couplers_AWLOCK),
        .S_AXI_awprot(axi_hp0_interconnect_to_s02_couplers_AWPROT),
        .S_AXI_awqos(axi_hp0_interconnect_to_s02_couplers_AWQOS),
        .S_AXI_awready(axi_hp0_interconnect_to_s02_couplers_AWREADY),
        .S_AXI_awsize(axi_hp0_interconnect_to_s02_couplers_AWSIZE),
        .S_AXI_awvalid(axi_hp0_interconnect_to_s02_couplers_AWVALID),
        .S_AXI_bid(axi_hp0_interconnect_to_s02_couplers_BID),
        .S_AXI_bready(axi_hp0_interconnect_to_s02_couplers_BREADY),
        .S_AXI_bresp(axi_hp0_interconnect_to_s02_couplers_BRESP),
        .S_AXI_bvalid(axi_hp0_interconnect_to_s02_couplers_BVALID),
        .S_AXI_rdata(axi_hp0_interconnect_to_s02_couplers_RDATA),
        .S_AXI_rid(axi_hp0_interconnect_to_s02_couplers_RID),
        .S_AXI_rlast(axi_hp0_interconnect_to_s02_couplers_RLAST),
        .S_AXI_rready(axi_hp0_interconnect_to_s02_couplers_RREADY),
        .S_AXI_rresp(axi_hp0_interconnect_to_s02_couplers_RRESP),
        .S_AXI_rvalid(axi_hp0_interconnect_to_s02_couplers_RVALID),
        .S_AXI_wdata(axi_hp0_interconnect_to_s02_couplers_WDATA),
        .S_AXI_wlast(axi_hp0_interconnect_to_s02_couplers_WLAST),
        .S_AXI_wready(axi_hp0_interconnect_to_s02_couplers_WREADY),
        .S_AXI_wstrb(axi_hp0_interconnect_to_s02_couplers_WSTRB),
        .S_AXI_wvalid(axi_hp0_interconnect_to_s02_couplers_WVALID));
  system_xbar_1 xbar
       (.aclk(axi_hp0_interconnect_ACLK_net),
        .aresetn(axi_hp0_interconnect_ARESETN_net),
        .m_axi_araddr(xbar_to_m00_couplers_ARADDR),
        .m_axi_arburst(xbar_to_m00_couplers_ARBURST),
        .m_axi_arcache(xbar_to_m00_couplers_ARCACHE),
        .m_axi_arid(xbar_to_m00_couplers_ARID),
        .m_axi_arlen(xbar_to_m00_couplers_ARLEN),
        .m_axi_arlock(xbar_to_m00_couplers_ARLOCK),
        .m_axi_arprot(xbar_to_m00_couplers_ARPROT),
        .m_axi_arqos(xbar_to_m00_couplers_ARQOS),
        .m_axi_arready(xbar_to_m00_couplers_ARREADY),
        .m_axi_arregion(xbar_to_m00_couplers_ARREGION),
        .m_axi_arsize(xbar_to_m00_couplers_ARSIZE),
        .m_axi_arvalid(xbar_to_m00_couplers_ARVALID),
        .m_axi_awaddr(xbar_to_m00_couplers_AWADDR),
        .m_axi_awburst(xbar_to_m00_couplers_AWBURST),
        .m_axi_awcache(xbar_to_m00_couplers_AWCACHE),
        .m_axi_awid(xbar_to_m00_couplers_AWID),
        .m_axi_awlen(xbar_to_m00_couplers_AWLEN),
        .m_axi_awlock(xbar_to_m00_couplers_AWLOCK),
        .m_axi_awprot(xbar_to_m00_couplers_AWPROT),
        .m_axi_awqos(xbar_to_m00_couplers_AWQOS),
        .m_axi_awready(xbar_to_m00_couplers_AWREADY),
        .m_axi_awregion(xbar_to_m00_couplers_AWREGION),
        .m_axi_awsize(xbar_to_m00_couplers_AWSIZE),
        .m_axi_awvalid(xbar_to_m00_couplers_AWVALID),
        .m_axi_bid(xbar_to_m00_couplers_BID),
        .m_axi_bready(xbar_to_m00_couplers_BREADY),
        .m_axi_bresp(xbar_to_m00_couplers_BRESP),
        .m_axi_bvalid(xbar_to_m00_couplers_BVALID),
        .m_axi_rdata(xbar_to_m00_couplers_RDATA),
        .m_axi_rid(xbar_to_m00_couplers_RID),
        .m_axi_rlast(xbar_to_m00_couplers_RLAST),
        .m_axi_rready(xbar_to_m00_couplers_RREADY),
        .m_axi_rresp(xbar_to_m00_couplers_RRESP),
        .m_axi_rvalid(xbar_to_m00_couplers_RVALID),
        .m_axi_wdata(xbar_to_m00_couplers_WDATA),
        .m_axi_wlast(xbar_to_m00_couplers_WLAST),
        .m_axi_wready(xbar_to_m00_couplers_WREADY),
        .m_axi_wstrb(xbar_to_m00_couplers_WSTRB),
        .m_axi_wvalid(xbar_to_m00_couplers_WVALID),
        .s_axi_araddr({s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR}),
        .s_axi_arburst({s02_couplers_to_xbar_ARBURST,s02_couplers_to_xbar_ARBURST,s01_couplers_to_xbar_ARBURST,s00_couplers_to_xbar_ARBURST}),
        .s_axi_arcache({s02_couplers_to_xbar_ARCACHE,s02_couplers_to_xbar_ARCACHE,s02_couplers_to_xbar_ARCACHE,s02_couplers_to_xbar_ARCACHE,s01_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE}),
        .s_axi_arid({s02_couplers_to_xbar_ARID,s02_couplers_to_xbar_ARID,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s01_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN}),
        .s_axi_arlock({s02_couplers_to_xbar_ARLOCK,s01_couplers_to_xbar_ARLOCK,1'b0}),
        .s_axi_arprot({s02_couplers_to_xbar_ARPROT,s02_couplers_to_xbar_ARPROT,s02_couplers_to_xbar_ARPROT,s01_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT}),
        .s_axi_arqos({s02_couplers_to_xbar_ARQOS,s02_couplers_to_xbar_ARQOS,s02_couplers_to_xbar_ARQOS,s02_couplers_to_xbar_ARQOS,s01_couplers_to_xbar_ARQOS,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready({s02_couplers_to_xbar_ARREADY,s01_couplers_to_xbar_ARREADY,s00_couplers_to_xbar_ARREADY}),
        .s_axi_arsize({s02_couplers_to_xbar_ARSIZE,s02_couplers_to_xbar_ARSIZE,s02_couplers_to_xbar_ARSIZE,s01_couplers_to_xbar_ARSIZE,s00_couplers_to_xbar_ARSIZE}),
        .s_axi_arvalid({s02_couplers_to_xbar_ARVALID,s01_couplers_to_xbar_ARVALID,s00_couplers_to_xbar_ARVALID}),
        .s_axi_awaddr({s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s02_couplers_to_xbar_AWADDR,s01_couplers_to_xbar_AWADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({s02_couplers_to_xbar_AWBURST,s02_couplers_to_xbar_AWBURST,s01_couplers_to_xbar_AWBURST,1'b0,1'b0}),
        .s_axi_awcache({s02_couplers_to_xbar_AWCACHE,s02_couplers_to_xbar_AWCACHE,s02_couplers_to_xbar_AWCACHE,s02_couplers_to_xbar_AWCACHE,s01_couplers_to_xbar_AWCACHE,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({s02_couplers_to_xbar_AWID,s02_couplers_to_xbar_AWID,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s01_couplers_to_xbar_AWLEN,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({s02_couplers_to_xbar_AWLOCK,s01_couplers_to_xbar_AWLOCK,1'b0}),
        .s_axi_awprot({s02_couplers_to_xbar_AWPROT,s02_couplers_to_xbar_AWPROT,s02_couplers_to_xbar_AWPROT,s01_couplers_to_xbar_AWPROT,1'b0,1'b0,1'b0}),
        .s_axi_awqos({s02_couplers_to_xbar_AWQOS,s02_couplers_to_xbar_AWQOS,s02_couplers_to_xbar_AWQOS,s02_couplers_to_xbar_AWQOS,s01_couplers_to_xbar_AWQOS,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready({s02_couplers_to_xbar_AWREADY,s01_couplers_to_xbar_AWREADY,NLW_xbar_s_axi_awready_UNCONNECTED[0]}),
        .s_axi_awsize({s02_couplers_to_xbar_AWSIZE,s02_couplers_to_xbar_AWSIZE,s02_couplers_to_xbar_AWSIZE,s01_couplers_to_xbar_AWSIZE,1'b0,1'b0,1'b0}),
        .s_axi_awvalid({s02_couplers_to_xbar_AWVALID,s01_couplers_to_xbar_AWVALID,1'b0}),
        .s_axi_bid({s02_couplers_to_xbar_BID,NLW_xbar_s_axi_bid_UNCONNECTED[3:0]}),
        .s_axi_bready({s02_couplers_to_xbar_BREADY,s01_couplers_to_xbar_BREADY,1'b0}),
        .s_axi_bresp({s02_couplers_to_xbar_BRESP,s01_couplers_to_xbar_BRESP,NLW_xbar_s_axi_bresp_UNCONNECTED[1:0]}),
        .s_axi_bvalid({s02_couplers_to_xbar_BVALID,s01_couplers_to_xbar_BVALID,NLW_xbar_s_axi_bvalid_UNCONNECTED[0]}),
        .s_axi_rdata({s02_couplers_to_xbar_RDATA,s01_couplers_to_xbar_RDATA,s00_couplers_to_xbar_RDATA}),
        .s_axi_rid({s02_couplers_to_xbar_RID,NLW_xbar_s_axi_rid_UNCONNECTED[3:0]}),
        .s_axi_rlast({s02_couplers_to_xbar_RLAST,s01_couplers_to_xbar_RLAST,s00_couplers_to_xbar_RLAST}),
        .s_axi_rready({s02_couplers_to_xbar_RREADY,s01_couplers_to_xbar_RREADY,s00_couplers_to_xbar_RREADY}),
        .s_axi_rresp({s02_couplers_to_xbar_RRESP,s01_couplers_to_xbar_RRESP,s00_couplers_to_xbar_RRESP}),
        .s_axi_rvalid({s02_couplers_to_xbar_RVALID,s01_couplers_to_xbar_RVALID,s00_couplers_to_xbar_RVALID}),
        .s_axi_wdata({s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast({s02_couplers_to_xbar_WLAST,s01_couplers_to_xbar_WLAST,1'b1}),
        .s_axi_wready({s02_couplers_to_xbar_WREADY,s01_couplers_to_xbar_WREADY,NLW_xbar_s_axi_wready_UNCONNECTED[0]}),
        .s_axi_wstrb({s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s01_couplers_to_xbar_WSTRB,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid({s02_couplers_to_xbar_WVALID,s01_couplers_to_xbar_WVALID,1'b0}));
endmodule

module system_axi_mem_intercon_1
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wid,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arprot,
    S01_AXI_arready,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S02_ACLK,
    S02_ARESETN,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awlen,
    S02_AXI_awprot,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [1:0]M00_AXI_arid;
  output [3:0]M00_AXI_arlen;
  output [1:0]M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [1:0]M00_AXI_awid;
  output [3:0]M00_AXI_awlen;
  output [1:0]M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output M00_AXI_awvalid;
  input [5:0]M00_AXI_bid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [63:0]M00_AXI_rdata;
  input [5:0]M00_AXI_rid;
  input M00_AXI_rlast;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [63:0]M00_AXI_wdata;
  output [1:0]M00_AXI_wid;
  output M00_AXI_wlast;
  input M00_AXI_wready;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input S00_AXI_araddr;
  input S00_AXI_arburst;
  input S00_AXI_arcache;
  input S00_AXI_arid;
  input S00_AXI_arlen;
  input S00_AXI_arlock;
  input S00_AXI_arprot;
  input S00_AXI_arqos;
  output S00_AXI_arready;
  input S00_AXI_arsize;
  input S00_AXI_arvalid;
  input S00_AXI_awaddr;
  input S00_AXI_awburst;
  input S00_AXI_awcache;
  input S00_AXI_awid;
  input S00_AXI_awlen;
  input S00_AXI_awlock;
  input S00_AXI_awprot;
  input S00_AXI_awqos;
  output S00_AXI_awready;
  input S00_AXI_awsize;
  input S00_AXI_awvalid;
  output S00_AXI_bid;
  input S00_AXI_bready;
  output S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_rdata;
  output S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output S00_AXI_rresp;
  output S00_AXI_rvalid;
  input S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input S00_AXI_wstrb;
  input S00_AXI_wvalid;
  input S01_ACLK;
  input [0:0]S01_ARESETN;
  input [31:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [2:0]S01_AXI_arprot;
  output S01_AXI_arready;
  input [2:0]S01_AXI_arsize;
  input S01_AXI_arvalid;
  output [31:0]S01_AXI_rdata;
  output S01_AXI_rlast;
  input S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output S01_AXI_rvalid;
  input S02_ACLK;
  input [0:0]S02_ARESETN;
  input [31:0]S02_AXI_awaddr;
  input [1:0]S02_AXI_awburst;
  input [3:0]S02_AXI_awcache;
  input [7:0]S02_AXI_awlen;
  input [2:0]S02_AXI_awprot;
  output S02_AXI_awready;
  input [2:0]S02_AXI_awsize;
  input S02_AXI_awvalid;
  input S02_AXI_bready;
  output [1:0]S02_AXI_bresp;
  output S02_AXI_bvalid;
  input [31:0]S02_AXI_wdata;
  input S02_AXI_wlast;
  output S02_AXI_wready;
  input [3:0]S02_AXI_wstrb;
  input S02_AXI_wvalid;

  wire M00_ACLK_1;
  wire [0:0]M00_ARESETN_1;
  wire S00_ACLK_1;
  wire [0:0]S00_ARESETN_1;
  wire S01_ACLK_1;
  wire [0:0]S01_ARESETN_1;
  wire S02_ACLK_1;
  wire [0:0]S02_ARESETN_1;
  wire axi_mem_intercon_ACLK_net;
  wire [0:0]axi_mem_intercon_ARESETN_net;
  wire axi_mem_intercon_to_s00_couplers_ARADDR;
  wire axi_mem_intercon_to_s00_couplers_ARBURST;
  wire axi_mem_intercon_to_s00_couplers_ARCACHE;
  wire axi_mem_intercon_to_s00_couplers_ARID;
  wire axi_mem_intercon_to_s00_couplers_ARLEN;
  wire axi_mem_intercon_to_s00_couplers_ARLOCK;
  wire axi_mem_intercon_to_s00_couplers_ARPROT;
  wire axi_mem_intercon_to_s00_couplers_ARQOS;
  wire axi_mem_intercon_to_s00_couplers_ARREADY;
  wire axi_mem_intercon_to_s00_couplers_ARSIZE;
  wire axi_mem_intercon_to_s00_couplers_ARVALID;
  wire axi_mem_intercon_to_s00_couplers_AWADDR;
  wire axi_mem_intercon_to_s00_couplers_AWBURST;
  wire axi_mem_intercon_to_s00_couplers_AWCACHE;
  wire axi_mem_intercon_to_s00_couplers_AWID;
  wire axi_mem_intercon_to_s00_couplers_AWLEN;
  wire axi_mem_intercon_to_s00_couplers_AWLOCK;
  wire axi_mem_intercon_to_s00_couplers_AWPROT;
  wire axi_mem_intercon_to_s00_couplers_AWQOS;
  wire axi_mem_intercon_to_s00_couplers_AWREADY;
  wire axi_mem_intercon_to_s00_couplers_AWSIZE;
  wire axi_mem_intercon_to_s00_couplers_AWVALID;
  wire axi_mem_intercon_to_s00_couplers_BID;
  wire axi_mem_intercon_to_s00_couplers_BREADY;
  wire axi_mem_intercon_to_s00_couplers_BRESP;
  wire axi_mem_intercon_to_s00_couplers_BVALID;
  wire axi_mem_intercon_to_s00_couplers_RDATA;
  wire axi_mem_intercon_to_s00_couplers_RID;
  wire axi_mem_intercon_to_s00_couplers_RLAST;
  wire axi_mem_intercon_to_s00_couplers_RREADY;
  wire axi_mem_intercon_to_s00_couplers_RRESP;
  wire axi_mem_intercon_to_s00_couplers_RVALID;
  wire axi_mem_intercon_to_s00_couplers_WDATA;
  wire axi_mem_intercon_to_s00_couplers_WLAST;
  wire axi_mem_intercon_to_s00_couplers_WREADY;
  wire axi_mem_intercon_to_s00_couplers_WSTRB;
  wire axi_mem_intercon_to_s00_couplers_WVALID;
  wire [31:0]axi_mem_intercon_to_s01_couplers_ARADDR;
  wire [1:0]axi_mem_intercon_to_s01_couplers_ARBURST;
  wire [3:0]axi_mem_intercon_to_s01_couplers_ARCACHE;
  wire [7:0]axi_mem_intercon_to_s01_couplers_ARLEN;
  wire [2:0]axi_mem_intercon_to_s01_couplers_ARPROT;
  wire axi_mem_intercon_to_s01_couplers_ARREADY;
  wire [2:0]axi_mem_intercon_to_s01_couplers_ARSIZE;
  wire axi_mem_intercon_to_s01_couplers_ARVALID;
  wire [31:0]axi_mem_intercon_to_s01_couplers_RDATA;
  wire axi_mem_intercon_to_s01_couplers_RLAST;
  wire axi_mem_intercon_to_s01_couplers_RREADY;
  wire [1:0]axi_mem_intercon_to_s01_couplers_RRESP;
  wire axi_mem_intercon_to_s01_couplers_RVALID;
  wire [31:0]axi_mem_intercon_to_s02_couplers_AWADDR;
  wire [1:0]axi_mem_intercon_to_s02_couplers_AWBURST;
  wire [3:0]axi_mem_intercon_to_s02_couplers_AWCACHE;
  wire [7:0]axi_mem_intercon_to_s02_couplers_AWLEN;
  wire [2:0]axi_mem_intercon_to_s02_couplers_AWPROT;
  wire axi_mem_intercon_to_s02_couplers_AWREADY;
  wire [2:0]axi_mem_intercon_to_s02_couplers_AWSIZE;
  wire axi_mem_intercon_to_s02_couplers_AWVALID;
  wire axi_mem_intercon_to_s02_couplers_BREADY;
  wire [1:0]axi_mem_intercon_to_s02_couplers_BRESP;
  wire axi_mem_intercon_to_s02_couplers_BVALID;
  wire [31:0]axi_mem_intercon_to_s02_couplers_WDATA;
  wire axi_mem_intercon_to_s02_couplers_WLAST;
  wire axi_mem_intercon_to_s02_couplers_WREADY;
  wire [3:0]axi_mem_intercon_to_s02_couplers_WSTRB;
  wire axi_mem_intercon_to_s02_couplers_WVALID;
  wire [31:0]m00_couplers_to_axi_mem_intercon_ARADDR;
  wire [1:0]m00_couplers_to_axi_mem_intercon_ARBURST;
  wire [3:0]m00_couplers_to_axi_mem_intercon_ARCACHE;
  wire [1:0]m00_couplers_to_axi_mem_intercon_ARID;
  wire [3:0]m00_couplers_to_axi_mem_intercon_ARLEN;
  wire [1:0]m00_couplers_to_axi_mem_intercon_ARLOCK;
  wire [2:0]m00_couplers_to_axi_mem_intercon_ARPROT;
  wire [3:0]m00_couplers_to_axi_mem_intercon_ARQOS;
  wire m00_couplers_to_axi_mem_intercon_ARREADY;
  wire [2:0]m00_couplers_to_axi_mem_intercon_ARSIZE;
  wire m00_couplers_to_axi_mem_intercon_ARVALID;
  wire [31:0]m00_couplers_to_axi_mem_intercon_AWADDR;
  wire [1:0]m00_couplers_to_axi_mem_intercon_AWBURST;
  wire [3:0]m00_couplers_to_axi_mem_intercon_AWCACHE;
  wire [1:0]m00_couplers_to_axi_mem_intercon_AWID;
  wire [3:0]m00_couplers_to_axi_mem_intercon_AWLEN;
  wire [1:0]m00_couplers_to_axi_mem_intercon_AWLOCK;
  wire [2:0]m00_couplers_to_axi_mem_intercon_AWPROT;
  wire [3:0]m00_couplers_to_axi_mem_intercon_AWQOS;
  wire m00_couplers_to_axi_mem_intercon_AWREADY;
  wire [2:0]m00_couplers_to_axi_mem_intercon_AWSIZE;
  wire m00_couplers_to_axi_mem_intercon_AWVALID;
  wire [5:0]m00_couplers_to_axi_mem_intercon_BID;
  wire m00_couplers_to_axi_mem_intercon_BREADY;
  wire [1:0]m00_couplers_to_axi_mem_intercon_BRESP;
  wire m00_couplers_to_axi_mem_intercon_BVALID;
  wire [63:0]m00_couplers_to_axi_mem_intercon_RDATA;
  wire [5:0]m00_couplers_to_axi_mem_intercon_RID;
  wire m00_couplers_to_axi_mem_intercon_RLAST;
  wire m00_couplers_to_axi_mem_intercon_RREADY;
  wire [1:0]m00_couplers_to_axi_mem_intercon_RRESP;
  wire m00_couplers_to_axi_mem_intercon_RVALID;
  wire [63:0]m00_couplers_to_axi_mem_intercon_WDATA;
  wire [1:0]m00_couplers_to_axi_mem_intercon_WID;
  wire m00_couplers_to_axi_mem_intercon_WLAST;
  wire m00_couplers_to_axi_mem_intercon_WREADY;
  wire [7:0]m00_couplers_to_axi_mem_intercon_WSTRB;
  wire m00_couplers_to_axi_mem_intercon_WVALID;
  wire s00_couplers_to_xbar_ARADDR;
  wire s00_couplers_to_xbar_ARBURST;
  wire s00_couplers_to_xbar_ARCACHE;
  wire s00_couplers_to_xbar_ARID;
  wire s00_couplers_to_xbar_ARLEN;
  wire s00_couplers_to_xbar_ARLOCK;
  wire s00_couplers_to_xbar_ARPROT;
  wire s00_couplers_to_xbar_ARQOS;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARSIZE;
  wire s00_couplers_to_xbar_ARVALID;
  wire s00_couplers_to_xbar_AWADDR;
  wire s00_couplers_to_xbar_AWBURST;
  wire s00_couplers_to_xbar_AWCACHE;
  wire s00_couplers_to_xbar_AWID;
  wire s00_couplers_to_xbar_AWLEN;
  wire s00_couplers_to_xbar_AWLOCK;
  wire s00_couplers_to_xbar_AWPROT;
  wire s00_couplers_to_xbar_AWQOS;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWSIZE;
  wire s00_couplers_to_xbar_AWVALID;
  wire [1:0]s00_couplers_to_xbar_BID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [63:0]s00_couplers_to_xbar_RDATA;
  wire [1:0]s00_couplers_to_xbar_RID;
  wire [0:0]s00_couplers_to_xbar_RLAST;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WLAST;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]s01_couplers_to_xbar_ARADDR;
  wire [1:0]s01_couplers_to_xbar_ARBURST;
  wire [3:0]s01_couplers_to_xbar_ARCACHE;
  wire [7:0]s01_couplers_to_xbar_ARLEN;
  wire [0:0]s01_couplers_to_xbar_ARLOCK;
  wire [2:0]s01_couplers_to_xbar_ARPROT;
  wire [3:0]s01_couplers_to_xbar_ARQOS;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire [2:0]s01_couplers_to_xbar_ARSIZE;
  wire s01_couplers_to_xbar_ARVALID;
  wire [127:64]s01_couplers_to_xbar_RDATA;
  wire [1:1]s01_couplers_to_xbar_RLAST;
  wire s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire [31:0]s02_couplers_to_xbar_AWADDR;
  wire [1:0]s02_couplers_to_xbar_AWBURST;
  wire [3:0]s02_couplers_to_xbar_AWCACHE;
  wire [7:0]s02_couplers_to_xbar_AWLEN;
  wire [0:0]s02_couplers_to_xbar_AWLOCK;
  wire [2:0]s02_couplers_to_xbar_AWPROT;
  wire [3:0]s02_couplers_to_xbar_AWQOS;
  wire [2:2]s02_couplers_to_xbar_AWREADY;
  wire [2:0]s02_couplers_to_xbar_AWSIZE;
  wire s02_couplers_to_xbar_AWVALID;
  wire s02_couplers_to_xbar_BREADY;
  wire [5:4]s02_couplers_to_xbar_BRESP;
  wire [2:2]s02_couplers_to_xbar_BVALID;
  wire [63:0]s02_couplers_to_xbar_WDATA;
  wire s02_couplers_to_xbar_WLAST;
  wire [2:2]s02_couplers_to_xbar_WREADY;
  wire [7:0]s02_couplers_to_xbar_WSTRB;
  wire s02_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire [1:0]xbar_to_m00_couplers_ARBURST;
  wire [3:0]xbar_to_m00_couplers_ARCACHE;
  wire [1:0]xbar_to_m00_couplers_ARID;
  wire [7:0]xbar_to_m00_couplers_ARLEN;
  wire [0:0]xbar_to_m00_couplers_ARLOCK;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [2:0]xbar_to_m00_couplers_ARSIZE;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire [1:0]xbar_to_m00_couplers_AWBURST;
  wire [3:0]xbar_to_m00_couplers_AWCACHE;
  wire [1:0]xbar_to_m00_couplers_AWID;
  wire [7:0]xbar_to_m00_couplers_AWLEN;
  wire [0:0]xbar_to_m00_couplers_AWLOCK;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [2:0]xbar_to_m00_couplers_AWSIZE;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [1:0]xbar_to_m00_couplers_BID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [63:0]xbar_to_m00_couplers_RDATA;
  wire [1:0]xbar_to_m00_couplers_RID;
  wire xbar_to_m00_couplers_RLAST;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [63:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WLAST;
  wire xbar_to_m00_couplers_WREADY;
  wire [7:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [2:0]NLW_xbar_s_axi_awready_UNCONNECTED;
  wire [5:0]NLW_xbar_s_axi_bresp_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_bvalid_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_wready_UNCONNECTED;

  assign M00_ACLK_1 = M00_ACLK;
  assign M00_ARESETN_1 = M00_ARESETN[0];
  assign M00_AXI_araddr[31:0] = m00_couplers_to_axi_mem_intercon_ARADDR;
  assign M00_AXI_arburst[1:0] = m00_couplers_to_axi_mem_intercon_ARBURST;
  assign M00_AXI_arcache[3:0] = m00_couplers_to_axi_mem_intercon_ARCACHE;
  assign M00_AXI_arid[1:0] = m00_couplers_to_axi_mem_intercon_ARID;
  assign M00_AXI_arlen[3:0] = m00_couplers_to_axi_mem_intercon_ARLEN;
  assign M00_AXI_arlock[1:0] = m00_couplers_to_axi_mem_intercon_ARLOCK;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_axi_mem_intercon_ARPROT;
  assign M00_AXI_arqos[3:0] = m00_couplers_to_axi_mem_intercon_ARQOS;
  assign M00_AXI_arsize[2:0] = m00_couplers_to_axi_mem_intercon_ARSIZE;
  assign M00_AXI_arvalid = m00_couplers_to_axi_mem_intercon_ARVALID;
  assign M00_AXI_awaddr[31:0] = m00_couplers_to_axi_mem_intercon_AWADDR;
  assign M00_AXI_awburst[1:0] = m00_couplers_to_axi_mem_intercon_AWBURST;
  assign M00_AXI_awcache[3:0] = m00_couplers_to_axi_mem_intercon_AWCACHE;
  assign M00_AXI_awid[1:0] = m00_couplers_to_axi_mem_intercon_AWID;
  assign M00_AXI_awlen[3:0] = m00_couplers_to_axi_mem_intercon_AWLEN;
  assign M00_AXI_awlock[1:0] = m00_couplers_to_axi_mem_intercon_AWLOCK;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_axi_mem_intercon_AWPROT;
  assign M00_AXI_awqos[3:0] = m00_couplers_to_axi_mem_intercon_AWQOS;
  assign M00_AXI_awsize[2:0] = m00_couplers_to_axi_mem_intercon_AWSIZE;
  assign M00_AXI_awvalid = m00_couplers_to_axi_mem_intercon_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_axi_mem_intercon_BREADY;
  assign M00_AXI_rready = m00_couplers_to_axi_mem_intercon_RREADY;
  assign M00_AXI_wdata[63:0] = m00_couplers_to_axi_mem_intercon_WDATA;
  assign M00_AXI_wid[1:0] = m00_couplers_to_axi_mem_intercon_WID;
  assign M00_AXI_wlast = m00_couplers_to_axi_mem_intercon_WLAST;
  assign M00_AXI_wstrb[7:0] = m00_couplers_to_axi_mem_intercon_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_axi_mem_intercon_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN[0];
  assign S00_AXI_arready = axi_mem_intercon_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_mem_intercon_to_s00_couplers_AWREADY;
  assign S00_AXI_bid = axi_mem_intercon_to_s00_couplers_BID;
  assign S00_AXI_bresp = axi_mem_intercon_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_mem_intercon_to_s00_couplers_BVALID;
  assign S00_AXI_rdata = axi_mem_intercon_to_s00_couplers_RDATA;
  assign S00_AXI_rid = axi_mem_intercon_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_mem_intercon_to_s00_couplers_RLAST;
  assign S00_AXI_rresp = axi_mem_intercon_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_mem_intercon_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_mem_intercon_to_s00_couplers_WREADY;
  assign S01_ACLK_1 = S01_ACLK;
  assign S01_ARESETN_1 = S01_ARESETN[0];
  assign S01_AXI_arready = axi_mem_intercon_to_s01_couplers_ARREADY;
  assign S01_AXI_rdata[31:0] = axi_mem_intercon_to_s01_couplers_RDATA;
  assign S01_AXI_rlast = axi_mem_intercon_to_s01_couplers_RLAST;
  assign S01_AXI_rresp[1:0] = axi_mem_intercon_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid = axi_mem_intercon_to_s01_couplers_RVALID;
  assign S02_ACLK_1 = S02_ACLK;
  assign S02_ARESETN_1 = S02_ARESETN[0];
  assign S02_AXI_awready = axi_mem_intercon_to_s02_couplers_AWREADY;
  assign S02_AXI_bresp[1:0] = axi_mem_intercon_to_s02_couplers_BRESP;
  assign S02_AXI_bvalid = axi_mem_intercon_to_s02_couplers_BVALID;
  assign S02_AXI_wready = axi_mem_intercon_to_s02_couplers_WREADY;
  assign axi_mem_intercon_ACLK_net = ACLK;
  assign axi_mem_intercon_ARESETN_net = ARESETN[0];
  assign axi_mem_intercon_to_s00_couplers_ARADDR = S00_AXI_araddr;
  assign axi_mem_intercon_to_s00_couplers_ARBURST = S00_AXI_arburst;
  assign axi_mem_intercon_to_s00_couplers_ARCACHE = S00_AXI_arcache;
  assign axi_mem_intercon_to_s00_couplers_ARID = S00_AXI_arid;
  assign axi_mem_intercon_to_s00_couplers_ARLEN = S00_AXI_arlen;
  assign axi_mem_intercon_to_s00_couplers_ARLOCK = S00_AXI_arlock;
  assign axi_mem_intercon_to_s00_couplers_ARPROT = S00_AXI_arprot;
  assign axi_mem_intercon_to_s00_couplers_ARQOS = S00_AXI_arqos;
  assign axi_mem_intercon_to_s00_couplers_ARSIZE = S00_AXI_arsize;
  assign axi_mem_intercon_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_mem_intercon_to_s00_couplers_AWADDR = S00_AXI_awaddr;
  assign axi_mem_intercon_to_s00_couplers_AWBURST = S00_AXI_awburst;
  assign axi_mem_intercon_to_s00_couplers_AWCACHE = S00_AXI_awcache;
  assign axi_mem_intercon_to_s00_couplers_AWID = S00_AXI_awid;
  assign axi_mem_intercon_to_s00_couplers_AWLEN = S00_AXI_awlen;
  assign axi_mem_intercon_to_s00_couplers_AWLOCK = S00_AXI_awlock;
  assign axi_mem_intercon_to_s00_couplers_AWPROT = S00_AXI_awprot;
  assign axi_mem_intercon_to_s00_couplers_AWQOS = S00_AXI_awqos;
  assign axi_mem_intercon_to_s00_couplers_AWSIZE = S00_AXI_awsize;
  assign axi_mem_intercon_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_mem_intercon_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_mem_intercon_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_mem_intercon_to_s00_couplers_WDATA = S00_AXI_wdata;
  assign axi_mem_intercon_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_mem_intercon_to_s00_couplers_WSTRB = S00_AXI_wstrb;
  assign axi_mem_intercon_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign axi_mem_intercon_to_s01_couplers_ARADDR = S01_AXI_araddr[31:0];
  assign axi_mem_intercon_to_s01_couplers_ARBURST = S01_AXI_arburst[1:0];
  assign axi_mem_intercon_to_s01_couplers_ARCACHE = S01_AXI_arcache[3:0];
  assign axi_mem_intercon_to_s01_couplers_ARLEN = S01_AXI_arlen[7:0];
  assign axi_mem_intercon_to_s01_couplers_ARPROT = S01_AXI_arprot[2:0];
  assign axi_mem_intercon_to_s01_couplers_ARSIZE = S01_AXI_arsize[2:0];
  assign axi_mem_intercon_to_s01_couplers_ARVALID = S01_AXI_arvalid;
  assign axi_mem_intercon_to_s01_couplers_RREADY = S01_AXI_rready;
  assign axi_mem_intercon_to_s02_couplers_AWADDR = S02_AXI_awaddr[31:0];
  assign axi_mem_intercon_to_s02_couplers_AWBURST = S02_AXI_awburst[1:0];
  assign axi_mem_intercon_to_s02_couplers_AWCACHE = S02_AXI_awcache[3:0];
  assign axi_mem_intercon_to_s02_couplers_AWLEN = S02_AXI_awlen[7:0];
  assign axi_mem_intercon_to_s02_couplers_AWPROT = S02_AXI_awprot[2:0];
  assign axi_mem_intercon_to_s02_couplers_AWSIZE = S02_AXI_awsize[2:0];
  assign axi_mem_intercon_to_s02_couplers_AWVALID = S02_AXI_awvalid;
  assign axi_mem_intercon_to_s02_couplers_BREADY = S02_AXI_bready;
  assign axi_mem_intercon_to_s02_couplers_WDATA = S02_AXI_wdata[31:0];
  assign axi_mem_intercon_to_s02_couplers_WLAST = S02_AXI_wlast;
  assign axi_mem_intercon_to_s02_couplers_WSTRB = S02_AXI_wstrb[3:0];
  assign axi_mem_intercon_to_s02_couplers_WVALID = S02_AXI_wvalid;
  assign m00_couplers_to_axi_mem_intercon_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_axi_mem_intercon_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_axi_mem_intercon_BID = M00_AXI_bid[5:0];
  assign m00_couplers_to_axi_mem_intercon_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_mem_intercon_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_axi_mem_intercon_RDATA = M00_AXI_rdata[63:0];
  assign m00_couplers_to_axi_mem_intercon_RID = M00_AXI_rid[5:0];
  assign m00_couplers_to_axi_mem_intercon_RLAST = M00_AXI_rlast;
  assign m00_couplers_to_axi_mem_intercon_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_mem_intercon_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_axi_mem_intercon_WREADY = M00_AXI_wready;
  m00_couplers_imp_RRNPGK m00_couplers
       (.M_ACLK(M00_ACLK_1),
        .M_ARESETN(M00_ARESETN_1),
        .M_AXI_araddr(m00_couplers_to_axi_mem_intercon_ARADDR),
        .M_AXI_arburst(m00_couplers_to_axi_mem_intercon_ARBURST),
        .M_AXI_arcache(m00_couplers_to_axi_mem_intercon_ARCACHE),
        .M_AXI_arid(m00_couplers_to_axi_mem_intercon_ARID),
        .M_AXI_arlen(m00_couplers_to_axi_mem_intercon_ARLEN),
        .M_AXI_arlock(m00_couplers_to_axi_mem_intercon_ARLOCK),
        .M_AXI_arprot(m00_couplers_to_axi_mem_intercon_ARPROT),
        .M_AXI_arqos(m00_couplers_to_axi_mem_intercon_ARQOS),
        .M_AXI_arready(m00_couplers_to_axi_mem_intercon_ARREADY),
        .M_AXI_arsize(m00_couplers_to_axi_mem_intercon_ARSIZE),
        .M_AXI_arvalid(m00_couplers_to_axi_mem_intercon_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_mem_intercon_AWADDR),
        .M_AXI_awburst(m00_couplers_to_axi_mem_intercon_AWBURST),
        .M_AXI_awcache(m00_couplers_to_axi_mem_intercon_AWCACHE),
        .M_AXI_awid(m00_couplers_to_axi_mem_intercon_AWID),
        .M_AXI_awlen(m00_couplers_to_axi_mem_intercon_AWLEN),
        .M_AXI_awlock(m00_couplers_to_axi_mem_intercon_AWLOCK),
        .M_AXI_awprot(m00_couplers_to_axi_mem_intercon_AWPROT),
        .M_AXI_awqos(m00_couplers_to_axi_mem_intercon_AWQOS),
        .M_AXI_awready(m00_couplers_to_axi_mem_intercon_AWREADY),
        .M_AXI_awsize(m00_couplers_to_axi_mem_intercon_AWSIZE),
        .M_AXI_awvalid(m00_couplers_to_axi_mem_intercon_AWVALID),
        .M_AXI_bid(m00_couplers_to_axi_mem_intercon_BID),
        .M_AXI_bready(m00_couplers_to_axi_mem_intercon_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_mem_intercon_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_mem_intercon_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_mem_intercon_RDATA),
        .M_AXI_rid(m00_couplers_to_axi_mem_intercon_RID),
        .M_AXI_rlast(m00_couplers_to_axi_mem_intercon_RLAST),
        .M_AXI_rready(m00_couplers_to_axi_mem_intercon_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_mem_intercon_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_mem_intercon_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_mem_intercon_WDATA),
        .M_AXI_wid(m00_couplers_to_axi_mem_intercon_WID),
        .M_AXI_wlast(m00_couplers_to_axi_mem_intercon_WLAST),
        .M_AXI_wready(m00_couplers_to_axi_mem_intercon_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_mem_intercon_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_mem_intercon_WVALID),
        .S_ACLK(axi_mem_intercon_ACLK_net),
        .S_ARESETN(axi_mem_intercon_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m00_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m00_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m00_couplers_ARID),
        .S_AXI_arlen(xbar_to_m00_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m00_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m00_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m00_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m00_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m00_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m00_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m00_couplers_AWID),
        .S_AXI_awlen(xbar_to_m00_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m00_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m00_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m00_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m00_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m00_couplers_BID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rid(xbar_to_m00_couplers_RID),
        .S_AXI_rlast(xbar_to_m00_couplers_RLAST),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m00_couplers_WLAST),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  s00_couplers_imp_N73705 s00_couplers
       (.M_ACLK(axi_mem_intercon_ACLK_net),
        .M_ARESETN(axi_mem_intercon_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s00_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s00_couplers_to_xbar_ARCACHE),
        .M_AXI_arid(s00_couplers_to_xbar_ARID),
        .M_AXI_arlen(s00_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s00_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s00_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s00_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s00_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s00_couplers_to_xbar_AWCACHE),
        .M_AXI_awid(s00_couplers_to_xbar_AWID),
        .M_AXI_awlen(s00_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s00_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s00_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s00_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bid(s00_couplers_to_xbar_BID[0]),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP[0]),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA[0]),
        .M_AXI_rid(s00_couplers_to_xbar_RID[0]),
        .M_AXI_rlast(s00_couplers_to_xbar_RLAST),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP[0]),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s00_couplers_to_xbar_WLAST),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(axi_mem_intercon_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_mem_intercon_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_mem_intercon_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_mem_intercon_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_mem_intercon_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_mem_intercon_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_mem_intercon_to_s00_couplers_ARPROT),
        .S_AXI_arqos(axi_mem_intercon_to_s00_couplers_ARQOS),
        .S_AXI_arready(axi_mem_intercon_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_mem_intercon_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_mem_intercon_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_mem_intercon_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_mem_intercon_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_mem_intercon_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_mem_intercon_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_mem_intercon_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_mem_intercon_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_mem_intercon_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_mem_intercon_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_mem_intercon_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_mem_intercon_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_mem_intercon_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_mem_intercon_to_s00_couplers_BID),
        .S_AXI_bready(axi_mem_intercon_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_mem_intercon_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_mem_intercon_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_mem_intercon_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_mem_intercon_to_s00_couplers_RID),
        .S_AXI_rlast(axi_mem_intercon_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_mem_intercon_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_mem_intercon_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_mem_intercon_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_mem_intercon_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_mem_intercon_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_mem_intercon_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_mem_intercon_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_mem_intercon_to_s00_couplers_WVALID));
  s01_couplers_imp_1YGMKDG s01_couplers
       (.M_ACLK(axi_mem_intercon_ACLK_net),
        .M_ARESETN(axi_mem_intercon_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s01_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s01_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s01_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s01_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s01_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s01_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s01_couplers_to_xbar_RLAST),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .S_ACLK(S01_ACLK_1),
        .S_ARESETN(S01_ARESETN_1),
        .S_AXI_araddr(axi_mem_intercon_to_s01_couplers_ARADDR),
        .S_AXI_arburst(axi_mem_intercon_to_s01_couplers_ARBURST),
        .S_AXI_arcache(axi_mem_intercon_to_s01_couplers_ARCACHE),
        .S_AXI_arlen(axi_mem_intercon_to_s01_couplers_ARLEN),
        .S_AXI_arprot(axi_mem_intercon_to_s01_couplers_ARPROT),
        .S_AXI_arready(axi_mem_intercon_to_s01_couplers_ARREADY),
        .S_AXI_arsize(axi_mem_intercon_to_s01_couplers_ARSIZE),
        .S_AXI_arvalid(axi_mem_intercon_to_s01_couplers_ARVALID),
        .S_AXI_rdata(axi_mem_intercon_to_s01_couplers_RDATA),
        .S_AXI_rlast(axi_mem_intercon_to_s01_couplers_RLAST),
        .S_AXI_rready(axi_mem_intercon_to_s01_couplers_RREADY),
        .S_AXI_rresp(axi_mem_intercon_to_s01_couplers_RRESP),
        .S_AXI_rvalid(axi_mem_intercon_to_s01_couplers_RVALID));
  s02_couplers_imp_1MVVT5I s02_couplers
       (.M_ACLK(axi_mem_intercon_ACLK_net),
        .M_ARESETN(axi_mem_intercon_ARESETN_net),
        .M_AXI_awaddr(s02_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s02_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s02_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s02_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s02_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s02_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s02_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s02_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s02_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s02_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s02_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s02_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s02_couplers_to_xbar_BVALID),
        .M_AXI_wdata(s02_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s02_couplers_to_xbar_WLAST),
        .M_AXI_wready(s02_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s02_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s02_couplers_to_xbar_WVALID),
        .S_ACLK(S02_ACLK_1),
        .S_ARESETN(S02_ARESETN_1),
        .S_AXI_awaddr(axi_mem_intercon_to_s02_couplers_AWADDR),
        .S_AXI_awburst(axi_mem_intercon_to_s02_couplers_AWBURST),
        .S_AXI_awcache(axi_mem_intercon_to_s02_couplers_AWCACHE),
        .S_AXI_awlen(axi_mem_intercon_to_s02_couplers_AWLEN),
        .S_AXI_awprot(axi_mem_intercon_to_s02_couplers_AWPROT),
        .S_AXI_awready(axi_mem_intercon_to_s02_couplers_AWREADY),
        .S_AXI_awsize(axi_mem_intercon_to_s02_couplers_AWSIZE),
        .S_AXI_awvalid(axi_mem_intercon_to_s02_couplers_AWVALID),
        .S_AXI_bready(axi_mem_intercon_to_s02_couplers_BREADY),
        .S_AXI_bresp(axi_mem_intercon_to_s02_couplers_BRESP),
        .S_AXI_bvalid(axi_mem_intercon_to_s02_couplers_BVALID),
        .S_AXI_wdata(axi_mem_intercon_to_s02_couplers_WDATA),
        .S_AXI_wlast(axi_mem_intercon_to_s02_couplers_WLAST),
        .S_AXI_wready(axi_mem_intercon_to_s02_couplers_WREADY),
        .S_AXI_wstrb(axi_mem_intercon_to_s02_couplers_WSTRB),
        .S_AXI_wvalid(axi_mem_intercon_to_s02_couplers_WVALID));
  system_xbar_2 xbar
       (.aclk(axi_mem_intercon_ACLK_net),
        .aresetn(axi_mem_intercon_ARESETN_net),
        .m_axi_araddr(xbar_to_m00_couplers_ARADDR),
        .m_axi_arburst(xbar_to_m00_couplers_ARBURST),
        .m_axi_arcache(xbar_to_m00_couplers_ARCACHE),
        .m_axi_arid(xbar_to_m00_couplers_ARID),
        .m_axi_arlen(xbar_to_m00_couplers_ARLEN),
        .m_axi_arlock(xbar_to_m00_couplers_ARLOCK),
        .m_axi_arprot(xbar_to_m00_couplers_ARPROT),
        .m_axi_arqos(xbar_to_m00_couplers_ARQOS),
        .m_axi_arready(xbar_to_m00_couplers_ARREADY),
        .m_axi_arregion(xbar_to_m00_couplers_ARREGION),
        .m_axi_arsize(xbar_to_m00_couplers_ARSIZE),
        .m_axi_arvalid(xbar_to_m00_couplers_ARVALID),
        .m_axi_awaddr(xbar_to_m00_couplers_AWADDR),
        .m_axi_awburst(xbar_to_m00_couplers_AWBURST),
        .m_axi_awcache(xbar_to_m00_couplers_AWCACHE),
        .m_axi_awid(xbar_to_m00_couplers_AWID),
        .m_axi_awlen(xbar_to_m00_couplers_AWLEN),
        .m_axi_awlock(xbar_to_m00_couplers_AWLOCK),
        .m_axi_awprot(xbar_to_m00_couplers_AWPROT),
        .m_axi_awqos(xbar_to_m00_couplers_AWQOS),
        .m_axi_awready(xbar_to_m00_couplers_AWREADY),
        .m_axi_awregion(xbar_to_m00_couplers_AWREGION),
        .m_axi_awsize(xbar_to_m00_couplers_AWSIZE),
        .m_axi_awvalid(xbar_to_m00_couplers_AWVALID),
        .m_axi_bid(xbar_to_m00_couplers_BID),
        .m_axi_bready(xbar_to_m00_couplers_BREADY),
        .m_axi_bresp(xbar_to_m00_couplers_BRESP),
        .m_axi_bvalid(xbar_to_m00_couplers_BVALID),
        .m_axi_rdata(xbar_to_m00_couplers_RDATA),
        .m_axi_rid(xbar_to_m00_couplers_RID),
        .m_axi_rlast(xbar_to_m00_couplers_RLAST),
        .m_axi_rready(xbar_to_m00_couplers_RREADY),
        .m_axi_rresp(xbar_to_m00_couplers_RRESP),
        .m_axi_rvalid(xbar_to_m00_couplers_RVALID),
        .m_axi_wdata(xbar_to_m00_couplers_WDATA),
        .m_axi_wlast(xbar_to_m00_couplers_WLAST),
        .m_axi_wready(xbar_to_m00_couplers_WREADY),
        .m_axi_wstrb(xbar_to_m00_couplers_WSTRB),
        .m_axi_wvalid(xbar_to_m00_couplers_WVALID),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR}),
        .s_axi_arburst({1'b0,1'b0,s01_couplers_to_xbar_ARBURST,s00_couplers_to_xbar_ARBURST,s00_couplers_to_xbar_ARBURST}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_ARID,s00_couplers_to_xbar_ARID}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN}),
        .s_axi_arlock({1'b0,s01_couplers_to_xbar_ARLOCK,s00_couplers_to_xbar_ARLOCK}),
        .s_axi_arprot({1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARQOS,s00_couplers_to_xbar_ARQOS,s00_couplers_to_xbar_ARQOS,s00_couplers_to_xbar_ARQOS,s00_couplers_to_xbar_ARQOS}),
        .s_axi_arready({s01_couplers_to_xbar_ARREADY,s00_couplers_to_xbar_ARREADY}),
        .s_axi_arsize({1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARSIZE,s00_couplers_to_xbar_ARSIZE,s00_couplers_to_xbar_ARSIZE,s00_couplers_to_xbar_ARSIZE}),
        .s_axi_arvalid({1'b0,s01_couplers_to_xbar_ARVALID,s00_couplers_to_xbar_ARVALID}),
        .s_axi_awaddr({s02_couplers_to_xbar_AWADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR}),
        .s_axi_awburst({s02_couplers_to_xbar_AWBURST,1'b0,1'b0,s00_couplers_to_xbar_AWBURST,s00_couplers_to_xbar_AWBURST}),
        .s_axi_awcache({s02_couplers_to_xbar_AWCACHE,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWCACHE,s00_couplers_to_xbar_AWCACHE,s00_couplers_to_xbar_AWCACHE,s00_couplers_to_xbar_AWCACHE}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWID,s00_couplers_to_xbar_AWID}),
        .s_axi_awlen({s02_couplers_to_xbar_AWLEN,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN}),
        .s_axi_awlock({s02_couplers_to_xbar_AWLOCK,1'b0,s00_couplers_to_xbar_AWLOCK}),
        .s_axi_awprot({s02_couplers_to_xbar_AWPROT,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWPROT,s00_couplers_to_xbar_AWPROT,s00_couplers_to_xbar_AWPROT}),
        .s_axi_awqos({s02_couplers_to_xbar_AWQOS,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWQOS,s00_couplers_to_xbar_AWQOS,s00_couplers_to_xbar_AWQOS,s00_couplers_to_xbar_AWQOS}),
        .s_axi_awready({s02_couplers_to_xbar_AWREADY,NLW_xbar_s_axi_awready_UNCONNECTED[1],s00_couplers_to_xbar_AWREADY}),
        .s_axi_awsize({s02_couplers_to_xbar_AWSIZE,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWSIZE,s00_couplers_to_xbar_AWSIZE,s00_couplers_to_xbar_AWSIZE}),
        .s_axi_awvalid({s02_couplers_to_xbar_AWVALID,1'b0,s00_couplers_to_xbar_AWVALID}),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bready({s02_couplers_to_xbar_BREADY,1'b0,s00_couplers_to_xbar_BREADY}),
        .s_axi_bresp({s02_couplers_to_xbar_BRESP,NLW_xbar_s_axi_bresp_UNCONNECTED[3:2],s00_couplers_to_xbar_BRESP}),
        .s_axi_bvalid({s02_couplers_to_xbar_BVALID,NLW_xbar_s_axi_bvalid_UNCONNECTED[1],s00_couplers_to_xbar_BVALID}),
        .s_axi_rdata({s01_couplers_to_xbar_RDATA,s00_couplers_to_xbar_RDATA}),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast({s01_couplers_to_xbar_RLAST,s00_couplers_to_xbar_RLAST}),
        .s_axi_rready({1'b0,s01_couplers_to_xbar_RREADY,s00_couplers_to_xbar_RREADY}),
        .s_axi_rresp({s01_couplers_to_xbar_RRESP,s00_couplers_to_xbar_RRESP}),
        .s_axi_rvalid({s01_couplers_to_xbar_RVALID,s00_couplers_to_xbar_RVALID}),
        .s_axi_wdata({s02_couplers_to_xbar_WDATA,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA}),
        .s_axi_wlast({s02_couplers_to_xbar_WLAST,1'b0,s00_couplers_to_xbar_WLAST}),
        .s_axi_wready({s02_couplers_to_xbar_WREADY,NLW_xbar_s_axi_wready_UNCONNECTED[1],s00_couplers_to_xbar_WREADY}),
        .s_axi_wstrb({s02_couplers_to_xbar_WSTRB,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB}),
        .s_axi_wvalid({s02_couplers_to_xbar_WVALID,1'b0,s00_couplers_to_xbar_WVALID}));
endmodule

module video_out_imp_1HNPZ72
   (M_AXI_MM2S_araddr,
    M_AXI_MM2S_arburst,
    M_AXI_MM2S_arcache,
    M_AXI_MM2S_arlen,
    M_AXI_MM2S_arprot,
    M_AXI_MM2S_arready,
    M_AXI_MM2S_arsize,
    M_AXI_MM2S_arvalid,
    M_AXI_MM2S_rdata,
    M_AXI_MM2S_rlast,
    M_AXI_MM2S_rready,
    M_AXI_MM2S_rresp,
    M_AXI_MM2S_rvalid,
    S_AXI_LITE_araddr,
    S_AXI_LITE_arready,
    S_AXI_LITE_arvalid,
    S_AXI_LITE_awaddr,
    S_AXI_LITE_awready,
    S_AXI_LITE_awvalid,
    S_AXI_LITE_bready,
    S_AXI_LITE_bresp,
    S_AXI_LITE_bvalid,
    S_AXI_LITE_rdata,
    S_AXI_LITE_rready,
    S_AXI_LITE_rresp,
    S_AXI_LITE_rvalid,
    S_AXI_LITE_wdata,
    S_AXI_LITE_wready,
    S_AXI_LITE_wvalid,
    clk,
    hdmi_16_data,
    hdmi_16_data_e,
    hdmi_16_hsync,
    hdmi_16_vsync,
    hdmi_out_clk,
    mm2s_introut,
    s_axi1_araddr,
    s_axi1_arprot,
    s_axi1_arready,
    s_axi1_arvalid,
    s_axi1_awaddr,
    s_axi1_awprot,
    s_axi1_awready,
    s_axi1_awvalid,
    s_axi1_bready,
    s_axi1_bresp,
    s_axi1_bvalid,
    s_axi1_rdata,
    s_axi1_rready,
    s_axi1_rresp,
    s_axi1_rvalid,
    s_axi1_wdata,
    s_axi1_wready,
    s_axi1_wstrb,
    s_axi1_wvalid,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    vdma_clk);
  output [31:0]M_AXI_MM2S_araddr;
  output [1:0]M_AXI_MM2S_arburst;
  output [3:0]M_AXI_MM2S_arcache;
  output [7:0]M_AXI_MM2S_arlen;
  output [2:0]M_AXI_MM2S_arprot;
  input M_AXI_MM2S_arready;
  output [2:0]M_AXI_MM2S_arsize;
  output M_AXI_MM2S_arvalid;
  input [63:0]M_AXI_MM2S_rdata;
  input M_AXI_MM2S_rlast;
  output M_AXI_MM2S_rready;
  input [1:0]M_AXI_MM2S_rresp;
  input M_AXI_MM2S_rvalid;
  input [31:0]S_AXI_LITE_araddr;
  output S_AXI_LITE_arready;
  input S_AXI_LITE_arvalid;
  input [31:0]S_AXI_LITE_awaddr;
  output S_AXI_LITE_awready;
  input S_AXI_LITE_awvalid;
  input S_AXI_LITE_bready;
  output [1:0]S_AXI_LITE_bresp;
  output S_AXI_LITE_bvalid;
  output [31:0]S_AXI_LITE_rdata;
  input S_AXI_LITE_rready;
  output [1:0]S_AXI_LITE_rresp;
  output S_AXI_LITE_rvalid;
  input [31:0]S_AXI_LITE_wdata;
  output S_AXI_LITE_wready;
  input S_AXI_LITE_wvalid;
  input clk;
  output [15:0]hdmi_16_data;
  output hdmi_16_data_e;
  output hdmi_16_hsync;
  output hdmi_16_vsync;
  output hdmi_out_clk;
  output mm2s_introut;
  input [31:0]s_axi1_araddr;
  input [2:0]s_axi1_arprot;
  output s_axi1_arready;
  input s_axi1_arvalid;
  input [31:0]s_axi1_awaddr;
  input [2:0]s_axi1_awprot;
  output s_axi1_awready;
  input s_axi1_awvalid;
  input s_axi1_bready;
  output [1:0]s_axi1_bresp;
  output s_axi1_bvalid;
  output [31:0]s_axi1_rdata;
  input s_axi1_rready;
  output [1:0]s_axi1_rresp;
  output s_axi1_rvalid;
  input [31:0]s_axi1_wdata;
  output s_axi1_wready;
  input [3:0]s_axi1_wstrb;
  input s_axi1_wvalid;
  input [31:0]s_axi_araddr;
  input [0:0]s_axi_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input vdma_clk;

  wire [31:0]S00_AXI_2_ARADDR;
  wire [1:0]S00_AXI_2_ARBURST;
  wire [3:0]S00_AXI_2_ARCACHE;
  wire [7:0]S00_AXI_2_ARLEN;
  wire [2:0]S00_AXI_2_ARPROT;
  wire S00_AXI_2_ARREADY;
  wire [2:0]S00_AXI_2_ARSIZE;
  wire S00_AXI_2_ARVALID;
  wire [63:0]S00_AXI_2_RDATA;
  wire S00_AXI_2_RLAST;
  wire S00_AXI_2_RREADY;
  wire [1:0]S00_AXI_2_RRESP;
  wire S00_AXI_2_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_ARADDR;
  wire axi_cpu_interconnect_M01_AXI_ARREADY;
  wire axi_cpu_interconnect_M01_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_AWADDR;
  wire axi_cpu_interconnect_M01_AXI_AWREADY;
  wire axi_cpu_interconnect_M01_AXI_AWVALID;
  wire axi_cpu_interconnect_M01_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_BRESP;
  wire axi_cpu_interconnect_M01_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_RDATA;
  wire axi_cpu_interconnect_M01_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_RRESP;
  wire axi_cpu_interconnect_M01_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_WDATA;
  wire axi_cpu_interconnect_M01_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M01_AXI_WSTRB;
  wire axi_cpu_interconnect_M01_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_ARADDR;
  wire axi_cpu_interconnect_M02_AXI_ARREADY;
  wire axi_cpu_interconnect_M02_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_AWADDR;
  wire axi_cpu_interconnect_M02_AXI_AWREADY;
  wire axi_cpu_interconnect_M02_AXI_AWVALID;
  wire axi_cpu_interconnect_M02_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_BRESP;
  wire axi_cpu_interconnect_M02_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_RDATA;
  wire axi_cpu_interconnect_M02_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_RRESP;
  wire axi_cpu_interconnect_M02_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_WDATA;
  wire axi_cpu_interconnect_M02_AXI_WREADY;
  wire axi_cpu_interconnect_M02_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_ARPROT;
  wire axi_cpu_interconnect_M03_AXI_ARREADY;
  wire axi_cpu_interconnect_M03_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_AWPROT;
  wire axi_cpu_interconnect_M03_AXI_AWREADY;
  wire axi_cpu_interconnect_M03_AXI_AWVALID;
  wire axi_cpu_interconnect_M03_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_BRESP;
  wire axi_cpu_interconnect_M03_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_RDATA;
  wire axi_cpu_interconnect_M03_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_RRESP;
  wire axi_cpu_interconnect_M03_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_WDATA;
  wire axi_cpu_interconnect_M03_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M03_AXI_WSTRB;
  wire axi_cpu_interconnect_M03_AXI_WVALID;
  wire axi_hdmi_clkgen_clk_0;
  wire [15:0]axi_hdmi_core_hdmi_16_data;
  wire axi_hdmi_core_hdmi_16_data_e;
  wire axi_hdmi_core_hdmi_16_hsync;
  wire axi_hdmi_core_hdmi_16_vsync;
  wire axi_hdmi_core_hdmi_out_clk;
  wire axi_hdmi_core_vdma_fs;
  wire axi_hdmi_core_vdma_ready;
  wire [63:0]axi_hdmi_dma_m_axis_mm2s_tdata;
  wire axi_hdmi_dma_m_axis_mm2s_tvalid;
  wire axi_hdmi_dma_mm2s_introut;
  wire sys_200m_clk;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_resetn;

  assign M_AXI_MM2S_araddr[31:0] = S00_AXI_2_ARADDR;
  assign M_AXI_MM2S_arburst[1:0] = S00_AXI_2_ARBURST;
  assign M_AXI_MM2S_arcache[3:0] = S00_AXI_2_ARCACHE;
  assign M_AXI_MM2S_arlen[7:0] = S00_AXI_2_ARLEN;
  assign M_AXI_MM2S_arprot[2:0] = S00_AXI_2_ARPROT;
  assign M_AXI_MM2S_arsize[2:0] = S00_AXI_2_ARSIZE;
  assign M_AXI_MM2S_arvalid = S00_AXI_2_ARVALID;
  assign M_AXI_MM2S_rready = S00_AXI_2_RREADY;
  assign S00_AXI_2_ARREADY = M_AXI_MM2S_arready;
  assign S00_AXI_2_RDATA = M_AXI_MM2S_rdata[63:0];
  assign S00_AXI_2_RLAST = M_AXI_MM2S_rlast;
  assign S00_AXI_2_RRESP = M_AXI_MM2S_rresp[1:0];
  assign S00_AXI_2_RVALID = M_AXI_MM2S_rvalid;
  assign S_AXI_LITE_arready = axi_cpu_interconnect_M02_AXI_ARREADY;
  assign S_AXI_LITE_awready = axi_cpu_interconnect_M02_AXI_AWREADY;
  assign S_AXI_LITE_bresp[1:0] = axi_cpu_interconnect_M02_AXI_BRESP;
  assign S_AXI_LITE_bvalid = axi_cpu_interconnect_M02_AXI_BVALID;
  assign S_AXI_LITE_rdata[31:0] = axi_cpu_interconnect_M02_AXI_RDATA;
  assign S_AXI_LITE_rresp[1:0] = axi_cpu_interconnect_M02_AXI_RRESP;
  assign S_AXI_LITE_rvalid = axi_cpu_interconnect_M02_AXI_RVALID;
  assign S_AXI_LITE_wready = axi_cpu_interconnect_M02_AXI_WREADY;
  assign axi_cpu_interconnect_M01_AXI_ARADDR = s_axi_araddr[31:0];
  assign axi_cpu_interconnect_M01_AXI_ARVALID = s_axi_arvalid;
  assign axi_cpu_interconnect_M01_AXI_AWADDR = s_axi_awaddr[31:0];
  assign axi_cpu_interconnect_M01_AXI_AWVALID = s_axi_awvalid;
  assign axi_cpu_interconnect_M01_AXI_BREADY = s_axi_bready;
  assign axi_cpu_interconnect_M01_AXI_RREADY = s_axi_rready;
  assign axi_cpu_interconnect_M01_AXI_WDATA = s_axi_wdata[31:0];
  assign axi_cpu_interconnect_M01_AXI_WSTRB = s_axi_wstrb[3:0];
  assign axi_cpu_interconnect_M01_AXI_WVALID = s_axi_wvalid;
  assign axi_cpu_interconnect_M02_AXI_ARADDR = S_AXI_LITE_araddr[31:0];
  assign axi_cpu_interconnect_M02_AXI_ARVALID = S_AXI_LITE_arvalid;
  assign axi_cpu_interconnect_M02_AXI_AWADDR = S_AXI_LITE_awaddr[31:0];
  assign axi_cpu_interconnect_M02_AXI_AWVALID = S_AXI_LITE_awvalid;
  assign axi_cpu_interconnect_M02_AXI_BREADY = S_AXI_LITE_bready;
  assign axi_cpu_interconnect_M02_AXI_RREADY = S_AXI_LITE_rready;
  assign axi_cpu_interconnect_M02_AXI_WDATA = S_AXI_LITE_wdata[31:0];
  assign axi_cpu_interconnect_M02_AXI_WVALID = S_AXI_LITE_wvalid;
  assign axi_cpu_interconnect_M03_AXI_ARADDR = s_axi1_araddr[31:0];
  assign axi_cpu_interconnect_M03_AXI_ARPROT = s_axi1_arprot[2:0];
  assign axi_cpu_interconnect_M03_AXI_ARVALID = s_axi1_arvalid;
  assign axi_cpu_interconnect_M03_AXI_AWADDR = s_axi1_awaddr[31:0];
  assign axi_cpu_interconnect_M03_AXI_AWPROT = s_axi1_awprot[2:0];
  assign axi_cpu_interconnect_M03_AXI_AWVALID = s_axi1_awvalid;
  assign axi_cpu_interconnect_M03_AXI_BREADY = s_axi1_bready;
  assign axi_cpu_interconnect_M03_AXI_RREADY = s_axi1_rready;
  assign axi_cpu_interconnect_M03_AXI_WDATA = s_axi1_wdata[31:0];
  assign axi_cpu_interconnect_M03_AXI_WSTRB = s_axi1_wstrb[3:0];
  assign axi_cpu_interconnect_M03_AXI_WVALID = s_axi1_wvalid;
  assign hdmi_16_data[15:0] = axi_hdmi_core_hdmi_16_data;
  assign hdmi_16_data_e = axi_hdmi_core_hdmi_16_data_e;
  assign hdmi_16_hsync = axi_hdmi_core_hdmi_16_hsync;
  assign hdmi_16_vsync = axi_hdmi_core_hdmi_16_vsync;
  assign hdmi_out_clk = axi_hdmi_core_hdmi_out_clk;
  assign mm2s_introut = axi_hdmi_dma_mm2s_introut;
  assign s_axi1_arready = axi_cpu_interconnect_M03_AXI_ARREADY;
  assign s_axi1_awready = axi_cpu_interconnect_M03_AXI_AWREADY;
  assign s_axi1_bresp[1:0] = axi_cpu_interconnect_M03_AXI_BRESP;
  assign s_axi1_bvalid = axi_cpu_interconnect_M03_AXI_BVALID;
  assign s_axi1_rdata[31:0] = axi_cpu_interconnect_M03_AXI_RDATA;
  assign s_axi1_rresp[1:0] = axi_cpu_interconnect_M03_AXI_RRESP;
  assign s_axi1_rvalid = axi_cpu_interconnect_M03_AXI_RVALID;
  assign s_axi1_wready = axi_cpu_interconnect_M03_AXI_WREADY;
  assign s_axi_arready = axi_cpu_interconnect_M01_AXI_ARREADY;
  assign s_axi_awready = axi_cpu_interconnect_M01_AXI_AWREADY;
  assign s_axi_bresp[1:0] = axi_cpu_interconnect_M01_AXI_BRESP;
  assign s_axi_bvalid = axi_cpu_interconnect_M01_AXI_BVALID;
  assign s_axi_rdata[31:0] = axi_cpu_interconnect_M01_AXI_RDATA;
  assign s_axi_rresp[1:0] = axi_cpu_interconnect_M01_AXI_RRESP;
  assign s_axi_rvalid = axi_cpu_interconnect_M01_AXI_RVALID;
  assign s_axi_wready = axi_cpu_interconnect_M01_AXI_WREADY;
  assign sys_200m_clk = clk;
  assign sys_cpu_clk = vdma_clk;
  assign sys_cpu_resetn = s_axi_aresetn[0];
  system_axi_hdmi_clkgen_0 axi_hdmi_clkgen
       (.clk(sys_200m_clk),
        .clk2(1'b0),
        .clk_0(axi_hdmi_clkgen_clk_0),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .s_axi_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M01_AXI_WVALID));
  system_axi_hdmi_core_0 axi_hdmi_core
       (.hdmi_16_data(axi_hdmi_core_hdmi_16_data),
        .hdmi_16_data_e(axi_hdmi_core_hdmi_16_data_e),
        .hdmi_16_hsync(axi_hdmi_core_hdmi_16_hsync),
        .hdmi_16_vsync(axi_hdmi_core_hdmi_16_vsync),
        .hdmi_clk(axi_hdmi_clkgen_clk_0),
        .hdmi_out_clk(axi_hdmi_core_hdmi_out_clk),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .vdma_clk(sys_cpu_clk),
        .vdma_data(axi_hdmi_dma_m_axis_mm2s_tdata),
        .vdma_fs(axi_hdmi_core_vdma_fs),
        .vdma_fs_ret(axi_hdmi_core_vdma_fs),
        .vdma_ready(axi_hdmi_core_vdma_ready),
        .vdma_valid(axi_hdmi_dma_m_axis_mm2s_tvalid));
  system_axi_hdmi_dma_0 axi_hdmi_dma
       (.axi_resetn(sys_cpu_resetn),
        .m_axi_mm2s_aclk(sys_cpu_clk),
        .m_axi_mm2s_araddr(S00_AXI_2_ARADDR),
        .m_axi_mm2s_arburst(S00_AXI_2_ARBURST),
        .m_axi_mm2s_arcache(S00_AXI_2_ARCACHE),
        .m_axi_mm2s_arlen(S00_AXI_2_ARLEN),
        .m_axi_mm2s_arprot(S00_AXI_2_ARPROT),
        .m_axi_mm2s_arready(S00_AXI_2_ARREADY),
        .m_axi_mm2s_arsize(S00_AXI_2_ARSIZE),
        .m_axi_mm2s_arvalid(S00_AXI_2_ARVALID),
        .m_axi_mm2s_rdata(S00_AXI_2_RDATA),
        .m_axi_mm2s_rlast(S00_AXI_2_RLAST),
        .m_axi_mm2s_rready(S00_AXI_2_RREADY),
        .m_axi_mm2s_rresp(S00_AXI_2_RRESP),
        .m_axi_mm2s_rvalid(S00_AXI_2_RVALID),
        .m_axis_mm2s_aclk(sys_cpu_clk),
        .m_axis_mm2s_tdata(axi_hdmi_dma_m_axis_mm2s_tdata),
        .m_axis_mm2s_tready(axi_hdmi_core_vdma_ready),
        .m_axis_mm2s_tvalid(axi_hdmi_dma_m_axis_mm2s_tvalid),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_fsync(axi_hdmi_core_vdma_fs),
        .mm2s_introut(axi_hdmi_dma_mm2s_introut),
        .s_axi_lite_aclk(sys_cpu_clk),
        .s_axi_lite_araddr(axi_cpu_interconnect_M02_AXI_ARADDR[8:0]),
        .s_axi_lite_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .s_axi_lite_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .s_axi_lite_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR[8:0]),
        .s_axi_lite_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .s_axi_lite_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .s_axi_lite_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .s_axi_lite_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .s_axi_lite_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .s_axi_lite_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .s_axi_lite_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .s_axi_lite_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .s_axi_lite_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .s_axi_lite_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .s_axi_lite_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .s_axi_lite_wvalid(axi_cpu_interconnect_M02_AXI_WVALID));
endmodule
