$date
	Sun Oct 23 00:01:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#380048
b1101 !
1"
#380050
b1101 &
b1101 %
1$
#380051
0"
#380054
b101000 &
b101000 %
#380058
b10100 &
b10100 %
#380062
b1010 &
b1010 %
#380066
b101 &
b101 %
#380070
b10000 &
b10000 %
#380074
b1000 &
b1000 %
#380078
b100 &
b100 %
#380082
b10 &
b10 %
#380086
b1 &
1#
b1 %
#380090
b0 &
b0 %
0#
0$
#1414874
b101 &
b101 %
1$
b101 !
1"
#1414875
0"
#1414878
b10000 &
b10000 %
#1414882
b1000 &
b1000 %
#1414886
b100 &
b100 %
#1414890
b10 &
b10 %
#1414894
b1 &
1#
b1 %
#1414898
b0 &
b0 %
0#
0$
#2335400
b1100 !
1"
#2335402
b1100 &
b1100 %
1$
#2335403
0"
#2335406
b110 &
b110 %
#2335410
b11 &
b11 %
#2335414
b1010 &
b1010 %
#2335418
b101 &
b101 %
#2335422
b10000 &
b10000 %
#2335426
b1000 &
b1000 %
#2335430
b100 &
b100 %
#2335434
b10 &
b10 %
#2335438
b1 &
1#
b1 %
#2335442
b0 &
b0 %
0#
0$
#4500012
