Microchip MPLAB XC8 PIC(R) Assembler V2.50

Linker command line:

-W-3 --edf=/opt/microchip/xc8/v2.50/pic/dat/20240725155939_en.msgs -cs \
  -h+dist/default/production/OARnet_P16F628A_DS18B20.X.production.sym \
  --cmf=dist/default/production/OARnet_P16F628A_DS18B20.X.production.cmf -z \
  -Q16F628A -o/tmp/xcXFGKnkh/driver_tmp_3.o -presetVec=0 \
  --fixupoverflow=error -ver=XC8 PIC(R) Assembler --fixupoverflow=lstwarn \
  -Mdist/default/production/OARnet_P16F628A_DS18B20.X.production.map -E1 \
  --acfsm=1493 -ACODE=00h-07FFh -ASTRCODE=00h-07FFh -ASTRING=00h-0FFhx8 \
  -ACONST=00h-0FFhx8 -AENTRY=00h-0FFhx8 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0120h-014Fh \
  -ARAM=020h-06Fh,0A0h-0EFh,0120h-014Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-014Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh -ACONFIG=02007h-02007h -DCONFIG=2 \
  -AIDLOC=02000h-02003h -DIDLOC=2 -AEEDATA=00h-07Fh/02100h -DEEDATA=2 \
  -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  build/default/production/newAsmTemplate.o 

Object code version is 3.11

Machine type is 16F628A



                Name                               Link     Load   Length Selector   Space Scale
build/default/production/newAsmTemplate.o
                config                             2007     2007        1        0       4
                resetVec                              0        0        1        0       0
                code                                7DA      7DA       26      FB4       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                resetVec                              0        0        1         0
                code                                7DA      7DA       26         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                code                           0007DA  000026  000800       FB4       0  CODE        2
                resetVec                       000000  000001  000001         0       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0020-006F             50           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-014F             30           1
        CODE             0001-07D9            7D9           2
        COMMON           0070-007F             10           1
        CONST            0001-07D9            100           2
        EEDATA           2100-217F             80           2
        ENTRY            0001-07D9            100           2
        IDLOC            2000-2003              4           2
        RAM              0020-006F             50           1
                         00A0-00EF             50
                         0120-014F             30
        SFR0             0002-001F             1E           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STRCODE          0001-07D9            7D9           2
        STRING           0001-07D9            100           2

                                  Symbol Table

__H__absolute__ __absolute__ 0000  __Hcode         code         0002
__Hconfig       config       2008  __Hdata         data         0002
__Hedata        edata        0002  __HresetVec     resetVec     0001
__Hspace_0      (abs)        0800  __Hspace_1      (abs)        0000
__Hspace_3      (abs)        0000  __Hspace_4      (abs)        400F
__Hudata        udata        0002  __Hudata_bank0  udata_bank0  0002
__Hudata_bank1  udata_bank1  0002  __Hudata_bank2  udata_bank2  0002
__Hudata_shr    udata_shr    0002  __L__absolute__ __absolute__ 0000
__Lcode         code         0002  __Lconfig       config       0000
__Ldata         data         0002  __Ledata        edata        0002
__LresetVec     resetVec     0000  __Lspace_0      (abs)        0000
__Lspace_1      (abs)        0000  __Lspace_3      (abs)        0000
__Lspace_4      (abs)        0000  __Ludata        udata        0002
__Ludata_bank0  udata_bank0  0002  __Ludata_bank1  udata_bank1  0002
__Ludata_bank2  udata_bank2  0002  __Ludata_shr    udata_shr    0002
__S0            (abs)        0800  __S1            (abs)        0000
__S3            (abs)        0000  
