.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* Opamp_1_cy_psoc4_abuf */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* ADC_SAR_Seq_1_Bypass */
.set ADC_SAR_Seq_1_Bypass__0__DM__MASK, 0xE00000
.set ADC_SAR_Seq_1_Bypass__0__DM__SHIFT, 21
.set ADC_SAR_Seq_1_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT, 28
.set ADC_SAR_Seq_1_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__0__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__0__PORT, 1
.set ADC_SAR_Seq_1_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__0__SHIFT, 7
.set ADC_SAR_Seq_1_Bypass__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__PORT, 1
.set ADC_SAR_Seq_1_Bypass__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__SHIFT, 7

/* IDAC_1_cy_psoc4_idac */
.set IDAC_1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* IDAC_2_cy_psoc4_idac */
.set IDAC_2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set IDAC_2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set IDAC_2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set IDAC_2_cy_psoc4_idac__IDAC_NUMBER, 2
.set IDAC_2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_1 */
.set Pin_1__0__DM__MASK, 0x1C0
.set Pin_1__0__DM__SHIFT, 6
.set Pin_1__0__DR, CYREG_PRT1_DR
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_1__0__HSIOM_MASK, 0x00000F00
.set Pin_1__0__HSIOM_SHIFT, 8
.set Pin_1__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_1__0__MASK, 0x04
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__0__PC, CYREG_PRT1_PC
.set Pin_1__0__PC2, CYREG_PRT1_PC2
.set Pin_1__0__PORT, 1
.set Pin_1__0__PS, CYREG_PRT1_PS
.set Pin_1__0__SHIFT, 2
.set Pin_1__DR, CYREG_PRT1_DR
.set Pin_1__INTCFG, CYREG_PRT1_INTCFG
.set Pin_1__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_1__MASK, 0x04
.set Pin_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__PC, CYREG_PRT1_PC
.set Pin_1__PC2, CYREG_PRT1_PC2
.set Pin_1__PORT, 1
.set Pin_1__PS, CYREG_PRT1_PS
.set Pin_1__SHIFT, 2

/* Pin_2 */
.set Pin_2__0__DM__MASK, 0x07
.set Pin_2__0__DM__SHIFT, 0
.set Pin_2__0__DR, CYREG_PRT1_DR
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__0__HSIOM_MASK, 0x0000000F
.set Pin_2__0__HSIOM_SHIFT, 0
.set Pin_2__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_2__0__MASK, 0x01
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__0__PC, CYREG_PRT1_PC
.set Pin_2__0__PC2, CYREG_PRT1_PC2
.set Pin_2__0__PORT, 1
.set Pin_2__0__PS, CYREG_PRT1_PS
.set Pin_2__0__SHIFT, 0
.set Pin_2__DR, CYREG_PRT1_DR
.set Pin_2__INTCFG, CYREG_PRT1_INTCFG
.set Pin_2__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_2__MASK, 0x01
.set Pin_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__PC, CYREG_PRT1_PC
.set Pin_2__PC2, CYREG_PRT1_PC2
.set Pin_2__PORT, 1
.set Pin_2__PS, CYREG_PRT1_PS
.set Pin_2__SHIFT, 0

/* Pin_3 */
.set Pin_3__0__DM__MASK, 0x38
.set Pin_3__0__DM__SHIFT, 3
.set Pin_3__0__DR, CYREG_PRT1_DR
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_3__0__HSIOM_MASK, 0x000000F0
.set Pin_3__0__HSIOM_SHIFT, 4
.set Pin_3__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_3__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_3__0__MASK, 0x02
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__0__PC, CYREG_PRT1_PC
.set Pin_3__0__PC2, CYREG_PRT1_PC2
.set Pin_3__0__PORT, 1
.set Pin_3__0__PS, CYREG_PRT1_PS
.set Pin_3__0__SHIFT, 1
.set Pin_3__DR, CYREG_PRT1_DR
.set Pin_3__INTCFG, CYREG_PRT1_INTCFG
.set Pin_3__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_3__MASK, 0x02
.set Pin_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__PC, CYREG_PRT1_PC
.set Pin_3__PC2, CYREG_PRT1_PC2
.set Pin_3__PORT, 1
.set Pin_3__PS, CYREG_PRT1_PS
.set Pin_3__SHIFT, 1

/* Pin_4 */
.set Pin_4__0__DM__MASK, 0x7000
.set Pin_4__0__DM__SHIFT, 12
.set Pin_4__0__DR, CYREG_PRT2_DR
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_4__0__HSIOM_MASK, 0x000F0000
.set Pin_4__0__HSIOM_SHIFT, 16
.set Pin_4__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_4__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_4__0__MASK, 0x10
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__0__PC, CYREG_PRT2_PC
.set Pin_4__0__PC2, CYREG_PRT2_PC2
.set Pin_4__0__PORT, 2
.set Pin_4__0__PS, CYREG_PRT2_PS
.set Pin_4__0__SHIFT, 4
.set Pin_4__DR, CYREG_PRT2_DR
.set Pin_4__INTCFG, CYREG_PRT2_INTCFG
.set Pin_4__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_4__MASK, 0x10
.set Pin_4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__PC, CYREG_PRT2_PC
.set Pin_4__PC2, CYREG_PRT2_PC2
.set Pin_4__PORT, 2
.set Pin_4__PS, CYREG_PRT2_PS
.set Pin_4__SHIFT, 4

/* Pin_5 */
.set Pin_5__0__DM__MASK, 0x38000
.set Pin_5__0__DM__SHIFT, 15
.set Pin_5__0__DR, CYREG_PRT2_DR
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_5__0__HSIOM_MASK, 0x00F00000
.set Pin_5__0__HSIOM_SHIFT, 20
.set Pin_5__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_5__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_5__0__MASK, 0x20
.set Pin_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__0__PC, CYREG_PRT2_PC
.set Pin_5__0__PC2, CYREG_PRT2_PC2
.set Pin_5__0__PORT, 2
.set Pin_5__0__PS, CYREG_PRT2_PS
.set Pin_5__0__SHIFT, 5
.set Pin_5__DR, CYREG_PRT2_DR
.set Pin_5__INTCFG, CYREG_PRT2_INTCFG
.set Pin_5__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_5__MASK, 0x20
.set Pin_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__PC, CYREG_PRT2_PC
.set Pin_5__PC2, CYREG_PRT2_PC2
.set Pin_5__PORT, 2
.set Pin_5__PS, CYREG_PRT2_PS
.set Pin_5__SHIFT, 5

/* Pin_6 */
.set Pin_6__0__DM__MASK, 0x1C0
.set Pin_6__0__DM__SHIFT, 6
.set Pin_6__0__DR, CYREG_PRT2_DR
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_6__0__HSIOM_MASK, 0x00000F00
.set Pin_6__0__HSIOM_SHIFT, 8
.set Pin_6__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_6__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_6__0__MASK, 0x04
.set Pin_6__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_6__0__OUT_SEL_SHIFT, 4
.set Pin_6__0__OUT_SEL_VAL, 0
.set Pin_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__0__PC, CYREG_PRT2_PC
.set Pin_6__0__PC2, CYREG_PRT2_PC2
.set Pin_6__0__PORT, 2
.set Pin_6__0__PS, CYREG_PRT2_PS
.set Pin_6__0__SHIFT, 2
.set Pin_6__DR, CYREG_PRT2_DR
.set Pin_6__INTCFG, CYREG_PRT2_INTCFG
.set Pin_6__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_6__MASK, 0x04
.set Pin_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__PC, CYREG_PRT2_PC
.set Pin_6__PC2, CYREG_PRT2_PC2
.set Pin_6__PORT, 2
.set Pin_6__PS, CYREG_PRT2_PS
.set Pin_6__SHIFT, 2

/* Pin_7 */
.set Pin_7__0__DM__MASK, 0xE00
.set Pin_7__0__DM__SHIFT, 9
.set Pin_7__0__DR, CYREG_PRT0_DR
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_7__0__HSIOM_MASK, 0x0000F000
.set Pin_7__0__HSIOM_SHIFT, 12
.set Pin_7__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_7__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_7__0__MASK, 0x08
.set Pin_7__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_7__0__OUT_SEL_SHIFT, 6
.set Pin_7__0__OUT_SEL_VAL, 1
.set Pin_7__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_7__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_7__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_7__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_7__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_7__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_7__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_7__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_7__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_7__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_7__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_7__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_7__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_7__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_7__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_7__0__PC, CYREG_PRT0_PC
.set Pin_7__0__PC2, CYREG_PRT0_PC2
.set Pin_7__0__PORT, 0
.set Pin_7__0__PS, CYREG_PRT0_PS
.set Pin_7__0__SHIFT, 3
.set Pin_7__DR, CYREG_PRT0_DR
.set Pin_7__INTCFG, CYREG_PRT0_INTCFG
.set Pin_7__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_7__MASK, 0x08
.set Pin_7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_7__PC, CYREG_PRT0_PC
.set Pin_7__PC2, CYREG_PRT0_PC2
.set Pin_7__PORT, 0
.set Pin_7__PS, CYREG_PRT0_PS
.set Pin_7__SHIFT, 3

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04A61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
