#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug 19 11:44:23 2022
# Process ID: 23392
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21220 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
startgroup
create_bd_cell -type ip -vlnv elsys-design.com:user:RFID_reader:1.0 RFID_reader_0
endgroup
set_property location {3 881 273} [get_bd_cells RFID_reader_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RFID_reader_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RFID_reader_0/S00_AXI]
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
connect_bd_net [get_bd_pins RFID_reader_0/pulse_ms] [get_bd_pins time_pulse_0/pulse_1ms]
connect_bd_net [get_bd_pins RFID_reader_0/pulse_us] [get_bd_pins time_pulse_0/pulse_1us]
startgroup
make_bd_pins_external  [get_bd_cells RFID_reader_0]
make_bd_intf_pins_external  [get_bd_cells RFID_reader_0]
endgroup
set_property name RFID_UART_RX [get_bd_ports RX_Serial_0]
set_property name RFID_UART_TX [get_bd_ports TX_Serial_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Projet_range/project/design_fpga_loc_wrapper.xsa
