--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_Mod.twx led_Mod.ncd -o led_Mod.twr led_Mod.pcf

Design file:              led_Mod.ncd
Physical constraint file: led_Mod.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1747 paths analyzed, 283 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.424ns.
--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X22Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPress (FF)
  Destination:          counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.419 - 0.449)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPress to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   buttonPress
                                                       buttonPress
    SLICE_X17Y44.A6      net (fanout=1)        0.304   buttonPress
    SLICE_X17Y44.A       Tilo                  0.259   stopButton_buttonPress_OR_1_o
                                                       stopButton_buttonPress_OR_1_o1
    SLICE_X22Y7.CE       net (fanout=8)        3.018   stopButton_buttonPress_OR_1_o
    SLICE_X22Y7.CLK      Tceck                 0.331   counter<3>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.037ns logic, 3.322ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X22Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPress (FF)
  Destination:          counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.419 - 0.449)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPress to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   buttonPress
                                                       buttonPress
    SLICE_X17Y44.A6      net (fanout=1)        0.304   buttonPress
    SLICE_X17Y44.A       Tilo                  0.259   stopButton_buttonPress_OR_1_o
                                                       stopButton_buttonPress_OR_1_o1
    SLICE_X22Y7.CE       net (fanout=8)        3.018   stopButton_buttonPress_OR_1_o
    SLICE_X22Y7.CLK      Tceck                 0.295   counter<3>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.001ns logic, 3.322ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_3 (SLICE_X22Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPress (FF)
  Destination:          counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.419 - 0.449)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPress to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.447   buttonPress
                                                       buttonPress
    SLICE_X17Y44.A6      net (fanout=1)        0.304   buttonPress
    SLICE_X17Y44.A       Tilo                  0.259   stopButton_buttonPress_OR_1_o
                                                       stopButton_buttonPress_OR_1_o1
    SLICE_X22Y7.CE       net (fanout=8)        3.018   stopButton_buttonPress_OR_1_o
    SLICE_X22Y7.CLK      Tceck                 0.291   counter<3>
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (0.997ns logic, 3.322ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dwnSmplCntr_4 (SLICE_X15Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dwnSmplCntr_4 (FF)
  Destination:          dwnSmplCntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dwnSmplCntr_4 to dwnSmplCntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DQ      Tcko                  0.198   dwnSmplCntr<4>
                                                       dwnSmplCntr_4
    SLICE_X15Y45.D6      net (fanout=2)        0.022   dwnSmplCntr<4>
    SLICE_X15Y45.CLK     Tah         (-Th)    -0.215   dwnSmplCntr<4>
                                                       dwnSmplCntr_4_rstpot
                                                       dwnSmplCntr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point dwnSmplCntr_12 (SLICE_X15Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dwnSmplCntr_12 (FF)
  Destination:          dwnSmplCntr_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dwnSmplCntr_12 to dwnSmplCntr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.198   dwnSmplCntr<12>
                                                       dwnSmplCntr_12
    SLICE_X15Y47.D6      net (fanout=3)        0.022   dwnSmplCntr<12>
    SLICE_X15Y47.CLK     Tah         (-Th)    -0.215   dwnSmplCntr<12>
                                                       dwnSmplCntr_12_rstpot
                                                       dwnSmplCntr_12
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point dwnSmplCntr_16 (SLICE_X15Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dwnSmplCntr_16 (FF)
  Destination:          dwnSmplCntr_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dwnSmplCntr_16 to dwnSmplCntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.DQ      Tcko                  0.198   dwnSmplCntr<16>
                                                       dwnSmplCntr_16
    SLICE_X15Y48.D6      net (fanout=3)        0.022   dwnSmplCntr<16>
    SLICE_X15Y48.CLK     Tah         (-Th)    -0.215   dwnSmplCntr<16>
                                                       dwnSmplCntr_16_rstpot
                                                       dwnSmplCntr_16
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: x1_BUFGP/BUFG/I0
  Logical resource: x1_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: x1_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dwnSmplCntr<19>/CLK
  Logical resource: dwnSmplCntr_17/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dwnSmplCntr<19>/CLK
  Logical resource: dwnSmplCntr_18/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock x1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
x1             |    4.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1747 paths, 0 nets, and 384 connections

Design statistics:
   Minimum period:   4.424ns{1}   (Maximum frequency: 226.040MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 01 14:29:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



