==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18788 ; free virtual = 33045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18788 ; free virtual = 33045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 18754 ; free virtual = 33015
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 18741 ; free virtual = 33003
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:270) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:222:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:228:31) to (HTA512_0/solution1/top.cc:228:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:332:28) to (HTA512_0/solution1/top.cc:332:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:340:16) to (HTA512_0/solution1/top.cc:341:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:395:28) to (HTA512_0/solution1/top.cc:395:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:320:29) to (HTA512_0/solution1/top.cc:323:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:367:29) to (HTA512_0/solution1/top.cc:378:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:181:47) to (HTA512_0/solution1/top.cc:186:28) in function 'HTA512_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:197:45) to (HTA512_0/solution1/top.cc:198:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:242:56) to (HTA512_0/solution1/top.cc:242:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 18616 ; free virtual = 32882
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.406 ; gain = 192.844 ; free physical = 18603 ; free virtual = 32869
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.6 seconds; current allocated memory: 140.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:222) of variable 'r.V', HTA512_0/solution1/top.cc:222 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 143.328 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17601 ; free virtual = 32400
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17601 ; free virtual = 32400
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.074 ; free physical = 17527 ; free virtual = 32324
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:216: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.074 ; free physical = 17525 ; free virtual = 32296
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:257) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:210:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:216:31) to (HTA512_0/solution1/top.cc:216:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:318:28) to (HTA512_0/solution1/top.cc:318:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:326:16) to (HTA512_0/solution1/top.cc:327:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:381:28) to (HTA512_0/solution1/top.cc:381:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:306:29) to (HTA512_0/solution1/top.cc:309:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:353:29) to (HTA512_0/solution1/top.cc:364:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:169:47) to (HTA512_0/solution1/top.cc:174:28) in function 'HTA512_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:185:45) to (HTA512_0/solution1/top.cc:186:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:229:56) to (HTA512_0/solution1/top.cc:229:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 17480 ; free virtual = 32254
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.438 ; gain = 192.875 ; free physical = 17449 ; free virtual = 32244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.95 seconds; current allocated memory: 140.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 140.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:210) of variable 'r.V', HTA512_0/solution1/top.cc:210 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:210) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 142.674 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 17460 ; free virtual = 32270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 17460 ; free virtual = 32270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:171).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.074 ; free physical = 17406 ; free virtual = 32221
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:216: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.633 ; gain = 129.074 ; free physical = 17411 ; free virtual = 32226
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:257) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:210:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:216:31) to (HTA512_0/solution1/top.cc:216:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:318:28) to (HTA512_0/solution1/top.cc:318:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:326:16) to (HTA512_0/solution1/top.cc:327:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:381:28) to (HTA512_0/solution1/top.cc:381:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:306:29) to (HTA512_0/solution1/top.cc:309:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:353:29) to (HTA512_0/solution1/top.cc:364:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:169:47) to (HTA512_0/solution1/top.cc:174:28) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:185:45) to (HTA512_0/solution1/top.cc:186:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:229:56) to (HTA512_0/solution1/top.cc:229:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 17351 ; free virtual = 32169
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.434 ; gain = 192.875 ; free physical = 17336 ; free virtual = 32155
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.64 seconds; current allocated memory: 140.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 140.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:210) of variable 'r.V', HTA512_0/solution1/top.cc:210 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:210) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 143.118 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17571 ; free virtual = 32381
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17571 ; free virtual = 32381
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.652 ; gain = 129.090 ; free physical = 17549 ; free virtual = 32364
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:171) automatically.
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:216: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.652 ; gain = 129.090 ; free physical = 17554 ; free virtual = 32370
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:257) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:171) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:210:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:216:31) to (HTA512_0/solution1/top.cc:216:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:318:28) to (HTA512_0/solution1/top.cc:318:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:326:16) to (HTA512_0/solution1/top.cc:327:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:381:28) to (HTA512_0/solution1/top.cc:381:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:306:29) to (HTA512_0/solution1/top.cc:309:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:353:29) to (HTA512_0/solution1/top.cc:364:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:169:47) to (HTA512_0/solution1/top.cc:174:28) in function 'HTA512_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:185:45) to (HTA512_0/solution1/top.cc:186:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:229:56) to (HTA512_0/solution1/top.cc:229:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 17530 ; free virtual = 32349
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.453 ; gain = 192.891 ; free physical = 17516 ; free virtual = 32336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.7 seconds; current allocated memory: 140.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 141.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:210) of variable 'r.V', HTA512_0/solution1/top.cc:210 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:210) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 143.583 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14253 ; free virtual = 30164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14270 ; free virtual = 30181
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.656 ; gain = 129.094 ; free physical = 14235 ; free virtual = 30151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:172) automatically.
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.656 ; gain = 129.094 ; free physical = 14204 ; free virtual = 30122
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:258) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:172) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:211:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:217:31) to (HTA512_0/solution1/top.cc:217:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:319:28) to (HTA512_0/solution1/top.cc:319:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:327:16) to (HTA512_0/solution1/top.cc:328:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:382:28) to (HTA512_0/solution1/top.cc:382:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:307:29) to (HTA512_0/solution1/top.cc:310:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:354:29) to (HTA512_0/solution1/top.cc:365:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:170:47) to (HTA512_0/solution1/top.cc:175:28) in function 'HTA512_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:186:45) to (HTA512_0/solution1/top.cc:187:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:230:56) to (HTA512_0/solution1/top.cc:230:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 14165 ; free virtual = 30085
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.457 ; gain = 192.895 ; free physical = 14151 ; free virtual = 30072
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.76 seconds; current allocated memory: 141.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 142.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:211) of variable 'r.V', HTA512_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 144.531 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA512_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14090 ; free virtual = 30005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14090 ; free virtual = 30005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:172).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA512_theta' (HTA512_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA512_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 14042 ; free virtual = 29962
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA512_0/solution1/top.cc:217: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.637 ; gain = 129.078 ; free physical = 14029 ; free virtual = 29950
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA512_0/solution1/top.cc:258) in function 'HTA512_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA512_0/solution1/top.cc:211:38) in function 'HTA512_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:217:31) to (HTA512_0/solution1/top.cc:217:31) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:319:28) to (HTA512_0/solution1/top.cc:319:59) in function 'HTA512_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:327:16) to (HTA512_0/solution1/top.cc:328:38) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:382:28) to (HTA512_0/solution1/top.cc:382:59) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:307:29) to (HTA512_0/solution1/top.cc:310:29) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:354:29) to (HTA512_0/solution1/top.cc:365:39) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:170:47) to (HTA512_0/solution1/top.cc:175:28) in function 'HTA512_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:186:45) to (HTA512_0/solution1/top.cc:187:27) in function 'HTA512_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA512_0/solution1/top.cc:230:56) to (HTA512_0/solution1/top.cc:230:56) in function 'HTA512_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA512_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 13989 ; free virtual = 29913
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.434 ; gain = 192.875 ; free physical = 13993 ; free virtual = 29918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA512_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.53 seconds; current allocated memory: 140.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA512_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA512_0/solution1/top.cc:211) of variable 'r.V', HTA512_0/solution1/top.cc:211 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA512_0/solution1/top.cc:211) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 143.361 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

