/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:22 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_I2C_DUAL_CORE1_PER_H__
#define BCHP_I2C_DUAL_CORE1_PER_H__

/***************************************************************************
 *I2C_DUAL_CORE1_PER - I2C Interface / Control Registers
 ***************************************************************************/
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS     0x03c00700 /* [RW][32] I2C Chip Address And Read/Write Control */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0         0x03c00704 /* [RW][32] I2C Write Data Byte 0 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1         0x03c00708 /* [RW][32] I2C Write Data Byte 1 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2         0x03c0070c /* [RW][32] I2C Write Data Byte 2 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3         0x03c00710 /* [RW][32] I2C Write Data Byte 3 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4         0x03c00714 /* [RW][32] I2C Write Data Byte 4 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5         0x03c00718 /* [RW][32] I2C Write Data Byte 5 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6         0x03c0071c /* [RW][32] I2C Write Data Byte 6 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7         0x03c00720 /* [RW][32] I2C Write Data Byte 7 */
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG          0x03c00724 /* [RW][32] I2C Transfer Count Register */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG          0x03c00728 /* [RW][32] I2C Control Register */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE       0x03c0072c /* [RW][32] I2C Read/Write Enable And Interrupt */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0        0x03c00730 /* [RO][32] I2C Read Data Byte 0 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1        0x03c00734 /* [RO][32] I2C Read Data Byte 1 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2        0x03c00738 /* [RO][32] I2C Read Data Byte 2 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3        0x03c0073c /* [RO][32] I2C Read Data Byte 3 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4        0x03c00740 /* [RO][32] I2C Read Data Byte 4 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5        0x03c00744 /* [RO][32] I2C Read Data Byte 5 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6        0x03c00748 /* [RO][32] I2C Read Data Byte 6 */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7        0x03c0074c /* [RO][32] I2C Read Data Byte 7 */
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG        0x03c00750 /* [RW][32] I2C Control Register */
#define BCHP_I2C_DUAL_CORE1_PER_SCL_PARAM        0x03c00754 /* [RW][32] I2C SCL Parameter Register */

/***************************************************************************
 *CHIP_ADDRESS - I2C Chip Address And Read/Write Control
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: CHIP_ADDRESS :: PORT_SELECT [31:31] */
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_PORT_SELECT_MASK      0x80000000
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_PORT_SELECT_SHIFT     31
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_PORT_SELECT_DEFAULT   0x00000000

/* I2C_DUAL_CORE1_PER :: CHIP_ADDRESS :: reserved0 [30:08] */
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_reserved0_MASK        0x7fffff00
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_reserved0_SHIFT       8

/* I2C_DUAL_CORE1_PER :: CHIP_ADDRESS :: CHIP_ADDRESS [07:01] */
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_CHIP_ADDRESS_MASK     0x000000fe
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_CHIP_ADDRESS_SHIFT    1
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_CHIP_ADDRESS_DEFAULT  0x00000000

/* I2C_DUAL_CORE1_PER :: CHIP_ADDRESS :: RESERVED [00:00] */
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_RESERVED_MASK         0x00000001
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_RESERVED_SHIFT        0
#define BCHP_I2C_DUAL_CORE1_PER_CHIP_ADDRESS_RESERVED_DEFAULT      0x00000000

/***************************************************************************
 *DATA_IN0 - I2C Write Data Byte 0
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN0 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN0 :: DATA_IN0 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0_DATA_IN0_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0_DATA_IN0_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN0_DATA_IN0_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN1 - I2C Write Data Byte 1
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN1 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN1 :: DATA_IN1 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1_DATA_IN1_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1_DATA_IN1_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN1_DATA_IN1_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN2 - I2C Write Data Byte 2
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN2 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN2 :: DATA_IN2 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2_DATA_IN2_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2_DATA_IN2_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN2_DATA_IN2_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN3 - I2C Write Data Byte 3
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN3 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN3 :: DATA_IN3 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3_DATA_IN3_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3_DATA_IN3_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN3_DATA_IN3_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN4 - I2C Write Data Byte 4
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN4 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN4 :: DATA_IN4 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4_DATA_IN4_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4_DATA_IN4_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN4_DATA_IN4_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN5 - I2C Write Data Byte 5
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN5 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN5 :: DATA_IN5 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5_DATA_IN5_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5_DATA_IN5_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN5_DATA_IN5_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN6 - I2C Write Data Byte 6
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN6 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN6 :: DATA_IN6 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6_DATA_IN6_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6_DATA_IN6_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN6_DATA_IN6_DEFAULT          0x00000000

/***************************************************************************
 *DATA_IN7 - I2C Write Data Byte 7
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_IN7 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7_reserved0_MASK            0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7_reserved0_SHIFT           8

/* I2C_DUAL_CORE1_PER :: DATA_IN7 :: DATA_IN7 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7_DATA_IN7_MASK             0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7_DATA_IN7_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_IN7_DATA_IN7_DEFAULT          0x00000000

/***************************************************************************
 *CNT_REG - I2C Transfer Count Register
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: CNT_REG :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_reserved0_MASK             0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_reserved0_SHIFT            8

/* I2C_DUAL_CORE1_PER :: CNT_REG :: CNT_REG2 [07:04] */
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG2_MASK              0x000000f0
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG2_SHIFT             4
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG2_DEFAULT           0x00000000

/* I2C_DUAL_CORE1_PER :: CNT_REG :: CNT_REG1 [03:00] */
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG1_MASK              0x0000000f
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG1_SHIFT             0
#define BCHP_I2C_DUAL_CORE1_PER_CNT_REG_CNT_REG1_DEFAULT           0x00000000

/***************************************************************************
 *CTL_REG - I2C Control Register
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: CTL_REG :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_reserved0_MASK             0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_reserved0_SHIFT            8

/* I2C_DUAL_CORE1_PER :: CTL_REG :: DIV_CLK [07:07] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DIV_CLK_MASK               0x00000080
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DIV_CLK_SHIFT              7
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DIV_CLK_DEFAULT            0x00000000

/* I2C_DUAL_CORE1_PER :: CTL_REG :: INT_EN [06:06] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_INT_EN_MASK                0x00000040
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_INT_EN_SHIFT               6
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_INT_EN_DEFAULT             0x00000000

/* I2C_DUAL_CORE1_PER :: CTL_REG :: SCL_SEL [05:04] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_SCL_SEL_MASK               0x00000030
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_SCL_SEL_SHIFT              4
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_SCL_SEL_DEFAULT            0x00000000

/* I2C_DUAL_CORE1_PER :: CTL_REG :: DELAY_DIS [03:03] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DELAY_DIS_MASK             0x00000008
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DELAY_DIS_SHIFT            3
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DELAY_DIS_DEFAULT          0x00000000

/* I2C_DUAL_CORE1_PER :: CTL_REG :: DEGLITCH_DIS [02:02] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DEGLITCH_DIS_MASK          0x00000004
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DEGLITCH_DIS_SHIFT         2
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DEGLITCH_DIS_DEFAULT       0x00000000

/* I2C_DUAL_CORE1_PER :: CTL_REG :: DTF [01:00] */
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DTF_MASK                   0x00000003
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DTF_SHIFT                  0
#define BCHP_I2C_DUAL_CORE1_PER_CTL_REG_DTF_DEFAULT                0x00000000

/***************************************************************************
 *IIC_ENABLE - I2C Read/Write Enable And Interrupt
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: reserved0 [31:07] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_reserved0_MASK          0xffffff80
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_reserved0_SHIFT         7

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: RESTART [06:06] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_RESTART_MASK            0x00000040
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_RESTART_SHIFT           6
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_RESTART_DEFAULT         0x00000000

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: NO_START [05:05] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_START_MASK           0x00000020
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_START_SHIFT          5
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_START_DEFAULT        0x00000000

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: NO_STOP [04:04] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_STOP_MASK            0x00000010
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_STOP_SHIFT           4
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_STOP_DEFAULT         0x00000000

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: reserved1 [03:03] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_reserved1_MASK          0x00000008
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_reserved1_SHIFT         3

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: NO_ACK [02:02] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_ACK_MASK             0x00000004
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_ACK_SHIFT            2
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_NO_ACK_DEFAULT          0x00000000

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: INTRP [01:01] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_INTRP_MASK              0x00000002
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_INTRP_SHIFT             1
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_INTRP_DEFAULT           0x00000000

/* I2C_DUAL_CORE1_PER :: IIC_ENABLE :: ENABLE [00:00] */
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_ENABLE_MASK             0x00000001
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_ENABLE_SHIFT            0
#define BCHP_I2C_DUAL_CORE1_PER_IIC_ENABLE_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *DATA_OUT0 - I2C Read Data Byte 0
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT0 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT0 :: DATA_OUT0 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0_DATA_OUT0_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0_DATA_OUT0_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0_DATA_OUT0_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT1 - I2C Read Data Byte 1
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT1 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT1 :: DATA_OUT1 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1_DATA_OUT1_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1_DATA_OUT1_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1_DATA_OUT1_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT2 - I2C Read Data Byte 2
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT2 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT2 :: DATA_OUT2 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2_DATA_OUT2_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2_DATA_OUT2_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2_DATA_OUT2_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT3 - I2C Read Data Byte 3
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT3 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT3 :: DATA_OUT3 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3_DATA_OUT3_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3_DATA_OUT3_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3_DATA_OUT3_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT4 - I2C Read Data Byte 4
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT4 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT4 :: DATA_OUT4 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4_DATA_OUT4_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4_DATA_OUT4_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4_DATA_OUT4_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT5 - I2C Read Data Byte 5
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT5 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT5 :: DATA_OUT5 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5_DATA_OUT5_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5_DATA_OUT5_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5_DATA_OUT5_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT6 - I2C Read Data Byte 6
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT6 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT6 :: DATA_OUT6 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6_DATA_OUT6_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6_DATA_OUT6_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6_DATA_OUT6_DEFAULT        0x00000000

/***************************************************************************
 *DATA_OUT7 - I2C Read Data Byte 7
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: DATA_OUT7 :: reserved0 [31:08] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7_reserved0_MASK           0xffffff00
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7_reserved0_SHIFT          8

/* I2C_DUAL_CORE1_PER :: DATA_OUT7 :: DATA_OUT7 [07:00] */
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7_DATA_OUT7_MASK           0x000000ff
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7_DATA_OUT7_SHIFT          0
#define BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7_DATA_OUT7_DEFAULT        0x00000000

/***************************************************************************
 *CTLHI_REG - I2C Control Register
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: CTLHI_REG :: reserved0 [31:02] */
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_reserved0_MASK           0xfffffffc
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_reserved0_SHIFT          2

/* I2C_DUAL_CORE1_PER :: CTLHI_REG :: IGNORE_ACK [01:01] */
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_IGNORE_ACK_MASK          0x00000002
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_IGNORE_ACK_SHIFT         1
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_IGNORE_ACK_DEFAULT       0x00000000

/* I2C_DUAL_CORE1_PER :: CTLHI_REG :: WAIT_DIS [00:00] */
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_WAIT_DIS_MASK            0x00000001
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_WAIT_DIS_SHIFT           0
#define BCHP_I2C_DUAL_CORE1_PER_CTLHI_REG_WAIT_DIS_DEFAULT         0x00000000

/***************************************************************************
 *SCL_PARAM - I2C SCL Parameter Register
 ***************************************************************************/
/* I2C_DUAL_CORE1_PER :: SCL_PARAM :: reserved0 [31:00] */
#define BCHP_I2C_DUAL_CORE1_PER_SCL_PARAM_reserved0_MASK           0xffffffff
#define BCHP_I2C_DUAL_CORE1_PER_SCL_PARAM_reserved0_SHIFT          0

#endif /* #ifndef BCHP_I2C_DUAL_CORE1_PER_H__ */

/* End of File */
