# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:4
msgid "APB3 definition"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:7
msgid "Introduction"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:9
msgid "This example will show the syntax to define an APB3 ``Bundle``."
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:12
msgid "Specification"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:14
msgid "The specification from ARM could be interpreted as follows:"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:20
msgid "Signal Name"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:21
msgid "Type"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:22
msgid "Driver side"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:23
msgid "Comment"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:24
msgid "PADDR"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:25
msgid "UInt(addressWidth bits)"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:26
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:30
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:34
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:38
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:42
msgid "Master"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:27
msgid "Address in byte"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:28
msgid "PSEL"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:29
msgid "Bits(selWidth)"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:31
msgid "One bit per slave"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:32
msgid "PENABLE"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:33
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:37
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:45
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:53
msgid "Bool"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:36
msgid "PWRITE"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:40
msgid "PWDATA"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:41
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:49
msgid "Bits(dataWidth bits)"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:44
msgid "PREADY"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:46
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:50
#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:54
msgid "Slave"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:48
msgid "PRDATA"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:52
msgid "PSLVERROR"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:55
msgid "Optional"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:59
msgid "Implementation"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:61
msgid "This specification shows that the APB3 bus has multiple possible configurations. To represent that, we can define a configuration class in Scala:"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:68
msgid "Then we can define the APB3 ``Bundle`` which will be used to represent the bus in hardware:"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:76
msgid "Usage"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/apb3.rst:78
msgid "Here is a usage example of this definition:"
msgstr ""
