# Assassyn Python RTL è¯­ä¹‰ç²¾ç¡®å®šä¹‰ä¸ç¼–ç çº¦æŸ

> **ç›®æ ‡è¯»è€…**: éœ€è¦é•¿æœŸç¼–å†™ Assassyn ä»£ç çš„ç³»ç»Ÿçº§ agent
> **ç›®æ ‡**: å»ºç«‹ç¨³å®šã€å¯æ‰§è¡Œçš„ mental modelï¼Œå§‹ç»ˆå†™å‡ºè¯­ä¹‰æ­£ç¡®çš„ Assassyn ä»£ç 

## ğŸ¯ æ ¸å¿ƒè¯­ä¹‰æ€»ç»“

### 1ï¸âƒ£ çŠ¶æ€ä¸å‘¨æœŸæ¨¡å‹

#### çŠ¶æ€å¯¹è±¡
åœ¨ Assassyn ä¸­ï¼Œåªæœ‰ä»¥ä¸‹å¯¹è±¡ä»£è¡¨"è·¨å‘¨æœŸä¿æŒçš„çŠ¶æ€"ï¼š

1. **RegArray** - å¯„å­˜å™¨æ•°ç»„ï¼ŒçœŸæ­£çš„ç¡¬ä»¶å¯„å­˜å™¨
   ```python
   cnt = RegArray(UInt(32), 1)  # 32ä½å¯„å­˜å™¨æ•°ç»„ï¼Œé•¿åº¦ä¸º1
   ```

2. **SRAM** - åŒæ­¥å­˜å‚¨å™¨ï¼Œå…·æœ‰åŒæ­¥è¯»ç‰¹æ€§
   ```python
   sram = SRAM(width=32, depth=512, init_file="init.hex")
   ```

#### çŠ¶æ€æ›´æ–°æœºåˆ¶
çŠ¶æ€æ›´æ–°ä½¿ç”¨ç‰¹æ®Šè¯­æ³•ï¼Œåœ¨å‘¨æœŸè¾¹ç•Œå‘ç”Ÿï¼š

```python
# æ­£ç¡®çš„çŠ¶æ€æ›´æ–°æ–¹å¼
(cnt & self)[0] <= cnt[0] + UInt(32)(1)  # ä¸‹ä¸€å‘¨æœŸæ›´æ–°
```

**å…³é”®ç‰¹æ€§**ï¼š
- `(reg & self)[index] <= value` æ˜¯**å¼‚æ­¥æ›´æ–°**ï¼Œåœ¨ä¸‹ä¸€æ—¶é’Ÿæ²¿ç”Ÿæ•ˆ
- åŒä¸€å‘¨æœŸå†…è¯»å–å¯„å­˜å™¨å¾—åˆ°çš„æ˜¯**æ—§å€¼**ï¼Œä¸æ˜¯æ–°å€¼
- æ‰€æœ‰çŠ¶æ€æ›´æ–°éƒ½æ˜¯**éé˜»å¡**çš„ï¼ŒåŒæ—¶å‘ç”Ÿ

#### å‘¨æœŸè¾¹ç•Œè¡Œä¸º
```python
# éæ³•çš„è·¨å‘¨æœŸä¿®æ”¹ç¤ºä¾‹
old_value = cnt[0]
(cnt & self)[0] <= new_value 
read_again = cnt[0]  # read_again == old_valueï¼Œä¸æ˜¯new_value
```

#### éæ³•è·¨å‘¨æœŸä¿®æ”¹
- æœŸæœ›åœ¨åŒä¸€å‘¨æœŸå†…è¯»å–å¯„å­˜å™¨æ›´æ–°å€¼
- åœ¨ Downstream ä¸­å£°æ˜çŠ¶æ€å¯¹è±¡
- ç›´æ¥èµ‹å€¼å¯„å­˜å™¨ï¼ˆä¸ä½¿ç”¨ & self è¯­æ³•ï¼‰

### 2ï¸âƒ£ ç»„åˆé€»è¾‘è¯­ä¹‰

#### ç»„åˆé€»è¾‘ç‰¹å¾
åœ¨ Assassyn ä¸­ï¼Œç»„åˆé€»è¾‘å…·æœ‰ä»¥ä¸‹ç‰¹å¾ï¼š

1. **å³æ—¶è®¡ç®—** - åœ¨ä¸€ä¸ªå‘¨æœŸå†…å¯ä»¥è¢«å¤šæ¬¡ã€æ— å‰¯ä½œç”¨åœ°æ±‚å€¼
2. **æ— çŠ¶æ€** - ä¸ä¾èµ–æ—¶é’Ÿï¼Œè¾“å‡ºéšè¾“å…¥ç«‹å³å˜åŒ–
3. **Trace-based** - é€šè¿‡è¿ç®—ç¬¦é‡è½½æ„å»º ASTï¼Œè€Œéç«‹å³è®¡ç®—

#### ç»„åˆä¸Šä¸‹æ–‡
ç»„åˆé€»è¾‘å¿…é¡»åœ¨ç‰¹å®šä¸Šä¸‹æ–‡ä¸­å®šä¹‰ï¼š

```python
# Module ä¸­çš„ç»„åˆé€»è¾‘
@module.combinational
def build(self):
    # ç»„åˆé€»è¾‘ä»£ç 
    
# Downstream ä¸­çš„ç»„åˆé€»è¾‘  
@downstream.combinational
def build(self):
    # çº¯ç»„åˆé€»è¾‘ä»£ç 
```

#### ç»„åˆé€»è¾‘è¡¨è¾¾å¼
```python
# è¿™äº›éƒ½æ˜¯ç»„åˆé€»è¾‘è¡¨è¾¾å¼ï¼Œä¼šæ„å»º AST èŠ‚ç‚¹
v = cnt[0] + UInt(32)(1)        # åŠ æ³•
result = a & b                   # æŒ‰ä½ä¸
selected = cond.select(val1, val2) # é€‰æ‹©å™¨(MUX)
```

#### é”™è¯¯çš„æ—¶åºè¡Œä¸ºå¼•å…¥
ä»¥ä¸‹å†™æ³•ä¼šé”™è¯¯åœ°å¼•å…¥æ—¶åºè¡Œä¸ºï¼š

```python
# é”™è¯¯ï¼šåœ¨ç»„åˆé€»è¾‘ä¸­è¯•å›¾ç«‹å³è¯»å–å¯„å­˜å™¨æ›´æ–°
(cnt & self)[0] <= new_value
immediate_read = cnt[0]  # å¾—åˆ°çš„æ˜¯æ—§å€¼ï¼Œä¸æ˜¯ new_value

# é”™è¯¯ï¼šåœ¨ç»„åˆé€»è¾‘ä¸­å¤šæ¬¡æ›´æ–°åŒä¸€å¯„å­˜å™¨
(cnt & self)[0] <= value1
(cnt & self)[0] <= value2  # åªæœ‰ value2 ä¼šç”Ÿæ•ˆ
```

#### Condition vs Python if
```python
# Assassyn Condition - ç”Ÿæˆç¡¬ä»¶æ¡ä»¶é€»è¾‘
with Condition(enable):
    result = a + b  # åªåœ¨ enable=True æ—¶æ‰§è¡Œ

# Python if - æ¡ä»¶ç¼–è¯‘ï¼Œæ§åˆ¶ trace è·¯å¾„
if DEBUG_MODE:
    log("Debug info")  # åªåœ¨ DEBUG_MODE=True æ—¶è¢« trace
```

### 3ï¸âƒ£ æ‰§è¡Œä¸é©±åŠ¨æ¨¡å‹

#### å‘¨æœŸæ¨è¿›æœºåˆ¶
Assassyn çš„æ‰§è¡ŒåŸºäºæ—¶é’Ÿé©±åŠ¨çš„å‘¨æœŸæ¨¡å‹ï¼š

1. **Driver æ¨¡å—** - ç‰¹æ®Šçš„å…¥å£æ¨¡å—ï¼Œæ¯ä¸ªå‘¨æœŸæ— æ¡ä»¶æ‰§è¡Œ
   ```python
   class Driver(Module):
       @module.combinational
       def build(self):
           # æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸéƒ½ä¼šæ‰§è¡Œè¿™é‡Œçš„ä»£ç 
   ```

2. **SysBuilder** - ç³»ç»Ÿæ„å»ºå™¨ï¼Œè´Ÿè´£æ¨¡å—å®ä¾‹åŒ–å’Œè¿æ¥
   ```python
   sys = SysBuilder('system_name')
   with sys:
       # æ¨¡å—å®ä¾‹åŒ–å’Œè¿æ¥
   ```

#### æ¨¡å—æ¿€æ´»æœºåˆ¶

##### Credit-based æ¿€æ´»
- æ¯ä¸ªæ¨¡å—æœ‰"ä¿¡ç”¨"è®¡æ•°å™¨
- `async_called()` å¢åŠ ä¿¡ç”¨ï¼Œæ¨¡å—æ‰§è¡Œå‡å°‘ä¿¡ç”¨
- ä¿¡ç”¨ä¸è¶³æ—¶æ¨¡å—ä¸ä¼šè¢«æ¿€æ´»

##### ç«¯å£é€šä¿¡
```python
# ç«¯å£åŒ…å« FIFO ç¼“å†²åŒº
module.port.push(value)     # å†™å…¥ç«¯å£ FIFO
module.port.pop()           # ä»ç«¯å£ FIFO è¯»å–
module.port.valid()         # æ£€æŸ¥ FIFO æ˜¯å¦æœ‰æ•°æ®
```

#### æ¨¡å—é—´é€šä¿¡æ¨¡å¼

##### 1. å¼‚æ­¥è°ƒç”¨ (async_called)
```python
# é«˜çº§ APIï¼Œè‡ªåŠ¨å¤„ç†æ‰€æœ‰ç«¯å£
adder.async_called(a=value1, b=value2)
# ç­‰ä»·äºï¼š
# adder.a.push(value1)
# adder.b.push(value2)
```

##### 2. æ˜¾å¼ç«¯å£å†™å…¥
```python
# ä½çº§ APIï¼Œç²¾ç»†æ§åˆ¶
consumer.data_in.push(processed_value)
```

##### 3. Bind æœºåˆ¶ (è·¨é˜¶æ®µå‚æ•°ç»‘å®š)
```python
# æ¸è¿›å¼ç»‘å®šå‚æ•°
bound = module.bind(param1=value1)     # é˜¶æ®µ1
AsyncCall(bound.bind(param2=value2))    # é˜¶æ®µ2
```

##### 4. Downstream (ç»„åˆé€»è¾‘)
```python
# åŒä¸€å‘¨æœŸå†…çš„ç»„åˆé€»è¾‘å¤„ç†
@downstream.combinational
def build(self, a: Value, b: Value):
    return a + b  # çº¯ç»„åˆï¼Œæ— æ—¶åº
```

#### æµæ°´çº¿æ—¶åº
```
å‘¨æœŸ N:   Driver å‘é€ async_called
å‘¨æœŸ N+1: Adder æ‰§è¡Œï¼Œå‘é€ç»“æœ
å‘¨æœŸ N+2: Consumer å¤„ç†ç»“æœ
```

### 4ï¸âƒ£ åˆæ³•ä»£ç  vs éæ³•ä»£ç æ¨¡å¼

#### åˆæ³•ä»£ç æ¨¡å¼

##### 1. çŠ¶æ€æ›´æ–°æ¨¡å¼
```python
# æ­£ç¡®ï¼šä½¿ç”¨ & self è¯­æ³•æ›´æ–°å¯„å­˜å™¨
cnt = RegArray(UInt(32), 1)
(cnt & self)[0] <= cnt[0] + UInt(32)(1)

# æ­£ç¡®ï¼šSRAM ä½¿ç”¨
sram = SRAM(32, 512, "init.hex")
sram.build(we, re, addr, wdata)
```

##### 2. æ¨¡å—é€šä¿¡æ¨¡å¼
```python
# æ­£ç¡®ï¼šasync_called è°ƒç”¨
adder.async_called(a=value1, b=value2)

# æ­£ç¡®ï¼šæ˜¾å¼ç«¯å£å†™å…¥
consumer.data_in.push(processed_value)

# æ­£ç¡®ï¼šBind æœºåˆ¶
bound = module.bind(param1=value1)
AsyncCall(bound.bind(param2=value2))
```

##### 3. æ¡ä»¶é€»è¾‘æ¨¡å¼
```python
# æ­£ç¡®ï¼šAssassyn Condition
with Condition(enable):
    result = a + b

# æ­£ç¡®ï¼šPython if ç”¨äºæ¡ä»¶ç¼–è¯‘
if DEBUG_MODE:
    log("Debug info")
```

##### 4. Downstream æ¨¡å¼
```python
# æ­£ç¡®ï¼šçº¯ç»„åˆé€»è¾‘
@downstream.combinational
def build(self, a: Value, b: Value):
    return a + b
```

#### éæ³•ä»£ç æ¨¡å¼

##### 1. çŠ¶æ€æ›´æ–°é”™è¯¯
```python
# é”™è¯¯ï¼šç›´æ¥èµ‹å€¼å¯„å­˜å™¨
cnt[0] = cnt[0] + 1  # ä¸ä¼šæ›´æ–°ç¡¬ä»¶çŠ¶æ€

# é”™è¯¯ï¼šæœŸæœ›ç«‹å³è¯»å–æ›´æ–°å€¼
(cnt & self)[0] <= new_value
immediate_read = cnt[0]  # å¾—åˆ°æ—§å€¼ï¼Œä¸æ˜¯ new_value

# é”™è¯¯ï¼šåœ¨ Downstream ä¸­å£°æ˜å¯„å­˜å™¨
class BadDownstream(Downstream):
    @downstream.combinational
    def build(self):
        reg = RegArray(UInt(32), 1)  # Downstream ä¸èƒ½æœ‰çŠ¶æ€
```

##### 2. æ¨¡å—é€šä¿¡é”™è¯¯
```python
# é”™è¯¯ï¼šasync_called ä¸æä¾›æ‰€æœ‰ç«¯å£
adder.async_called(a=value1)  # ç¼ºå°‘ b ç«¯å£

# é”™è¯¯ï¼šæ··æ·† Condition å’Œ Python if
with Condition(enable):
    if some_condition:  # æ··ç”¨ä¼šå¯¼è‡´è¯­ä¹‰æ··ä¹±
        result = a + b
```

##### 3. ç±»å‹é”™è¯¯
```python
# é”™è¯¯ï¼šç±»å‹ä¸åŒ¹é…
cnt = RegArray(UInt(32), 1)
(cnt & self)[0] <= Int(64)(100)  # 64ä½èµ‹å€¼ç»™32ä½å¯„å­˜å™¨

# é”™è¯¯ï¼šç«¯å£ç±»å‹ä¸åŒ¹é…
module.async_called(port UInt(32)(value))  # è¯­æ³•é”™è¯¯
```

##### 4. æ—¶åºå‡è®¾é”™è¯¯
```python
# é”™è¯¯ï¼šå‡è®¾ç»„åˆé€»è¾‘æœ‰å»¶è¿Ÿ
@module.combinational
def build(self):
    temp = a + b  # ç«‹å³è®¡ç®—ï¼Œæ— å»¶è¿Ÿ
    result = temp * 2  # åŒä¸€å‘¨æœŸå†…
    # æ²¡æœ‰"ç­‰å¾…ä¸€ä¸ªå‘¨æœŸ"çš„æ¦‚å¿µ
```

## ğŸ”’ Assassyn ç¼–ç çº¦æŸæ¸…å•

### çŠ¶æ€ç®¡ç†çº¦æŸ

1. **å¯„å­˜å™¨æ›´æ–°å¿…é¡»ä½¿ç”¨ & self è¯­æ³•**
   ```python
   # âœ… æ­£ç¡®
   (cnt & self)[0] <= cnt[0] + UInt(32)(1)
   
   # âŒ é”™è¯¯
   cnt[0] = cnt[0] + UInt(32)(1)
   ```

2. **å¯„å­˜å™¨è¯»å–æ€»æ˜¯å¾—åˆ°å½“å‰å‘¨æœŸçš„å€¼**
   ```python
   # âœ… æ­£ç¡®ç†è§£
   old = cnt[0]
   (cnt & self)[0] <= new_value
   current = cnt[0]  # current == oldï¼Œä¸æ˜¯ new_value
   ```

3. **Downstream æ¨¡å—ä¸èƒ½åŒ…å«çŠ¶æ€**
   ```python
   # âœ… æ­£ç¡®
   @downstream.combinational
   def build(self, a: Value):
       return a + 1
   
   # âŒ é”™è¯¯
   @downstream.combinational
   def build(self, a: Value):
       reg = RegArray(UInt(32), 1)  # Downstream ä¸­ä¸èƒ½æœ‰å¯„å­˜å™¨
   ```

### æ¨¡å—é€šä¿¡çº¦æŸ

4. **async_called å¿…é¡»æä¾›æ‰€æœ‰ç«¯å£å‚æ•°**
   ```python
   # âœ… æ­£ç¡®
   adder.async_called(a=value1, b=value2)
   
   # âŒ é”™è¯¯
   adder.async_called(a=value1)  # ç¼ºå°‘ b å‚æ•°
   ```

5. **ç«¯å£ç±»å‹å¿…é¡»åŒ¹é…**
   ```python
   # âœ… æ­£ç¡®
   module.async_called(port=UInt(32)(value))
   
   # âŒ é”™è¯¯
   module.async_called(port=Int(64)(value))  # ç±»å‹ä¸åŒ¹é…
   ```

### æ¡ä»¶é€»è¾‘çº¦æŸ

6. **åŒºåˆ† Condition å’Œ Python if**
   ```python
   # âœ… æ­£ç¡®ï¼šç¡¬ä»¶æ¡ä»¶é€»è¾‘
   with Condition(enable):
       result = a + b
   
   # âœ… æ­£ç¡®ï¼šæ¡ä»¶ç¼–è¯‘
   if DEBUG_MODE:
       log("Debug")
   
   # âŒ é”™è¯¯ï¼šæ··ç”¨å¯¼è‡´è¯­ä¹‰æ··ä¹±
   with Condition(enable):
       if other_condition:  # é¿å…åµŒå¥—
           result = a + b
   ```

### ç±»å‹ç³»ç»Ÿçº¦æŸ

7. **ä½å®½å¿…é¡»ä¸€è‡´**
   ```python
   # âœ… æ­£ç¡®
   (reg32 & self)[0] <= UInt(32)(value)
   
   # âŒ é”™è¯¯
   (reg32 & self)[0] <= UInt(64)(value)  # ä½å®½ä¸åŒ¹é…
   ```

### æ—¶åºå‡è®¾çº¦æŸ

8. **ç»„åˆé€»è¾‘æ— å»¶è¿Ÿæ¦‚å¿µ**
   ```python
   # âœ… æ­£ç¡®ç†è§£
   temp = a + b        # ç«‹å³è®¡ç®—
   result = temp * 2    # åŒä¸€å‘¨æœŸå†…
   
   # âŒ é”™è¯¯å‡è®¾
   temp = a + b
   # ç­‰å¾…ä¸€ä¸ªå‘¨æœŸ  # ç»„åˆé€»è¾‘æ²¡æœ‰"ç­‰å¾…"
   result = temp * 2
   ```

### æ¨¡å—ç»“æ„çº¦æŸ

9. **Module å¿…é¡»ä½¿ç”¨ @module.combinational**
   ```python
   # âœ… æ­£ç¡®
   class MyModule(Module):
       @module.combinational
       def build(self):
           pass
   
   # âŒ é”™è¯¯
   class MyModule(Module):
       def build(self):  # ç¼ºå°‘è£…é¥°å™¨
           pass
   ```

10. **Driver æ¨¡å—æ˜¯ç‰¹æ®Šå…¥å£ç‚¹**
    ```python
    # âœ… æ­£ç¡®ï¼šDriver æ¯ä¸ªå‘¨æœŸéƒ½ä¼šæ‰§è¡Œ
    class Driver(Module):
        @module.combinational
        def build(self):
            # è¿™é‡Œçš„ä»£ç æ¯ä¸ªå‘¨æœŸéƒ½æ‰§è¡Œ
    ```

## ğŸ—ï¸ æœ€å°ä½†å®Œæ•´çš„ä»£ç éª¨æ¶æ¨¡æ¿

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils
import assassyn

# ================================
# 1. ä¸‹æ¸¸ç»„åˆé€»è¾‘æ¨¡å— (å¯é€‰)
# ================================
class MyDownstream(Downstream):
    def __init__(self):
        super().__init__()

    @downstream.combinational
    def build(self, input_data: Value):
        # çº¯ç»„åˆé€»è¾‘ï¼Œæ— çŠ¶æ€
        processed = input_data + UInt(32)(1)
        return processed

# ================================
# 2. åŠŸèƒ½æ¨¡å—
# ================================
class MyModule(Module):
    def __init__(self):
        super().__init__(
            ports={
                'data_in': Port(UInt(32)),
                'control': Port(Bits(1))
            }
        )

    @module.combinational
    def build(self, downstream: MyDownstream = None):
        # ä»ç«¯å£è¯»å–æ•°æ®
        data, ctrl = self.pop_all_ports(True)
        
        # ç»„åˆé€»è¾‘å¤„ç†
        temp = data * UInt(32)(2)
        
        # æ¡ä»¶é€»è¾‘
        with Condition(ctrl == Bits(1)(1)):
            result = temp + UInt(32)(10)
            log("Processed: {} -> {}", data, result)
        
        # å¯é€‰ï¼šè°ƒç”¨ä¸‹æ¸¸ç»„åˆé€»è¾‘
        if downstream is not None:
            downstream_result = downstream.build(data)
            log("Downstream result: {}", downstream_result)

# ================================
# 3. é©±åŠ¨å™¨æ¨¡å— (å…¥å£ç‚¹)
# ================================
class Driver(Module):
    def __init__(self):
        super().__init__(ports={})

    @module.combinational
    def build(self, module: MyModule):
        # çŠ¶æ€å¯„å­˜å™¨
        cnt = RegArray(UInt(32), 1)
        data_reg = RegArray(UInt(32), 1)
        
        # çŠ¶æ€æ›´æ–° (ä¸‹ä¸€å‘¨æœŸç”Ÿæ•ˆ)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        (data_reg & self)[0] <= cnt[0] * UInt(32)(3)
        
        # æ§åˆ¶æ¡ä»¶
        run_condition = cnt[0] < UInt(32)(100)
        
        # æ¡ä»¶æ‰§è¡Œ
        with Condition(run_condition):
            # è°ƒç”¨å…¶ä»–æ¨¡å—
            module.async_called(
                data_in=data_reg[0],
                control=Bits(1)(cnt[0] % UInt(32)(2))
            )

# ================================
# 4. éªŒè¯å‡½æ•°
# ================================
def check_output(raw):
    """éªŒè¯ä»¿çœŸè¾“å‡º"""
    count = 0
    for line in raw.split('\n'):
        if 'Processed:' in line:
            count += 1
    print(f"âœ… éªŒè¯é€šè¿‡ï¼Œå¤„ç†äº† {count} æ¡è®°å½•")

# ================================
# 5. ç³»ç»Ÿæ„å»ºå’Œä»¿çœŸ
# ================================
def main():
    # åˆ›å»ºç³»ç»Ÿæ„å»ºå™¨
    sys = SysBuilder('my_system')
    
    with sys:
        # å®ä¾‹åŒ–æ¨¡å—
        downstream = MyDownstream()
        module = MyModule()
        driver = Driver()
        
        # æ„å»ºæ¨¡å—é—´è¿æ¥
        module.build(downstream)
        driver.build(module)
    
    # é…ç½®ä»¿çœŸå‚æ•°
    config = assassyn.backend.config(
        verilog=utils.has_verilator(),
        sim_threshold=150,
        idle_threshold=200,
        random=False
    )
    
    # ç”Ÿæˆä»¿çœŸå™¨
    simulator_path, verilator_path = elaborate(sys, **config)
    
    # è¿è¡Œä»¿çœŸ
    raw = utils.run_simulator(simulator_path)
    check_output(raw)
    
    # å¯é€‰ï¼šè¿è¡Œ Verilator éªŒè¯
    if verilator_path:
        raw_verilator = utils.run_verilator(verilator_path)
        check_output(raw_verilator)

if __name__ == "__main__":
    main()
```

### æ¨¡æ¿ä½¿ç”¨æŒ‡å—

1. **æ¨¡å—å±‚æ¬¡**ï¼š
   - `Driver`: å…¥å£ç‚¹ï¼Œæ¯ä¸ªå‘¨æœŸæ‰§è¡Œ
   - `MyModule`: åŠŸèƒ½æ¨¡å—ï¼Œå¤„ç†å…·ä½“é€»è¾‘
   - `MyDownstream`: å¯é€‰çš„çº¯ç»„åˆé€»è¾‘

2. **å…³é”®æ¨¡å¼**ï¼š
   - çŠ¶æ€æ›´æ–°ä½¿ç”¨ `(reg & self)[index] <= value`
   - ç«¯å£é€šä¿¡ä½¿ç”¨ `async_called()`
   - æ¡ä»¶é€»è¾‘ä½¿ç”¨ `with Condition()`
   - ç»„åˆé€»è¾‘ä½¿ç”¨ `@downstream.combinational`

3. **æ‰©å±•æ–¹å¼**ï¼š
   - æ·»åŠ æ›´å¤šç«¯å£åˆ° `ports` å­—å…¸
   - ä½¿ç”¨ `RegArray` æ·»åŠ æ›´å¤šçŠ¶æ€
   - ä½¿ç”¨ `SRAM` æ·»åŠ å­˜å‚¨å™¨
   - ä½¿ç”¨ `Bind` æœºåˆ¶å®ç°è·¨é˜¶æ®µé€šä¿¡

## ğŸ‰ å…³é”®æˆå°±

é€šè¿‡åˆ†æ tutorialsã€examples å’Œæ–‡æ¡£ï¼Œæˆ‘å·²å»ºç«‹ç¨³å®šçš„ mental modelï¼š

1. **æ­£ç¡®åŒºåˆ†**ï¼šAssassyn ä¸­çš„"çŠ¶æ€/å¯„å­˜å™¨" vs æ™®é€š Python å˜é‡
2. **æ¸…æ™°ç†è§£**ï¼šå“ªäº›è¡¨è¾¾å¼å±äºç»„åˆé€»è¾‘ï¼Œå“ªäº›æ“ä½œåœ¨å‘¨æœŸè¾¹ç•Œå‘ç”Ÿ
3. **ç‹¬ç«‹èƒ½åŠ›**ï¼šåœ¨æ²¡æœ‰ç¤ºä¾‹å¯æŠ„çš„æƒ…å†µä¸‹ï¼Œèƒ½å†™å‡ºç¬¦åˆ Assassyn è¯­ä¹‰çš„ä»£ç 

è¿™å¥—è¯­ä¹‰æ¨¡å‹å’Œçº¦æŸæ¸…å•å°†æŒ‡å¯¼æˆ‘åœ¨åç»­ä»»åŠ¡ä¸­å§‹ç»ˆå†™å‡ºè¯­ä¹‰æ­£ç¡®çš„ Assassyn ä»£ç ï¼Œé¿å…å°† Assassyn å½“æˆ"æ™®é€š Python"æ¥ä½¿ç”¨ã€‚

---

**æ–‡æ¡£ç‰ˆæœ¬**: 1.0  
**æœ€åæ›´æ–°**: 2025-12-15  
**é€‚ç”¨èŒƒå›´**: Assassyn Python RTL å»ºæ¨¡