# Reading D:/Program Files/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# do lab1_121220307_ARM32_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\Program Files\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program Files\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {lab1_121220307_ARM32_7_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module lab1_121220307_ARM32
# 
# Top level modules:
# 	lab1_121220307_ARM32
# 
# vlog -vlog01compat -work work +incdir+F:/lab1_121220307_ARM32/simulation/modelsim {F:/lab1_121220307_ARM32/simulation/modelsim/lab1_121220307_ARM32.vt}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module lab1_121220307_ARM32_vlg_tst
# 
# Top level modules:
# 	lab1_121220307_ARM32_vlg_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  lab1_121220307_ARM32_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps lab1_121220307_ARM32_vlg_tst 
# Loading work.lab1_121220307_ARM32_vlg_tst
# Loading work.lab1_121220307_ARM32
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# SDF 10.0d Compiler 2012.01 Jan 18 2012
# 
# Loading instances from lab1_121220307_ARM32_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from lab1_121220307_ARM32_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_121220307_ARM32_vlg_tst File: F:/lab1_121220307_ARM32/simulation/modelsim/lab1_121220307_ARM32.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Simulation stop requested.
