<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: SD/MMC Controller Internal DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_m_m_c___d_m_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SD/MMC Controller Internal DMA</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_m_m_c.html">SD/MMC Controller API</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The internal DMA controller has a control and status register interface and a single transmit or receive engine, which transfers data from system memory to the card and vice versa. The controller uses a descriptor mechanism to efficiently move data from source to destination with minimal host processor intervention. You can set up the controller to interrupt the host processor in situations such as transmit and receive data transfer completion from the card, as well as other normal or error conditions. The DMA controller and the host driver communicate through a single data structure.</p>
<p>The internal DMA controller transfers the data received from the card to the data buffer in the system memory, and transfers transmit data from the data buffer in the memory to the controller's FIFO buffer. Descriptors that reside in the system memory act as pointers to these buffers.</p>
<p>A data buffer resides in the physical memory space of the system memory and consists of complete or partial data. The buffer status is maintained in the descriptor. Data chaining refers to data that spans multiple data buffers. However, a single descriptor cannot span multiple data buffers.</p>
<p>A single descriptor is used for both reception and transmission. The base address of the list is written into the descriptor list base address register. A descriptor list is forward linked. The last descriptor can point back to the first entry to create a ring structure. The descriptor list resides in the physical memory address space of the host. Each descriptor can point to a maximum of two data buffers. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s">ALT_SDMMC_DMA_BUF_DESC_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">ALT_SDMMC_DMA_BUF_DESC_s::DES0</a></td></tr>
<tr class="separator:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">ALT_SDMMC_DMA_BUF_DESC_s::DES1</a></td></tr>
<tr class="separator:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">ALT_SDMMC_DMA_BUF_DESC_s::DES2</a></td></tr>
<tr class="separator:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">ALT_SDMMC_DMA_BUF_DESC_s::DES3</a></td></tr>
<tr class="separator:union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld">ALT_SDMMC_DMA_BUF_DESC_s::DES0.fld</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld">ALT_SDMMC_DMA_BUF_DESC_s::DES1.fld</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld">ALT_SDMMC_DMA_BUF_DESC_s::DES2.fld</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld">ALT_SDMMC_DMA_BUF_DESC_s::DES3.fld</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5598df9e51f8158dd9dc95db6dc389d8"><td class="memItemLeft" align="right" valign="top">typedef enum <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga19db11234c2c5931d9f0be170cb38313">ALT_SDMMC_DMA_INT_STATUS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a></td></tr>
<tr class="separator:ga5598df9e51f8158dd9dc95db6dc389d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f05cb079ce6054628f9b7a34019ebd"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s">ALT_SDMMC_DMA_BUF_DESC_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga14f05cb079ce6054628f9b7a34019ebd">ALT_SDMMC_DMA_BUF_DESC_t</a></td></tr>
<tr class="separator:ga14f05cb079ce6054628f9b7a34019ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08715043042d29e0128b3ef1bfa5a08f"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga8c4d29ab9b84d7c60c9b55684d01036b">ALT_SDMMC_DMA_PBL_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga08715043042d29e0128b3ef1bfa5a08f">ALT_SDMMC_DMA_PBL_t</a></td></tr>
<tr class="separator:ga08715043042d29e0128b3ef1bfa5a08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga19db11234c2c5931d9f0be170cb38313"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga19db11234c2c5931d9f0be170cb38313">ALT_SDMMC_DMA_INT_STATUS_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313ad3376852be809f27090cca37c679074f">ALT_SDMMC_DMA_INT_STATUS_TI</a> = (1UL &lt;&lt; 0), 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313a91966d044a3db9da975252f066feb674">ALT_SDMMC_DMA_INT_STATUS_RI</a> = (1UL &lt;&lt; 1), 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313a93d231fb84cc5a155dfb1166501ac842">ALT_SDMMC_DMA_INT_STATUS_FBE</a> = (1UL &lt;&lt; 2), 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313af74f773cd2b4652d551b413314918e67">ALT_SDMMC_DMA_INT_STATUS_DU</a> = (1UL &lt;&lt; 4), 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313acbcd031c4499be4c21386ca2af15f67e">ALT_SDMMC_DMA_INT_STATUS_CES</a> = (1UL &lt;&lt; 5), 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313af0cbcc75b27cb512b30c58b6059916e9">ALT_SDMMC_DMA_INT_STATUS_NI</a> = (1UL &lt;&lt; 8), 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga19db11234c2c5931d9f0be170cb38313ad5b3b0705edc82cfb1790f33cf30746c">ALT_SDMMC_DMA_INT_STATUS_AI</a> = (1UL &lt;&lt; 9)
<br/>
 }</td></tr>
<tr class="separator:ga19db11234c2c5931d9f0be170cb38313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4d29ab9b84d7c60c9b55684d01036b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga8c4d29ab9b84d7c60c9b55684d01036b">ALT_SDMMC_DMA_PBL_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036bae1d75613dc2c2dc76dc482b5981c2e9d">ALT_SDMMC_DMA_PBL_1</a> = 0x0, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba0211a09b4a14c9b0af17cda53435bd6d">ALT_SDMMC_DMA_PBL_4</a> = 0x1, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba33f394b34b01c8bec85332135efcda50">ALT_SDMMC_DMA_PBL_8</a> = 0x2, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba808606772c2d9cf2870c2f4eb5cc0fdd">ALT_SDMMC_DMA_PBL_16</a> = 0x3, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba96fe71a5fa2f4f2c2755e1abef23813d">ALT_SDMMC_DMA_PBL_32</a> = 0x4, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba5b8fb0222e4df6018deadfe4852fa353">ALT_SDMMC_DMA_PBL_64</a> = 0x5, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba086e68b456ae9e7b8067776b48adc527">ALT_SDMMC_DMA_PBL_128</a> = 0x6, 
<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gga8c4d29ab9b84d7c60c9b55684d01036ba47a4e7972a500958930496ec265e4421">ALT_SDMMC_DMA_PBL_256</a> = 0x7
<br/>
 }</td></tr>
<tr class="separator:ga8c4d29ab9b84d7c60c9b55684d01036b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga40ec83623b1522e657dca0b885a77cd5"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga40ec83623b1522e657dca0b885a77cd5">alt_sdmmc_dma_reset</a> (void)</td></tr>
<tr class="separator:ga40ec83623b1522e657dca0b885a77cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309ccd73cb4dab05bc637e685ab1a0bf"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga309ccd73cb4dab05bc637e685ab1a0bf">alt_sdmmc_dma_disable</a> (void)</td></tr>
<tr class="separator:ga309ccd73cb4dab05bc637e685ab1a0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1de1715a5e957167e81e62af958f95"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gaca1de1715a5e957167e81e62af958f95">alt_sdmmc_is_dma_enabled</a> (void)</td></tr>
<tr class="separator:gaca1de1715a5e957167e81e62af958f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e121bc5013e7bb1a2feb19963dc4d1"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga87e121bc5013e7bb1a2feb19963dc4d1">alt_sdmmc_dma_enable</a> (void)</td></tr>
<tr class="separator:ga87e121bc5013e7bb1a2feb19963dc4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b98c4c7590f6f0f52f63385f111e18"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga41b98c4c7590f6f0f52f63385f111e18">alt_sdmmc_dma_start</a> (<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga14f05cb079ce6054628f9b7a34019ebd">ALT_SDMMC_DMA_BUF_DESC_t</a> *buf_desc_list, const uint32_t desc_skip_len, const <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga08715043042d29e0128b3ef1bfa5a08f">ALT_SDMMC_DMA_PBL_t</a> burst_len, const bool use_fixed_burst)</td></tr>
<tr class="separator:ga41b98c4c7590f6f0f52f63385f111e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8a8b587917844c83a8acc93555dc65"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gabf8a8b587917844c83a8acc93555dc65">alt_sdmmc_poll_demand_set</a> (const uint32_t value)</td></tr>
<tr class="separator:gabf8a8b587917844c83a8acc93555dc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce1612f27556aded7b1bd5a11cd106f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga3ce1612f27556aded7b1bd5a11cd106f">alt_sdmmc_dma_int_status_get</a> (void)</td></tr>
<tr class="separator:ga3ce1612f27556aded7b1bd5a11cd106f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd1084a0c9e9dd2474b2d43d882a32b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gaedd1084a0c9e9dd2474b2d43d882a32b">alt_sdmmc_dma_int_mask_get</a> (void)</td></tr>
<tr class="separator:gaedd1084a0c9e9dd2474b2d43d882a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b52dce5714a861366dd06f1d436c68"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gab8b52dce5714a861366dd06f1d436c68">alt_sdmmc_dma_int_clear</a> (const uint32_t mask)</td></tr>
<tr class="separator:gab8b52dce5714a861366dd06f1d436c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ace59987e0ce9f82641ec6b9b0daf3"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga60ace59987e0ce9f82641ec6b9b0daf3">alt_sdmmc_dma_int_disable</a> (const uint32_t mask)</td></tr>
<tr class="separator:ga60ace59987e0ce9f82641ec6b9b0daf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c840f592c2361466ad279cca370bee"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gaf5c840f592c2361466ad279cca370bee">alt_sdmmc_dma_int_enable</a> (const uint32_t mask)</td></tr>
<tr class="separator:gaf5c840f592c2361466ad279cca370bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s" id="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDMMC_DMA_BUF_DESC_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>This type defines the SD/MMC controller internal DMA controller descriptor structure.</p>
<p>The internal DMA controller uses these types of descriptor structures:</p>
<ul>
<li>Dual-buffer structure - The distance between two descriptors is determined by the skip length value written to the descriptor skip length field of the bus mode register.</li>
<li>Chain structure - Each descriptor points to a unique buffer, and to the next descriptor in a linked list. </li>
</ul>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0dc37ec669477168ffd8852a29e09db0"></a>union <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a></td>
<td class="fieldname">
des0</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a> field in the internal DMA controller descriptor contains control and status information. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a071c51fef8c3005e7cbe8836a3b1c7da"></a>union <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a></td>
<td class="fieldname">
des1</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a> descriptor field contains the buffer size. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4cf0895a9409a8c1f4c6633fc5fb9216"></a>union <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a></td>
<td class="fieldname">
des2</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> descriptor field contains the address pointer to the data buffer. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aad99a9a6e0eb723667f27b5fcdb1dbd1"></a>union <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a></td>
<td class="fieldname">
des3</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a> descriptor field contains the address pointer to the next descriptor if the present descriptor is not the last descriptor in a chained descriptor structure or the second buffer address for a dual-buffer structure. </td></tr>
</table>

</div>
</div>
<a name="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0" id="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union ALT_SDMMC_DMA_BUF_DESC_s::DES0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a> field in the internal DMA controller descriptor contains control and status information. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9101453d1ed801215358ac5986a5dcbb"></a>struct <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld">DES0</a></td>
<td class="fieldname">
fld</td>
<td class="fielddoc">
Union data member access to <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a> fields. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a26631e1ff182929d58081588d9fac1cd"></a>uint32_t</td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a> raw register aggregate value. </td></tr>
</table>

</div>
</div>
<a name="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1" id="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union ALT_SDMMC_DMA_BUF_DESC_s::DES1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a> descriptor field contains the buffer size. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad647a513ff9cc4c5ca68d8082b3061c9"></a>struct <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld">DES1</a></td>
<td class="fieldname">
fld</td>
<td class="fielddoc">
Union data member access to <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a> fields. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab807b4ab2d7e6ebe944d704e9ba650d4"></a>uint32_t</td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a> raw register aggregate value. </td></tr>
</table>

</div>
</div>
<a name="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2" id="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union ALT_SDMMC_DMA_BUF_DESC_s::DES2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> descriptor field contains the address pointer to the data buffer. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af294918318b5a37db11e67e742f3b11d"></a>struct <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld">DES2</a></td>
<td class="fieldname">
fld</td>
<td class="fielddoc">
Union data member access to <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> fields. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a91f247e4de591ede644203e009f6087e"></a>uint32_t</td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> raw register aggregate value. </td></tr>
</table>

</div>
</div>
<a name="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3" id="union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union ALT_SDMMC_DMA_BUF_DESC_s::DES3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a> descriptor field contains the address pointer to the next descriptor if the present descriptor is not the last descriptor in a chained descriptor structure or the second buffer address for a dual-buffer structure. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5fc1e72f2691d3f1b04a5a8aa819585b"></a>struct <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld">DES3</a></td>
<td class="fieldname">
fld</td>
<td class="fielddoc">
Union data member access to <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a> fields. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae15c7730632039051ed2418a0a346551"></a>uint32_t</td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
The <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a> raw register aggregate value. </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld" id="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0_8fld"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDMMC_DMA_BUF_DESC_s::DES0.fld</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Structure for <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a> register data fields. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a74a47a7eac047138ff811ede153943e6"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
Reserved </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a470dcd7b646bfcf16d7f0e85bd145ac4"></a>uint32_t</td>
<td class="fieldname">
dic: 1</td>
<td class="fielddoc">
Disable Interrupt on Completion (DIC). When set to 1, this bit prevents the setting of the TI/RI bit of the internal DMA controller status register (idsts) for the data that ends in the buffer pointed to by this descriptor. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a946490ad0fdc17b3b899760a445128f0"></a>uint32_t</td>
<td class="fieldname">
ld: 1</td>
<td class="fielddoc">
Last Descriptor (LD). When set to 1, this bit indicates that the buffers pointed to by this descriptor are the last buffers of the data. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc7b36fe4d2924e49800d9b3dc4a325c"></a>uint32_t</td>
<td class="fieldname">
fs: 1</td>
<td class="fielddoc">
First Descriptor (FS). When set to 1, this bit indicates that this descriptor contains the first buffer of the data. If the size of the first buffer is 0, next descriptor contains the beginning of the data. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad88fc6edf21ea464d35ff76288b84103"></a>uint32_t</td>
<td class="fieldname">
ch: 1</td>
<td class="fielddoc">
Second Address Chained (CH). When set to 1, this bit indicates that the second address in the descriptor is the next descriptor address rather than the second buffer address. When this bit is set to 1, BS2 (<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a>[25:13]) must be all zeros. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a818f9c45cfa30eeff277ef38bcbe9910"></a>uint32_t</td>
<td class="fieldname">
er: 1</td>
<td class="fielddoc">
End of Ring (ER). When set to 1, this bit indicates that the descriptor list reached its final descriptor. The internal DMA controller returns to the base address of the list, creating a descriptor ring. ER is meaningful for only a dual-buffer descriptor structure. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d89e27badedeba14a6e13bce87c9957"></a>uint32_t</td>
<td class="fieldname">
ces: 1</td>
<td class="fielddoc">
Card Error Summary (CES). The CES bit indicates whether a transaction error occurred. The CES bit is the logical OR of the following error bits in the rintsts register.</p>
<ul>
<li>End-bit error (ebe)</li>
<li>Response timeout (rto)</li>
<li>Response CRC (rcrc)</li>
<li>Start-bit error (sbe)</li>
<li>Data read timeout (drto)</li>
<li>Data CRC for receive (dcrc)</li>
<li>Response error (re) </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb67792e94e88254ca5afecf7c26c912"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 24</td>
<td class="fielddoc">
Reserved </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab515e18aa3fbe7d264d7ca5a95ef73e1"></a>uint32_t</td>
<td class="fieldname">
own: 1</td>
<td class="fielddoc">
When set to 1, this bit indicates that the descriptor is owned by the internal DMA controller. When this bit is set to 0, it indicates that the descriptor is owned by the host. The internal DMA controller resets this bit to 0 when it completes the data transfer. </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld" id="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1_8fld"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDMMC_DMA_BUF_DESC_s::DES1.fld</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Structure for <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s1">DES1</a> register data fields. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a68ac8f21cbd42aea284ea7e44898583f"></a>uint32_t</td>
<td class="fieldname">
bs1: 13</td>
<td class="fielddoc">
Buffer 1 Size (BS1). Indicates the data buffer byte size, which must be a multiple of four bytes. When the buffer size is not a multiple of four, the resulting behavior is undefined. If this field is 0, the DMA ignores the buffer and proceeds to the next descriptor for a chain structure, or to the next buffer for a dual-buffer structure. If there is only one descriptor and only one buffer to be programmed, you need to use only buffer 1 and not buffer 2. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee451e6f45fb51fdaf5d1d574ee43d71"></a>uint32_t</td>
<td class="fieldname">
bs2: 13</td>
<td class="fielddoc">
Buffer 2 Size (BS2). These bits indicate the second data buffer byte size. The buffer size must be a multiple of four. When the buffer size is not a multiple of four, the resulting behavior is undefined. This field is not valid if <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a>[4] is set to 1. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a74a47a7eac047138ff811ede153943e6"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
Reserved </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld" id="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2_8fld"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDMMC_DMA_BUF_DESC_s::DES2.fld</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Structure for <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> register data fields. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a80540160431ef9af39e4c7850a739e2c"></a>uint32_t</td>
<td class="fieldname">
bap1: 32</td>
<td class="fielddoc">
Buffer Address Pointer 1 (BAP1). These bits indicate the physical address of the first data buffer. The internal DMA controller ignores <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s2">DES2</a> [1:0], because it only performs 32-bit-aligned accesses. </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld" id="struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3_8fld"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDMMC_DMA_BUF_DESC_s::DES3.fld</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Structure for <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s3">DES3</a> register data fields. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a15cd972be446af03fbe98715562a4e6c"></a>uint32_t</td>
<td class="fieldname">
bap2_or_next: 32</td>
<td class="fielddoc">
Buffer Address Pointer 2 (BAP2) or Next Descriptor Address. These bits indicate the physical address of the second buffer when the dual-buffer structure is used. If the Second Address Chained (<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#union_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s_1_1_d_e_s0">DES0</a>[4]) bit is set to 1, this address contains the pointer to the physical memory where the next descriptor is present. If this is not the last descriptor, the next descriptor address pointer must be aligned to 32 bits. Bits 1 and 0 are ignored. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5598df9e51f8158dd9dc95db6dc389d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga19db11234c2c5931d9f0be170cb38313">ALT_SDMMC_DMA_INT_STATUS_e</a>  <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the interrupt status conditions from the SD/MMC internal DMA controller that contribute to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> signal state.</p>
<p>NOTE: Both the general purpose interrupt status conditions for the SD/MMC controller (<a class="el" href="group___a_l_t___s_d_m_m_c___c_s_r.html#ga83e140f84727b586b548a9be8febecaa">ALT_SDMMC_INT_STATUS_t</a>) and the interrupt status conditions for the internal DMA controller (<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a>) contribute to the overall <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> signal state </p>

</div>
</div>
<a class="anchor" id="ga14f05cb079ce6054628f9b7a34019ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#struct_a_l_t___s_d_m_m_c___d_m_a___b_u_f___d_e_s_c__s">ALT_SDMMC_DMA_BUF_DESC_s</a>  <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga14f05cb079ce6054628f9b7a34019ebd">ALT_SDMMC_DMA_BUF_DESC_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type defines the SD/MMC controller internal DMA controller descriptor structure.</p>
<p>The internal DMA controller uses these types of descriptor structures:</p>
<ul>
<li>Dual-buffer structure - The distance between two descriptors is determined by the skip length value written to the descriptor skip length field of the bus mode register.</li>
<li>Chain structure - Each descriptor points to a unique buffer, and to the next descriptor in a linked list. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga08715043042d29e0128b3ef1bfa5a08f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga8c4d29ab9b84d7c60c9b55684d01036b">ALT_SDMMC_DMA_PBL_e</a>  <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga08715043042d29e0128b3ef1bfa5a08f">ALT_SDMMC_DMA_PBL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the host bus programmable burst length options available to the SD/MMC internal DMA controller. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga19db11234c2c5931d9f0be170cb38313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga19db11234c2c5931d9f0be170cb38313">ALT_SDMMC_DMA_INT_STATUS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the interrupt status conditions from the SD/MMC internal DMA controller that contribute to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> signal state.</p>
<p>NOTE: Both the general purpose interrupt status conditions for the SD/MMC controller (<a class="el" href="group___a_l_t___s_d_m_m_c___c_s_r.html#ga83e140f84727b586b548a9be8febecaa">ALT_SDMMC_INT_STATUS_t</a>) and the interrupt status conditions for the internal DMA controller (<a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a>) contribute to the overall <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> signal state </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313ad3376852be809f27090cca37c679074f"></a>ALT_SDMMC_DMA_INT_STATUS_TI</em>&nbsp;</td><td>
<p>Transmit Interrupt Enable </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313a91966d044a3db9da975252f066feb674"></a>ALT_SDMMC_DMA_INT_STATUS_RI</em>&nbsp;</td><td>
<p>Receive Interrupt Enable </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313a93d231fb84cc5a155dfb1166501ac842"></a>ALT_SDMMC_DMA_INT_STATUS_FBE</em>&nbsp;</td><td>
<p>Fatal Bus Error </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313af74f773cd2b4652d551b413314918e67"></a>ALT_SDMMC_DMA_INT_STATUS_DU</em>&nbsp;</td><td>
<p>Descriptor Unavailable Interrupt </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313acbcd031c4499be4c21386ca2af15f67e"></a>ALT_SDMMC_DMA_INT_STATUS_CES</em>&nbsp;</td><td>
<p>Card Error Summary Interrupt Enable </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313af0cbcc75b27cb512b30c58b6059916e9"></a>ALT_SDMMC_DMA_INT_STATUS_NI</em>&nbsp;</td><td>
<p>Normal Interrupt Summary Enable </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga19db11234c2c5931d9f0be170cb38313ad5b3b0705edc82cfb1790f33cf30746c"></a>ALT_SDMMC_DMA_INT_STATUS_AI</em>&nbsp;</td><td>
<p>Abnormal Interrupt Summary Enable. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8c4d29ab9b84d7c60c9b55684d01036b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga8c4d29ab9b84d7c60c9b55684d01036b">ALT_SDMMC_DMA_PBL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the host bus programmable burst length options available to the SD/MMC internal DMA controller. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036bae1d75613dc2c2dc76dc482b5981c2e9d"></a>ALT_SDMMC_DMA_PBL_1</em>&nbsp;</td><td>
<p>1 transfer unit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba0211a09b4a14c9b0af17cda53435bd6d"></a>ALT_SDMMC_DMA_PBL_4</em>&nbsp;</td><td>
<p>4 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba33f394b34b01c8bec85332135efcda50"></a>ALT_SDMMC_DMA_PBL_8</em>&nbsp;</td><td>
<p>8 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba808606772c2d9cf2870c2f4eb5cc0fdd"></a>ALT_SDMMC_DMA_PBL_16</em>&nbsp;</td><td>
<p>16 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba96fe71a5fa2f4f2c2755e1abef23813d"></a>ALT_SDMMC_DMA_PBL_32</em>&nbsp;</td><td>
<p>32 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba5b8fb0222e4df6018deadfe4852fa353"></a>ALT_SDMMC_DMA_PBL_64</em>&nbsp;</td><td>
<p>64 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba086e68b456ae9e7b8067776b48adc527"></a>ALT_SDMMC_DMA_PBL_128</em>&nbsp;</td><td>
<p>128 transfer units </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8c4d29ab9b84d7c60c9b55684d01036ba47a4e7972a500958930496ec265e4421"></a>ALT_SDMMC_DMA_PBL_256</em>&nbsp;</td><td>
<p>256 transfer units </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga40ec83623b1522e657dca0b885a77cd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resets the SD/MMC internal DMA controller.</p>
<p>This function resets the SD/MMC controller DMA interface control logic and all internal registers of the DMA controller.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga309ccd73cb4dab05bc637e685ab1a0bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables use of the SD/MMC controller internal DMA for data transfers.</p>
<p>This function disables use of the SD/MMC controller internal DMA for data transfers and requires the host to conduct data transfers through the slave interface.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaca1de1715a5e957167e81e62af958f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_is_dma_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Queries SD/MMC controller internal DMA enable.</p>
<p>This function returns the SD/MMC controller internal DMA enable status.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_TRUE</td><td>DMA is enabled. </td></tr>
    <tr><td class="paramname">ALT_E_FALSE</td><td>DMA is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga87e121bc5013e7bb1a2feb19963dc4d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables use of the SD/MMC controller internal DMA for data transfers.</p>
<p>This function enables use of the SD/MMC controller internal DMA for data transfers, otherwise the host must conduct data transfers through the slave interface.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga41b98c4c7590f6f0f52f63385f111e18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga14f05cb079ce6054628f9b7a34019ebd">ALT_SDMMC_DMA_BUF_DESC_t</a> *&#160;</td>
          <td class="paramname"><em>buf_desc_list</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>desc_skip_len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga08715043042d29e0128b3ef1bfa5a08f">ALT_SDMMC_DMA_PBL_t</a>&#160;</td>
          <td class="paramname"><em>burst_len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>use_fixed_burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Starts the SD/MMC internal DMA transfer with the specified descriptor an bus mode transfer configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf_desc_list</td><td>Pointer to the beginning of a SD/MMC internal DMA buffer descriptor list.</td></tr>
    <tr><td class="paramname">desc_skip_len</td><td>Descriptor Skip Length. Specifies the number of half/full/double words (depending on 16/32/64-bit bus) to skip between two unchained descriptors. Only applicable for dual buffer structures otherwise ignored.</td></tr>
    <tr><td class="paramname">burst_len</td><td>Programmable Burst Length. Specifies the maximum number of beats to be performed in one DMA transaction. The DMA will always attempt to burst as specified each time it starts a burst transfer on the host bus.</td></tr>
    <tr><td class="paramname">use_fixed_burst</td><td>Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Details about error status code </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gabf8a8b587917844c83a8acc93555dc65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_poll_demand_set </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets any value for the IDMAC FSM to resume normal descriptor fetch operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>This value will write for the IDMAC FSM.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3ce1612f27556aded7b1bd5a11cd106f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_sdmmc_dma_int_status_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the SD/MMC internal DMA controller status register value which reflects current DMA interrupt status conditions.</p>
<dl class="section return"><dt>Returns</dt><dd>The value of the SD/MMC internal DMA status register which reflects the current SD/MMC internal DMA interrupt status conditions. </dd></dl>

</div>
</div>
<a class="anchor" id="gaedd1084a0c9e9dd2474b2d43d882a32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_sdmmc_dma_int_mask_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the SD/MMC internal DMA controller interrupt mask value which reflects the enabled internal DMA controller interrupt status conditions.</p>
<dl class="section return"><dt>Returns</dt><dd>The aggregate value of the enabled SD/MMC internal DMA controller interrupt status conditions. A set (1) bit in the corresponding ALT_SDMMC_DMA_INT_STATUS_t position indicates an interrupt that is enabled. A clear (0) bit the corresponding ALT_SDMMC_DMA_INT_STATUS_t position indicates an interrupt that is masked. </dd></dl>

</div>
</div>
<a class="anchor" id="gab8b52dce5714a861366dd06f1d436c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_int_clear </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the specified SD/MMC internal DMA controller interrupt status conditions identified in the mask.</p>
<p>This function clears one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> interrupt signal state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the SD/MMC internal DMA controller status conditions to clear. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a> values that designate the status conditions to clear.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga60ace59987e0ce9f82641ec6b9b0daf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_int_disable </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable the specified SD/MMC internal DMA controller interrupt status conditions identified in the mask.</p>
<p>This function disables one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> interrupt signal state.</p>
<p>NOTE: A cleared bit for any status condition in the mask value does not have the effect of enabling it as a contributor to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> interrupt signal state. The function <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#gaf5c840f592c2361466ad279cca370bee">alt_sdmmc_dma_int_enable()</a> is used to enable status source conditions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the status conditions to disable as interrupt source contributors. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a> values that designate the status conditions to disable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf5c840f592c2361466ad279cca370bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_sdmmc_dma_int_enable </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the specified SD/MMC internal DMA controller interrupt status conditions identified in the mask.</p>
<p>This function enables one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> interrupt signal state.</p>
<p>NOTE: A cleared bit for any status condition in the mask value does not have the effect of disabling it as a contributor to the <b>ALT_INT_INTERRUPT_SDMMC_IRQ</b> interrupt signal state. The function <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga60ace59987e0ce9f82641ec6b9b0daf3">alt_sdmmc_dma_int_disable()</a> is used to disable status source conditions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the status conditions to enable as interrupt source contributors. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group___a_l_t___s_d_m_m_c___d_m_a.html#ga5598df9e51f8158dd9dc95db6dc389d8">ALT_SDMMC_DMA_INT_STATUS_t</a> values that designate the status conditions to enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
