$date
	Fri Aug  8 11:00:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module configurable_counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # hold $end
$var reg 1 $ load $end
$var reg 4 % load_value [3:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # hold $end
$var wire 1 $ load $end
$var wire 4 ' load_value [3:0] $end
$var wire 1 & rst $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
1&
b0 %
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
0&
#15000
b1 !
b1 (
1"
#20000
0"
#25000
b10 !
b10 (
1"
#30000
0"
1#
#35000
1"
#40000
0"
#45000
1"
#50000
0"
0#
#55000
b11 !
b11 (
1"
#60000
0"
1$
b1001 %
b1001 '
#65000
b1001 !
b1001 (
1"
#70000
0"
0$
#75000
b1010 !
b1010 (
1"
#80000
0"
#85000
b1011 !
b1011 (
1"
#90000
0"
#95000
b1100 !
b1100 (
1"
#100000
0"
