
AVRASM ver. 2.1.2  BMI.asm Thu Oct 12 09:20:50 2006

BMI.asm(992): Including file 'BMI.vec'
BMI.asm(993): Including file 'BMI.inc'
BMI.inc(4): warning: Register r4 already defined by the .DEF directive
BMI.asm(993): 'BMI.inc' included form here
BMI.inc(5): warning: Register r5 already defined by the .DEF directive
BMI.asm(993): 'BMI.inc' included form here
BMI.inc(6): warning: Register r6 already defined by the .DEF directive
BMI.asm(993): 'BMI.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.24.8d Professional
                 ;(C) Copyright 1998-2006 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega128
                 ;Program type           : Application
                 ;Clock frequency        : 4,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "BMI.vec"
                 
                 ;INTERRUPT VECTORS
000000 940c 004b 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 	.INCLUDE "BMI.inc"
                 
                 _7:
000046 c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R5
                 	.DEF __lcd_maxx=R6
                 
                 __GLOBAL_INI_TBL:
000047 0002      	.DW  0x02
000048 0500      	.DW  __base_y_G2
000049 008c      	.DW  _7*2
                 
00004a 0000      	.DW  0
                 _0x11:
                 
                 __RESET:
00004b 94f8      	CLI
00004c 27ee      	CLR  R30
00004d bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004e e0f1      	LDI  R31,1
00004f bff5      	OUT  MCUCR,R31
000050 bfe5      	OUT  MCUCR,R30
000051 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000053 e1f8      	LDI  R31,0x18
000054 bdf1      	OUT  WDTCR,R31
000055 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000056 e08d      	LDI  R24,13
000057 e0a2      	LDI  R26,2
000058 27bb      	CLR  R27
                 __CLEAR_REG:
000059 93ed      	ST   X+,R30
00005a 958a      	DEC  R24
00005b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00005c e080      	LDI  R24,LOW(0x1000)
00005d e190      	LDI  R25,HIGH(0x1000)
00005e e0a0      	LDI  R26,LOW(0x100)
00005f e0b1      	LDI  R27,HIGH(0x100)
                 __CLEAR_SRAM:
000060 93ed      	ST   X+,R30
000061 9701      	SBIW R24,1
000062 f7e9      	BRNE __CLEAR_SRAM
                 
000063 bf8b      	OUT  RAMPZ,R24
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000064 e8ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000065 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000066 9185      	LPM  R24,Z+
000067 9195      	LPM  R25,Z+
000068 9700      	SBIW R24,0
000069 f061      	BREQ __GLOBAL_INI_END
00006a 91a5      	LPM  R26,Z+
00006b 91b5      	LPM  R27,Z+
00006c 9005      	LPM  R0,Z+
00006d 9015      	LPM  R1,Z+
00006e 01bf      	MOVW R22,R30
00006f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000070 9005      	LPM  R0,Z+
000071 920d      	ST   X+,R0
000072 9701      	SBIW R24,1
000073 f7e1      	BRNE __GLOBAL_INI_LOOP
000074 01fb      	MOVW R30,R22
000075 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000076 efef      	LDI  R30,LOW(0x10FF)
000077 bfed      	OUT  SPL,R30
000078 e1e0      	LDI  R30,HIGH(0x10FF)
000079 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00007a e0c0      	LDI  R28,LOW(0x500)
00007b e0d5      	LDI  R29,HIGH(0x500)
                 
00007c 940c 007e 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.24.8d Professional
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2006 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project : BMI
                 ;       9 Version : 
                 ;      10 Date    : 12-10-2006
                 ;      11 Author  : Kilza               
                 ;      12 Company : Kilza               
                 ;      13 Comments: 
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega128
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 4,000000 MHz
                 ;      19 Memory model        : Small
                 ;      20 External SRAM size  : 0
                 ;      21 Data Stack size     : 1024
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega128.h>
                 ;      25 
                 ;      26 // Alphanumeric LCD Module functions
                 ;      27 #asm
                 ;      28    .equ __lcd_port=0x1B ;PORTA
                    .equ __lcd_port=0x1B ;PORTA
                 ;      29 #endasm
                 ;      30 #include <lcd.h>
                 ;      31 
                 ;      32 // Declare your global variables here
                 ;      33 
                 ;      34 void main(void)
                 ;      35 {
                 
                 	.CSEG
                 _main:
                 ;      36 // Declare your local variables here
                 ;      37 
                 ;      38 // Input/Output Ports initialization
                 ;      39 // Port A initialization
                 ;      40 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out 
                 ;      41 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0 
                 ;      42 PORTA=0x00;
00007e e0e0      	LDI  R30,LOW(0)
00007f bbeb      	OUT  0x1B,R30
                 ;      43 DDRA=0xFF;
000080 efef      	LDI  R30,LOW(255)
000081 bbea      	OUT  0x1A,R30
                 ;      44 
                 ;      45 // Port B initialization
                 ;      46 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      47 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      48 PORTB=0x00;
000082 e0e0      	LDI  R30,LOW(0)
000083 bbe8      	OUT  0x18,R30
                 ;      49 DDRB=0x00;
000084 bbe7      	OUT  0x17,R30
                 ;      50 
                 ;      51 // Port C initialization
                 ;      52 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      53 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      54 PORTC=0x00;
000085 bbe5      	OUT  0x15,R30
                 ;      55 DDRC=0x00;
000086 bbe4      	OUT  0x14,R30
                 ;      56 
                 ;      57 // Port D initialization
                 ;      58 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      59 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      60 PORTD=0x00;
000087 bbe2      	OUT  0x12,R30
                 ;      61 DDRD=0x00;
000088 bbe1      	OUT  0x11,R30
                 ;      62 
                 ;      63 // Port E initialization
                 ;      64 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      65 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      66 PORTE=0x00;
000089 b9e3      	OUT  0x3,R30
                 ;      67 DDRE=0x00;
00008a b9e2      	OUT  0x2,R30
                 ;      68 
                 ;      69 // Port F initialization
                 ;      70 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      71 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      72 PORTF=0x00;
00008b 93e0 0062 	STS  98,R30
                 ;      73 DDRF=0x00;
00008d 93e0 0061 	STS  97,R30
                 ;      74 
                 ;      75 // Port G initialization
                 ;      76 // Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      77 // State4=T State3=T State2=T State1=T State0=T 
                 ;      78 PORTG=0x00;
00008f 93e0 0065 	STS  101,R30
                 ;      79 DDRG=0x00;
000091 93e0 0064 	STS  100,R30
                 ;      80 
                 ;      81 // Timer/Counter 0 initialization
                 ;      82 // Clock source: System Clock
                 ;      83 // Clock value: Timer 0 Stopped
                 ;      84 // Mode: Normal top=FFh
                 ;      85 // OC0 output: Disconnected
                 ;      86 ASSR=0x00;
000093 bfe0      	OUT  0x30,R30
                 ;      87 TCCR0=0x00;
000094 bfe3      	OUT  0x33,R30
                 ;      88 TCNT0=0x00;
000095 bfe2      	OUT  0x32,R30
                 ;      89 OCR0=0x00;
000096 bfe1      	OUT  0x31,R30
                 ;      90 
                 ;      91 // Timer/Counter 1 initialization
                 ;      92 // Clock source: System Clock
                 ;      93 // Clock value: Timer 1 Stopped
                 ;      94 // Mode: Normal top=FFFFh
                 ;      95 // OC1A output: Discon.
                 ;      96 // OC1B output: Discon.
                 ;      97 // OC1C output: Discon.
                 ;      98 // Noise Canceler: Off
                 ;      99 // Input Capture on Falling Edge
                 ;     100 // Timer 1 Overflow Interrupt: Off
                 ;     101 // Input Capture Interrupt: Off
                 ;     102 // Compare A Match Interrupt: Off
                 ;     103 // Compare B Match Interrupt: Off
                 ;     104 // Compare C Match Interrupt: Off
                 ;     105 TCCR1A=0x00;
000097 bdef      	OUT  0x2F,R30
                 ;     106 TCCR1B=0x00;
000098 bdee      	OUT  0x2E,R30
                 ;     107 TCNT1H=0x00;
000099 bded      	OUT  0x2D,R30
                 ;     108 TCNT1L=0x00;
00009a bdec      	OUT  0x2C,R30
                 ;     109 ICR1H=0x00;
00009b bde7      	OUT  0x27,R30
                 ;     110 ICR1L=0x00;
00009c bde6      	OUT  0x26,R30
                 ;     111 OCR1AH=0x00;
00009d bdeb      	OUT  0x2B,R30
                 ;     112 OCR1AL=0x00;
00009e bdea      	OUT  0x2A,R30
                 ;     113 OCR1BH=0x00;
00009f bde9      	OUT  0x29,R30
                 ;     114 OCR1BL=0x00;
0000a0 bde8      	OUT  0x28,R30
                 ;     115 OCR1CH=0x00;
0000a1 93e0 0079 	STS  121,R30
                 ;     116 OCR1CL=0x00;
0000a3 93e0 0078 	STS  120,R30
                 ;     117 
                 ;     118 // Timer/Counter 2 initialization
                 ;     119 // Clock source: System Clock
                 ;     120 // Clock value: Timer 2 Stopped
                 ;     121 // Mode: Normal top=FFh
                 ;     122 // OC2 output: Disconnected
                 ;     123 TCCR2=0x00;
0000a5 bde5      	OUT  0x25,R30
                 ;     124 TCNT2=0x00;
0000a6 bde4      	OUT  0x24,R30
                 ;     125 OCR2=0x00;
0000a7 bde3      	OUT  0x23,R30
                 ;     126 
                 ;     127 // Timer/Counter 3 initialization
                 ;     128 // Clock source: System Clock
                 ;     129 // Clock value: Timer 3 Stopped
                 ;     130 // Mode: Normal top=FFFFh
                 ;     131 // Noise Canceler: Off
                 ;     132 // Input Capture on Falling Edge
                 ;     133 // OC3A output: Discon.
                 ;     134 // OC3B output: Discon.
                 ;     135 // OC3C output: Discon.
                 ;     136 // Timer 3 Overflow Interrupt: Off
                 ;     137 // Input Capture Interrupt: Off
                 ;     138 // Compare A Match Interrupt: Off
                 ;     139 // Compare B Match Interrupt: Off
                 ;     140 // Compare C Match Interrupt: Off
                 ;     141 TCCR3A=0x00;
0000a8 93e0 008b 	STS  139,R30
                 ;     142 TCCR3B=0x00;
0000aa 93e0 008a 	STS  138,R30
                 ;     143 TCNT3H=0x00;
0000ac 93e0 0089 	STS  137,R30
                 ;     144 TCNT3L=0x00;
0000ae 93e0 0088 	STS  136,R30
                 ;     145 ICR3H=0x00;
0000b0 93e0 0081 	STS  129,R30
                 ;     146 ICR3L=0x00;
0000b2 93e0 0080 	STS  128,R30
                 ;     147 OCR3AH=0x00;
0000b4 93e0 0087 	STS  135,R30
                 ;     148 OCR3AL=0x00;
0000b6 93e0 0086 	STS  134,R30
                 ;     149 OCR3BH=0x00;
0000b8 93e0 0085 	STS  133,R30
                 ;     150 OCR3BL=0x00;
0000ba 93e0 0084 	STS  132,R30
                 ;     151 OCR3CH=0x00;
0000bc 93e0 0083 	STS  131,R30
                 ;     152 OCR3CL=0x00;
0000be 93e0 0082 	STS  130,R30
                 ;     153 
                 ;     154 // External Interrupt(s) initialization
                 ;     155 // INT0: Off
                 ;     156 // INT1: Off
                 ;     157 // INT2: Off
                 ;     158 // INT3: Off
                 ;     159 // INT4: Off
                 ;     160 // INT5: Off
                 ;     161 // INT6: Off
                 ;     162 // INT7: Off
                 ;     163 EICRA=0x00;
0000c0 93e0 006a 	STS  106,R30
                 ;     164 EICRB=0x00;
0000c2 bfea      	OUT  0x3A,R30
                 ;     165 EIMSK=0x00;
0000c3 bfe9      	OUT  0x39,R30
                 ;     166 
                 ;     167 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     168 TIMSK=0x00;
0000c4 bfe7      	OUT  0x37,R30
                 ;     169 ETIMSK=0x00;
0000c5 93e0 007d 	STS  125,R30
                 ;     170 
                 ;     171 // Analog Comparator initialization
                 ;     172 // Analog Comparator: Off
                 ;     173 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     174 ACSR=0x80;
0000c7 e8e0      	LDI  R30,LOW(128)
0000c8 b9e8      	OUT  0x8,R30
                 ;     175 SFIOR=0x00;
0000c9 e0e0      	LDI  R30,LOW(0)
0000ca bde0      	OUT  0x20,R30
                 ;     176 
                 ;     177 // LCD module initialization
                 ;     178 lcd_init(16);
0000cb e1e0      	LDI  R30,LOW(16)
0000cc 93ea      	ST   -Y,R30
0000cd 940e 013f 	CALL _lcd_init
                 ;     179 
                 ;     180 while (1)
                 _0x3:
                 ;     181       { 
                 ;     182       };
0000cf cfff      	RJMP _0x3
                 ;     183 }
                 _0x6:
0000d0 cfff      	RJMP _0x6
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
0000d1 e0ff          ldi   r31,15
                 __lcd_delay0:
0000d2 95fa          dec   r31
0000d3 f7f1          brne  __lcd_delay0
0000d4 9508      	RET
                 __lcd_ready:
0000d5 b3aa          in    r26,__lcd_direction
0000d6 70af          andi  r26,0xf                 ;set as input
0000d7 bbaa          out   __lcd_direction,r26
0000d8 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000d9 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000da 940e 00d1 	CALL __lcd_delay_G2
0000dc 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000dd 940e 00d1 	CALL __lcd_delay_G2
0000df b3a9          in    r26,__lcd_pin
0000e0 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000e1 940e 00d1 	CALL __lcd_delay_G2
0000e3 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000e4 940e 00d1 	CALL __lcd_delay_G2
0000e6 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000e7 fda7          sbrc  r26,__lcd_busy_flag
0000e8 cff1          rjmp  __lcd_busy
0000e9 9508      	RET
                 __lcd_write_nibble_G2:
0000ea 7fa0          andi  r26,0xf0
0000eb 2bab          or    r26,r27
0000ec bbab          out   __lcd_port,r26          ;write
0000ed 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000ee 940e 00d1 	CALL __lcd_delay_G2
0000f0 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000f1 940e 00d1 	CALL __lcd_delay_G2
0000f3 9508      	RET
                 __lcd_write_data:
0000f4 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000f5 b3aa          in    r26,__lcd_direction
0000f6 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
0000f7 bbaa          out   __lcd_direction,r26
0000f8 b3bb          in    r27,__lcd_port
0000f9 70bf          andi  r27,0xf
0000fa 81a8          ld    r26,y
0000fb 940e 00ea 	CALL __lcd_write_nibble_G2
0000fd 81a8          ld    r26,y
0000fe 95a2          swap  r26
0000ff 940e 00ea 	CALL __lcd_write_nibble_G2
000101 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000102 9621      	ADIW R28,1
000103 9508      	RET
                 __lcd_read_nibble_G2:
000104 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000105 940e 00d1 	CALL __lcd_delay_G2
000107 b3e9          in    r30,__lcd_pin           ;read
000108 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000109 940e 00d1 	CALL __lcd_delay_G2
00010b 7fe0          andi  r30,0xf0
00010c 9508      	RET
                 _lcd_read_byte0_G2:
00010d 940e 00d1 	CALL __lcd_delay_G2
00010f 940e 0104 	CALL __lcd_read_nibble_G2
000111 2fae          mov   r26,r30
000112 940e 0104 	CALL __lcd_read_nibble_G2
000114 98d9          cbi   __lcd_port,__lcd_rd     ;RD=0
000115 95e2          swap  r30
000116 2bea          or    r30,r26
000117 9508      	RET
                 _lcd_clear:
000118 940e 00d5 	CALL __lcd_ready
00011a e0e2      	LDI  R30,LOW(2)
00011b 93ea      	ST   -Y,R30
00011c 940e 00f4 	CALL __lcd_write_data
00011e 940e 00d5 	CALL __lcd_ready
000120 e0ec      	LDI  R30,LOW(12)
000121 93ea      	ST   -Y,R30
000122 940e 00f4 	CALL __lcd_write_data
000124 940e 00d5 	CALL __lcd_ready
000126 e0e1      	LDI  R30,LOW(1)
000127 93ea      	ST   -Y,R30
000128 940e 00f4 	CALL __lcd_write_data
00012a e0e0      	LDI  R30,LOW(0)
00012b 2e5e      	MOV  R5,R30
00012c 2e4e      	MOV  R4,R30
00012d 9508      	RET
                 __long_delay_G2:
00012e 27aa          clr   r26
00012f 27bb          clr   r27
                 __long_delay0:
000130 9711          sbiw  r26,1         ;2 cycles
000131 f7f1          brne  __long_delay0 ;2 cycles
000132 9508      	RET
                 __lcd_init_write_G2:
000133 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000134 b3aa          in    r26,__lcd_direction
000135 6fa7          ori   r26,0xf7                ;set as output
000136 bbaa          out   __lcd_direction,r26
000137 b3bb          in    r27,__lcd_port
000138 70bf          andi  r27,0xf
000139 81a8          ld    r26,y
00013a 940e 00ea 	CALL __lcd_write_nibble_G2
00013c 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
00013d 9621      	ADIW R28,1
00013e 9508      	RET
                 _lcd_init:
00013f 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000140 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
000141 8068      	LDD  R6,Y+0
000142 81e8      	LD   R30,Y
000143 58e0      	SUBI R30,-LOW(128)
000144 93e0 0502 	__PUTB1MN __base_y_G2,2
000146 81e8      	LD   R30,Y
000147 54e0      	SUBI R30,-LOW(192)
000148 93e0 0503 	__PUTB1MN __base_y_G2,3
00014a 940e 0176 	CALL SUBOPT_0x0
00014c 940e 0176 	CALL SUBOPT_0x0
00014e 940e 0176 	CALL SUBOPT_0x0
000150 940e 012e 	CALL __long_delay_G2
000152 e2e0      	LDI  R30,LOW(32)
000153 93ea      	ST   -Y,R30
000154 940e 0133 	CALL __lcd_init_write_G2
000156 940e 012e 	CALL __long_delay_G2
000158 e2e8      	LDI  R30,LOW(40)
000159 940e 017c 	CALL SUBOPT_0x1
00015b e0e4      	LDI  R30,LOW(4)
00015c 940e 017c 	CALL SUBOPT_0x1
00015e e8e5      	LDI  R30,LOW(133)
00015f 940e 017c 	CALL SUBOPT_0x1
000161 b3aa          in    r26,__lcd_direction
000162 70af          andi  r26,0xf                 ;set as input
000163 bbaa          out   __lcd_direction,r26
000164 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000165 940e 010d 	CALL _lcd_read_byte0_G2
000167 30e5      	CPI  R30,LOW(0x5)
000168 f011      	BREQ _0xF
000169 e0e0      	LDI  R30,LOW(0)
00016a c009      	RJMP _0x10
                 _0xF:
00016b 940e 00d5 	CALL __lcd_ready
00016d e0e6      	LDI  R30,LOW(6)
00016e 93ea      	ST   -Y,R30
00016f 940e 00f4 	CALL __lcd_write_data
000171 940e 0118 	CALL _lcd_clear
000173 e0e1      	LDI  R30,LOW(1)
                 _0x10:
000174 9621      	ADIW R28,1
000175 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
000176 940e 012e 	CALL __long_delay_G2
000178 e3e0      	LDI  R30,LOW(48)
000179 93ea      	ST   -Y,R30
00017a 940c 0133 	JMP  __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
00017c 93ea      	ST   -Y,R30
00017d 940e 00f4 	CALL __lcd_write_data
00017f 940c 012e 	JMP  __long_delay_G2
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   1 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   8 r25:   2 r26:  28 r27:   9 r28:   4 r29:   1 r30: 107 r31:   7 
x  :   3 y  :  14 z  :   7 
Registers used: 17 out of 35 (48.6%)

ATmega128 instruction use summary:
adc   :   0 add   :   0 adiw  :   3 and   :   0 andi  :   6 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   2 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 
brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  36 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   4 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :   1 cpse  :   0 
dec   :   2 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :   8 inc   :   0 jmp   :  38 ld    :   5 
ldd   :   1 ldi   :  33 lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 
mov   :   3 movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 
nop   :   0 or    :   2 ori   :   2 out   :  45 pop   :   0 push  :   0 
rcall :   0 ret   :  10 reti  :   0 rjmp  :   5 rol   :   0 ror   :   0 
sbc   :   0 sbci  :   0 sbi   :   8 sbic  :   0 sbis  :   0 sbiw  :   4 
sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 
sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 
sleep :   0 spm   :   0 st    :  11 std   :   0 sts   :  23 sub   :   0 
subi  :   2 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 30 out of 112 (26.8%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000302    760     10    770  131072   0.6%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 3 warnings
