Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb  4 14:30:41 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.rpt -pb Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.pb -rpx Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab2_Axi_Int_seq_sqrt_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay1_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.841        0.000                      0                 1616        0.046        0.000                      0                 1616        4.020        0.000                       0                   727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.841        0.000                      0                 1555        0.046        0.000                      0                 1555        4.020        0.000                       0                   727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.724        0.000                      0                   61        0.501        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 2.170ns (35.783%)  route 3.894ns (64.217%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.652     2.946    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y96         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.215     4.580    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.299     4.879 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.199     6.078    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.150     6.228 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.665     6.893    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.221 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.221    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.861 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.816     8.676    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.334     9.010 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.010    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X34Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.480    12.659    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118    12.852    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.947ns (34.046%)  route 3.772ns (65.954%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.652     2.946    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y96         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.215     4.580    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.299     4.879 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.199     6.078    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.150     6.228 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.684     6.912    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.240 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.240    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.664 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.674     8.338    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.327     8.665 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.665    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X34Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.480    12.659    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118    12.852    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.650     2.944    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y89         FDSE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDSE (Prop_fdse_C_Q)         0.518     3.462 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.485     4.947    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.254     8.325    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.581    12.760    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.656     0.992    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.262    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.885     1.251    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.656     0.992    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.885     1.251    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.656     0.992    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.203     1.336    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.844     1.210    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.566     0.902    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y81         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.176    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y80         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.833     1.199    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.569     0.905    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y85         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.181    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y86         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.838     1.204    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.068%)  route 0.172ns (54.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.577     0.913    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.172     1.225    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y95         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.575     0.911    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.118     1.169    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X26Y92         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.842     1.208    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y57         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.100    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.145    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y57         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.824     1.190    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y57         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121     1.027    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.576     0.912    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.110     1.163    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y92         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.556     0.892    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y95         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/Q
                         net (fo=4, routed)           0.077     1.110    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.155 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.155    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2_n_0
    SLICE_X38Y95         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.824     1.190    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y95         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.026    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.456ns (12.807%)  route 3.105ns (87.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          3.105     6.506    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y49         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.456ns (12.807%)  route 3.105ns (87.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          3.105     6.506    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y49         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.354%)  route 2.959ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.959     6.360    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y48         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.354%)  route 2.959ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.959     6.360    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y48         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[13]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.354%)  route 2.959ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.959     6.360    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y48         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[14]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.354%)  route 2.959ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.959     6.360    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y48         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.456ns (13.960%)  route 2.810ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.810     6.211    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.456ns (13.960%)  route 2.810ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.810     6.211    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[11]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.456ns (13.960%)  route 2.810ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.810     6.211    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[8]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.456ns (13.960%)  route 2.810ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.810     6.211    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/clr
    SLICE_X48Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494    12.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X48Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[9]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  6.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.655%)  route 0.542ns (79.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.542     1.575    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X45Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.830     1.196    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.655%)  route 0.542ns (79.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.542     1.575    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X45Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.830     1.196    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.662     1.695    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/clr
    SLICE_X45Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/mclk
    SLICE_X45Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[13]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.662     1.695    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/clr
    SLICE_X45Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/mclk
    SLICE_X45Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[14]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.662     1.695    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/clr
    SLICE_X45Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/mclk
    SLICE_X45Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[15]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.662     1.695    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/clr
    SLICE_X45Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/mclk
    SLICE_X45Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[16]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/sqReg/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.474%)  route 0.666ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.666     1.699    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X44Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.474%)  route 0.666ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.666     1.699    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X44Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.474%)  route 0.666ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.666     1.699    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X44Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.474%)  route 0.666ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.666     1.699    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/clr
    SLICE_X44Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.124ns (5.183%)  route 2.268ns (94.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.268     2.268    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.392 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.392    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y61         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.476     2.655    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y61         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.045ns (4.590%)  route 0.935ns (95.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.935     0.935    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.980    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y61         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.823     1.189    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y61         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 1.588ns (19.276%)  route 6.650ns (80.724%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=19, routed)          6.058     7.522    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/btn[0]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.124     7.646 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.592     8.238    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state__0[0]
    SLICE_X40Y50         LDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.616ns (19.940%)  route 6.488ns (80.060%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=19, routed)          6.058     7.522    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/btn[0]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.152     7.674 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.430     8.104    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state__0[2]
    SLICE_X40Y50         LDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 1.588ns (20.232%)  route 6.261ns (79.768%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=19, routed)          5.762     7.226    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_1/O
                         net (fo=1, routed)           0.499     7.849    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_1_n_0
    SLICE_X44Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 1.612ns (20.661%)  route 6.190ns (79.339%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=19, routed)          5.620     7.084    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/btn[0]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.232 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.569     7.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state__0[1]
    SLICE_X40Y50         LDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 2.919ns (39.751%)  route 4.424ns (60.249%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT1=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.699     1.155    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.279 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10/O
                         net (fo=1, routed)           0.000     1.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.811 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.811    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.925 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.925    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.039    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.153 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.153    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.267 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.001     2.267    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.381    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.495 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.495    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.717 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.932     3.649    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data1[8]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.299     3.948 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11/O
                         net (fo=1, routed)           0.974     4.922    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.046 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4/O
                         net (fo=4, routed)           0.691     5.737    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.150     5.887 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[11]_i_2/O
                         net (fo=4, routed)           1.128     7.015    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.328     7.343 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.343    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[11]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 2.689ns (37.873%)  route 4.411ns (62.127%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT1=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.699     1.155    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.279 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10/O
                         net (fo=1, routed)           0.000     1.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.811 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.811    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.925 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.925    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.039    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.153 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.153    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.267 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.001     2.267    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.381    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.495 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.495    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.717 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.932     3.649    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data1[8]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.299     3.948 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11/O
                         net (fo=1, routed)           0.974     4.922    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.046 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4/O
                         net (fo=4, routed)           0.681     5.727    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.851 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[3]_i_2/O
                         net (fo=4, routed)           1.125     6.976    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I1_O)        0.124     7.100 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1/O
                         net (fo=1, routed)           0.000     7.100    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1_n_0
    SLICE_X44Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 2.941ns (41.559%)  route 4.136ns (58.441%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT1=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.699     1.155    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.279 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10/O
                         net (fo=1, routed)           0.000     1.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.811 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.811    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.925 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.925    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.039    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.153 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.153    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.267 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.001     2.267    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.381    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.495 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.495    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.717 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.932     3.649    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data1[8]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.299     3.948 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11/O
                         net (fo=1, routed)           0.974     4.922    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.046 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4/O
                         net (fo=4, routed)           0.681     5.727    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.152     5.879 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[7]_i_2/O
                         net (fo=4, routed)           0.849     6.729    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I1_O)        0.348     7.077 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.077    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[7]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 2.919ns (41.395%)  route 4.133ns (58.605%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT1=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.699     1.155    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.279 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10/O
                         net (fo=1, routed)           0.000     1.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.811 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.811    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.925 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.925    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.039    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.153 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.153    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.267 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.001     2.267    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.381    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.495 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.495    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.717 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.932     3.649    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data1[8]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.299     3.948 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11/O
                         net (fo=1, routed)           0.974     4.922    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.046 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4/O
                         net (fo=4, routed)           0.691     5.737    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.150     5.887 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[11]_i_2/O
                         net (fo=4, routed)           0.836     6.724    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I1_O)        0.328     7.052 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.052    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[9]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 1.588ns (22.576%)  route 5.446ns (77.424%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=19, routed)          5.446     6.910    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[13]_i_1/O
                         net (fo=1, routed)           0.000     7.034    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[13]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 2.941ns (41.923%)  route 4.074ns (58.077%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT1=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.699     1.155    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.279 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10/O
                         net (fo=1, routed)           0.000     1.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[15]_i_10_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.811 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.811    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.925 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.925    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_13_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.039    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_14_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.153 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.153    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.267 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.001     2.267    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_17_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.381    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_18_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.495 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.495    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.717 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.932     3.649    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data1[8]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.299     3.948 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11/O
                         net (fo=1, routed)           0.974     4.922    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_11_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.046 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4/O
                         net (fo=4, routed)           0.681     5.727    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[15]_i_4_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.152     5.879 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/register_data[7]_i_2/O
                         net (fo=4, routed)           0.788     6.667    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I1_O)        0.348     7.015 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.015    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[5]_i_1_n_0
    SLICE_X44Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/D[11]
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[11]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/Q
                         net (fo=2, routed)           0.149     0.313    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/D[9]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[9]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/Q
                         net (fo=2, routed)           0.173     0.314    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/D[6]
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.359    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[6]_i_1_n_0
    SLICE_X44Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.681%)  route 0.181ns (49.319%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/Q
                         net (fo=18, routed)          0.181     0.322    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]
    SLICE_X42Y46         LUT5 (Prop_lut5_I3_O)        0.045     0.367 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.367    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[14]_i_1_n_0
    SLICE_X42Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/D[1]
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1_n_0
    SLICE_X44Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/Q
                         net (fo=3, routed)           0.117     0.258    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1_n_7
    SLICE_X41Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/C
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.117     0.258    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]_i_1_n_7
    SLICE_X41Y51         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/Q
                         net (fo=3, routed)           0.122     0.263    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1_n_5
    SLICE_X41Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.273%)  route 0.191ns (50.727%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.191     0.332    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.377 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.377    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[13]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.837%)  route 0.129ns (34.163%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/Q
                         net (fo=3, routed)           0.129     0.270    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]_i_1_n_4
    SLICE_X41Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.556ns  (logic 0.456ns (12.823%)  route 3.100ns (87.177%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          3.100     6.501    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/clr
    SLICE_X49Y49         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.556ns  (logic 0.456ns (12.823%)  route 3.100ns (87.177%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          3.100     6.501    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/clr
    SLICE_X49Y49         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.556ns  (logic 0.456ns (12.823%)  route 3.100ns (87.177%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          3.100     6.501    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/clr
    SLICE_X49Y49         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.401ns  (logic 0.456ns (13.406%)  route 2.945ns (86.594%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          2.945     6.346    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X46Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.608ns (18.285%)  route 2.717ns (81.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.316     6.270    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.608ns (18.285%)  route 2.717ns (81.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.316     6.270    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.608ns (18.285%)  route 2.717ns (81.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.316     6.270    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.608ns (18.285%)  route 2.717ns (81.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.316     6.270    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.184ns  (logic 0.608ns (19.094%)  route 2.576ns (80.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.175     6.129    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.184ns  (logic 0.608ns (19.094%)  route 2.576ns (80.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.651     2.945    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          1.401     4.802    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152     4.954 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clk_counter[0]_i_1/O
                         net (fo=32, routed)          1.175     6.129    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter0
    SLICE_X41Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.141ns (20.524%)  route 0.546ns (79.476%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.546     1.580    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X44Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.141ns (20.524%)  route 0.546ns (79.476%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.546     1.580    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X44Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.141ns (20.524%)  route 0.546ns (79.476%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.546     1.580    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X44Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.141ns (20.524%)  route 0.546ns (79.476%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.546     1.580    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X44Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.141ns (17.410%)  route 0.669ns (82.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.669     1.702    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X43Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.141ns (17.410%)  route 0.669ns (82.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.669     1.702    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X43Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.141ns (17.410%)  route 0.669ns (82.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.669     1.702    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X43Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.682     1.716    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X42Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.682     1.716    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clr
    SLICE_X42Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.186ns (22.198%)  route 0.652ns (77.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.557     0.893    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y58         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=87, routed)          0.534     1.568    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/clr
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.613 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/reset_out_i_1/O
                         net (fo=1, routed)           0.118     1.731    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_0
    SLICE_X42Y50         FDPE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.906%)  route 0.973ns (68.094%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/Q
                         net (fo=2, routed)           0.973     1.429    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[13]
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[13]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.114%)  route 0.964ns (67.886%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/Q
                         net (fo=2, routed)           0.964     1.420    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[2]
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.412ns  (logic 0.668ns (47.310%)  route 0.744ns (52.690%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg/C
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg/Q
                         net (fo=3, routed)           0.744     1.262    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/reset_out
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.150     1.412 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.412    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/next_state[0]
    SLICE_X43Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.495     2.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/mclk
    SLICE_X43Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.456ns (41.012%)  route 0.656ns (58.988%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/C
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/Q
                         net (fo=2, routed)           0.656     1.112    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[15]
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.196%)  route 0.580ns (52.804%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[4]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[4]/Q
                         net (fo=2, routed)           0.580     1.098    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[4]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.495     2.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[4]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.098%)  route 0.627ns (57.902%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/Q
                         net (fo=2, routed)           0.627     1.083    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[6]
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.673%)  route 0.588ns (56.327%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/Q
                         net (fo=2, routed)           0.588     1.044    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[5]
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.694%)  route 0.524ns (50.306%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/Q
                         net (fo=2, routed)           0.524     1.042    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[10]
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.495     2.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.315%)  route 0.512ns (49.685%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/C
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/Q
                         net (fo=2, routed)           0.512     1.030    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[0]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.495     2.674    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.005ns  (logic 0.518ns (51.546%)  route 0.487ns (48.454%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/Q
                         net (fo=2, routed)           0.487     1.005    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[7]
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.327%)  route 0.149ns (47.673%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/C
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/Q
                         net (fo=2, routed)           0.149     0.313    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[14]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/Q
                         net (fo=2, routed)           0.179     0.320    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[12]
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.830     1.196    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.676%)  route 0.182ns (56.324%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/Q
                         net (fo=2, routed)           0.182     0.323    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[11]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[11]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.549%)  route 0.167ns (50.451%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/Q
                         net (fo=2, routed)           0.167     0.331    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[3]
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.515%)  route 0.191ns (57.485%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/Q
                         net (fo=2, routed)           0.191     0.332    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[1]
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[1]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/Q
                         net (fo=2, routed)           0.171     0.335    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[8]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/Q
                         net (fo=2, routed)           0.171     0.335    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[9]
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X43Y45         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[9]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.820%)  route 0.172ns (51.180%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/C
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/Q
                         net (fo=2, routed)           0.172     0.336    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[7]
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y44         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[7]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/Q
                         net (fo=2, routed)           0.172     0.336    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[10]
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.830     1.196    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X45Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[10]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.737%)  route 0.205ns (59.263%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/Q
                         net (fo=2, routed)           0.205     0.346    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/D[5]
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=727, routed)         0.829     1.195    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X44Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/C





