[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 162
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedBinConst/dut.sv
n<> u<161> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<161> s<160> l<1:1>
  n<> u<160> t<Source_text> p<161> c<81> l<1:1> el<12:10>
    n<> u<81> t<Description> p<160> c<80> s<159> l<1:1> el<5:10>
      n<> u<80> t<Module_declaration> p<81> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_nonansi_header> p<80> c<2> s<32> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top1> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<32> t<Module_item> p<80> c<31> s<59> l<2:3> el<2:31>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<2:3> el<2:31>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:3> el<2:31>
              n<> u<29> t<Module_common_item> p<30> c<28> l<2:3> el<2:31>
                n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:3> el<2:31>
                  n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:3> el<2:31>
                    n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:3> el<2:30>
                      n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:13> el<2:18>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<2:13> el<2:18>
                          n<> u<14> t<Constant_range> p<15> c<9> l<2:14> el<2:17>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:14> el<2:15>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<2:14> el<2:15>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<2:14> el<2:15>
                                  n<1> u<6> t<INT_CONST> p<7> l<2:14> el<2:15>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<2:16> el<2:17>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<2:16> el<2:17>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:16> el<2:17>
                                  n<0> u<10> t<INT_CONST> p<11> l<2:16> el<2:17>
                      n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:19> el<2:30>
                        n<> u<24> t<Param_assignment> p<25> c<17> l<2:19> el<2:30>
                          n<p1> u<17> t<STRING_CONST> p<24> s<23> l<2:19> el<2:21>
                          n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:25> el<2:30>
                            n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:25> el<2:30>
                              n<> u<21> t<Constant_expression> p<22> c<20> l<2:25> el<2:30>
                                n<> u<20> t<Constant_primary> p<21> c<19> l<2:25> el<2:30>
                                  n<> u<19> t<Primary_literal> p<20> c<18> l<2:25> el<2:30>
                                    n<1'sb1> u<18> t<INT_CONST> p<19> l<2:25> el<2:30>
        n<> u<59> t<Module_item> p<80> c<58> s<78> l<3:3> el<3:32>
          n<> u<58> t<Non_port_module_item> p<59> c<57> l<3:3> el<3:32>
            n<> u<57> t<Module_or_generate_item> p<58> c<56> l<3:3> el<3:32>
              n<> u<56> t<Module_common_item> p<57> c<55> l<3:3> el<3:32>
                n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<3:3> el<3:32>
                  n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<3:3> el<3:32>
                    n<> u<53> t<Parameter_declaration> p<54> c<43> l<3:3> el<3:31>
                      n<> u<43> t<Data_type_or_implicit> p<53> c<42> s<52> l<3:13> el<3:18>
                        n<> u<42> t<Packed_dimension> p<43> c<41> l<3:13> el<3:18>
                          n<> u<41> t<Constant_range> p<42> c<36> l<3:14> el<3:17>
                            n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<3:14> el<3:15>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<3:14> el<3:15>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<3:14> el<3:15>
                                  n<1> u<33> t<INT_CONST> p<34> l<3:14> el<3:15>
                            n<> u<40> t<Constant_expression> p<41> c<39> l<3:16> el<3:17>
                              n<> u<39> t<Constant_primary> p<40> c<38> l<3:16> el<3:17>
                                n<> u<38> t<Primary_literal> p<39> c<37> l<3:16> el<3:17>
                                  n<0> u<37> t<INT_CONST> p<38> l<3:16> el<3:17>
                      n<> u<52> t<List_of_param_assignments> p<53> c<51> l<3:19> el<3:31>
                        n<> u<51> t<Param_assignment> p<52> c<44> l<3:19> el<3:31>
                          n<p2> u<44> t<STRING_CONST> p<51> s<50> l<3:19> el<3:21>
                          n<> u<50> t<Constant_param_expression> p<51> c<49> l<3:25> el<3:31>
                            n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<3:25> el<3:31>
                              n<> u<48> t<Constant_expression> p<49> c<47> l<3:25> el<3:31>
                                n<> u<47> t<Constant_primary> p<48> c<46> l<3:25> el<3:31>
                                  n<> u<46> t<Primary_literal> p<47> c<45> l<3:25> el<3:31>
                                    n<2'sb10> u<45> t<INT_CONST> p<46> l<3:25> el<3:31>
        n<> u<78> t<Module_item> p<80> c<77> s<79> l<4:3> el<4:30>
          n<> u<77> t<Non_port_module_item> p<78> c<76> l<4:3> el<4:30>
            n<> u<76> t<Module_or_generate_item> p<77> c<75> l<4:3> el<4:30>
              n<> u<75> t<Module_common_item> p<76> c<74> l<4:3> el<4:30>
                n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<4:3> el<4:30>
                  n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<4:3> el<4:30>
                    n<> u<72> t<Parameter_declaration> p<73> c<62> l<4:3> el<4:29>
                      n<> u<62> t<Data_type_or_implicit> p<72> c<61> s<71> l<4:13> el<4:16>
                        n<> u<61> t<Data_type> p<62> c<60> l<4:13> el<4:16>
                          n<> u<60> t<IntegerAtomType_Int> p<61> l<4:13> el<4:16>
                      n<> u<71> t<List_of_param_assignments> p<72> c<70> l<4:17> el<4:29>
                        n<> u<70> t<Param_assignment> p<71> c<63> l<4:17> el<4:29>
                          n<p3> u<63> t<STRING_CONST> p<70> s<69> l<4:17> el<4:19>
                          n<> u<69> t<Constant_param_expression> p<70> c<68> l<4:23> el<4:29>
                            n<> u<68> t<Constant_mintypmax_expression> p<69> c<67> l<4:23> el<4:29>
                              n<> u<67> t<Constant_expression> p<68> c<66> l<4:23> el<4:29>
                                n<> u<66> t<Constant_primary> p<67> c<65> l<4:23> el<4:29>
                                  n<> u<65> t<Primary_literal> p<66> c<64> l<4:23> el<4:29>
                                    n<2'sb10> u<64> t<INT_CONST> p<65> l<4:23> el<4:29>
        n<> u<79> t<ENDMODULE> p<80> l<5:1> el<5:10>
    n<> u<159> t<Description> p<160> c<158> l<8:1> el<12:10>
      n<> u<158> t<Module_declaration> p<159> c<85> l<8:1> el<12:10>
        n<> u<85> t<Module_nonansi_header> p<158> c<82> s<112> l<8:1> el<8:15>
          n<module> u<82> t<Module_keyword> p<85> s<83> l<8:1> el<8:7>
          n<top2> u<83> t<STRING_CONST> p<85> s<84> l<8:8> el<8:12>
          n<> u<84> t<List_of_ports> p<85> l<8:12> el<8:14>
        n<> u<112> t<Module_item> p<158> c<111> s<139> l<9:3> el<9:25>
          n<> u<111> t<Non_port_module_item> p<112> c<110> l<9:3> el<9:25>
            n<> u<110> t<Module_or_generate_item> p<111> c<109> l<9:3> el<9:25>
              n<> u<109> t<Module_common_item> p<110> c<108> l<9:3> el<9:25>
                n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<9:3> el<9:25>
                  n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<9:3> el<9:25>
                    n<> u<106> t<Data_declaration> p<107> c<105> l<9:3> el<9:25>
                      n<> u<105> t<Variable_declaration> p<106> c<97> l<9:3> el<9:25>
                        n<> u<97> t<Data_type> p<105> c<86> s<104> l<9:3> el<9:12>
                          n<> u<86> t<IntVec_TypeReg> p<97> s<96> l<9:3> el<9:6>
                          n<> u<96> t<Packed_dimension> p<97> c<95> l<9:7> el<9:12>
                            n<> u<95> t<Constant_range> p<96> c<90> l<9:8> el<9:11>
                              n<> u<90> t<Constant_expression> p<95> c<89> s<94> l<9:8> el<9:9>
                                n<> u<89> t<Constant_primary> p<90> c<88> l<9:8> el<9:9>
                                  n<> u<88> t<Primary_literal> p<89> c<87> l<9:8> el<9:9>
                                    n<1> u<87> t<INT_CONST> p<88> l<9:8> el<9:9>
                              n<> u<94> t<Constant_expression> p<95> c<93> l<9:10> el<9:11>
                                n<> u<93> t<Constant_primary> p<94> c<92> l<9:10> el<9:11>
                                  n<> u<92> t<Primary_literal> p<93> c<91> l<9:10> el<9:11>
                                    n<0> u<91> t<INT_CONST> p<92> l<9:10> el<9:11>
                        n<> u<104> t<List_of_variable_decl_assignments> p<105> c<103> l<9:13> el<9:24>
                          n<> u<103> t<Variable_decl_assignment> p<104> c<98> l<9:13> el<9:24>
                            n<p1> u<98> t<STRING_CONST> p<103> s<102> l<9:13> el<9:15>
                            n<> u<102> t<Expression> p<103> c<101> l<9:19> el<9:24>
                              n<> u<101> t<Primary> p<102> c<100> l<9:19> el<9:24>
                                n<> u<100> t<Primary_literal> p<101> c<99> l<9:19> el<9:24>
                                  n<1'sb1> u<99> t<INT_CONST> p<100> l<9:19> el<9:24>
        n<> u<139> t<Module_item> p<158> c<138> s<156> l<10:3> el<10:26>
          n<> u<138> t<Non_port_module_item> p<139> c<137> l<10:3> el<10:26>
            n<> u<137> t<Module_or_generate_item> p<138> c<136> l<10:3> el<10:26>
              n<> u<136> t<Module_common_item> p<137> c<135> l<10:3> el<10:26>
                n<> u<135> t<Module_or_generate_item_declaration> p<136> c<134> l<10:3> el<10:26>
                  n<> u<134> t<Package_or_generate_item_declaration> p<135> c<133> l<10:3> el<10:26>
                    n<> u<133> t<Data_declaration> p<134> c<132> l<10:3> el<10:26>
                      n<> u<132> t<Variable_declaration> p<133> c<124> l<10:3> el<10:26>
                        n<> u<124> t<Data_type> p<132> c<113> s<131> l<10:3> el<10:12>
                          n<> u<113> t<IntVec_TypeReg> p<124> s<123> l<10:3> el<10:6>
                          n<> u<123> t<Packed_dimension> p<124> c<122> l<10:7> el<10:12>
                            n<> u<122> t<Constant_range> p<123> c<117> l<10:8> el<10:11>
                              n<> u<117> t<Constant_expression> p<122> c<116> s<121> l<10:8> el<10:9>
                                n<> u<116> t<Constant_primary> p<117> c<115> l<10:8> el<10:9>
                                  n<> u<115> t<Primary_literal> p<116> c<114> l<10:8> el<10:9>
                                    n<1> u<114> t<INT_CONST> p<115> l<10:8> el<10:9>
                              n<> u<121> t<Constant_expression> p<122> c<120> l<10:10> el<10:11>
                                n<> u<120> t<Constant_primary> p<121> c<119> l<10:10> el<10:11>
                                  n<> u<119> t<Primary_literal> p<120> c<118> l<10:10> el<10:11>
                                    n<0> u<118> t<INT_CONST> p<119> l<10:10> el<10:11>
                        n<> u<131> t<List_of_variable_decl_assignments> p<132> c<130> l<10:13> el<10:25>
                          n<> u<130> t<Variable_decl_assignment> p<131> c<125> l<10:13> el<10:25>
                            n<p2> u<125> t<STRING_CONST> p<130> s<129> l<10:13> el<10:15>
                            n<> u<129> t<Expression> p<130> c<128> l<10:19> el<10:25>
                              n<> u<128> t<Primary> p<129> c<127> l<10:19> el<10:25>
                                n<> u<127> t<Primary_literal> p<128> c<126> l<10:19> el<10:25>
                                  n<2'sb10> u<126> t<INT_CONST> p<127> l<10:19> el<10:25>
        n<> u<156> t<Module_item> p<158> c<155> s<157> l<11:3> el<11:20>
          n<> u<155> t<Non_port_module_item> p<156> c<154> l<11:3> el<11:20>
            n<> u<154> t<Module_or_generate_item> p<155> c<153> l<11:3> el<11:20>
              n<> u<153> t<Module_common_item> p<154> c<152> l<11:3> el<11:20>
                n<> u<152> t<Module_or_generate_item_declaration> p<153> c<151> l<11:3> el<11:20>
                  n<> u<151> t<Package_or_generate_item_declaration> p<152> c<150> l<11:3> el<11:20>
                    n<> u<150> t<Data_declaration> p<151> c<149> l<11:3> el<11:20>
                      n<> u<149> t<Variable_declaration> p<150> c<141> l<11:3> el<11:20>
                        n<> u<141> t<Data_type> p<149> c<140> s<148> l<11:3> el<11:6>
                          n<> u<140> t<IntegerAtomType_Int> p<141> l<11:3> el<11:6>
                        n<> u<148> t<List_of_variable_decl_assignments> p<149> c<147> l<11:7> el<11:19>
                          n<> u<147> t<Variable_decl_assignment> p<148> c<142> l<11:7> el<11:19>
                            n<p3> u<142> t<STRING_CONST> p<147> s<146> l<11:7> el<11:9>
                            n<> u<146> t<Expression> p<147> c<145> l<11:13> el<11:19>
                              n<> u<145> t<Primary> p<146> c<144> l<11:13> el<11:19>
                                n<> u<144> t<Primary_literal> p<145> c<143> l<11:13> el<11:19>
                                  n<2'sb10> u<143> t<INT_CONST> p<144> l<11:13> el<11:19>
        n<> u<157> t<ENDMODULE> p<158> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:1:1: No timescale set for "top1".
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:8:1: No timescale set for "top2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:1:1: Compile module "work@top1".
[INF:CP0303] ${SURELOG_DIR}/tests/SignedBinConst/dut.sv:8:1: Compile module "work@top2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              10
Design                                                 1
IntTypespec                                            2
IntVar                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 3
ParamAssign                                            3
Parameter                                              3
Range                                                  2
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedBinConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top1
  |vpiParameter:
  \_Parameter: (work@top1.p1), line:2:19, endln:2:30
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |BIN:1
    |vpiName:p1
    |vpiFullName:work@top1.p1
  |vpiParameter:
  \_Parameter: (work@top1.p2), line:3:19, endln:3:31
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |BIN:10
    |vpiName:p2
    |vpiFullName:work@top1.p2
  |vpiParameter:
  \_Parameter: (work@top1.p3), line:4:17, endln:4:29
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |BIN:10
    |vpiTypespec:
    \_RefTypespec: (work@top1.p3), line:4:13, endln:4:16
      |vpiParent:
      \_Parameter: (work@top1.p3), line:4:17, endln:4:29
      |vpiFullName:work@top1.p3
      |vpiActual:
      \_IntTypespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:p3
    |vpiFullName:work@top1.p3
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:30
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:25, endln:2:30
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:30
      |vpiDecompile:1'sb1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top1.p1), line:2:19, endln:2:30
  |vpiParamAssign:
  \_ParamAssign: , line:3:19, endln:3:31
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:3:25, endln:3:31
      |vpiParent:
      \_ParamAssign: , line:3:19, endln:3:31
      |vpiDecompile:2'sb10
      |vpiSize:2
      |BIN:10
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top1.p2), line:3:19, endln:3:31
  |vpiParamAssign:
  \_ParamAssign: , line:4:17, endln:4:29
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:4:23, endln:4:29
      |vpiParent:
      \_ParamAssign: , line:4:17, endln:4:29
      |vpiDecompile:2'sb10
      |vpiSize:2
      |BIN:10
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top1.p3), line:4:17, endln:4:29
  |vpiTypedef:
  \_IntTypespec: , line:4:13, endln:4:16
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:1:1, endln:5:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:4:13, endln:4:16
  |vpiDefName:work@top1
|vpiAllModules:
\_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top2
  |vpiVariables:
  \_IntVar: (work@top2.p3), line:11:7, endln:11:9
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top2.p3), line:11:3, endln:11:6
      |vpiParent:
      \_IntVar: (work@top2.p3), line:11:7, endln:11:9
      |vpiFullName:work@top2.p3
      |vpiActual:
      \_IntTypespec: , line:11:3, endln:11:6
    |vpiName:p3
    |vpiFullName:work@top2.p3
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:11:13, endln:11:19
      |vpiParent:
      \_IntVar: (work@top2.p3), line:11:7, endln:11:9
      |vpiDecompile:2'sb10
      |vpiSize:2
      |BIN:10
      |vpiConstType:3
  |vpiTypedef:
  \_LogicTypespec: , line:9:3, endln:9:12
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiRange:
    \_Range: , line:9:7, endln:9:12
      |vpiParent:
      \_LogicTypespec: , line:9:3, endln:9:12
      |vpiLeftRange:
      \_Constant: , line:9:8, endln:9:9
        |vpiParent:
        \_Range: , line:9:7, endln:9:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:10, endln:9:11
        |vpiParent:
        \_Range: , line:9:7, endln:9:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:10:3, endln:10:12
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiRange:
    \_Range: , line:10:7, endln:10:12
      |vpiParent:
      \_LogicTypespec: , line:10:3, endln:10:12
      |vpiLeftRange:
      \_Constant: , line:10:8, endln:10:9
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:10, endln:10:11
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: , line:11:3, endln:11:6
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:3, endln:9:12
  |vpiImportTypespec:
  \_LogicNet: (work@top2.p1), line:9:13, endln:9:15
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top2.p1), line:9:3, endln:9:12
      |vpiParent:
      \_LogicNet: (work@top2.p1), line:9:13, endln:9:15
      |vpiFullName:work@top2.p1
      |vpiActual:
      \_LogicTypespec: , line:9:3, endln:9:12
    |vpiName:p1
    |vpiFullName:work@top2.p1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:3, endln:10:12
  |vpiImportTypespec:
  \_LogicNet: (work@top2.p2), line:10:13, endln:10:15
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/SignedBinConst/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top2.p2), line:10:3, endln:10:12
      |vpiParent:
      \_LogicNet: (work@top2.p2), line:10:13, endln:10:15
      |vpiFullName:work@top2.p2
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:12
    |vpiName:p2
    |vpiFullName:work@top2.p2
    |vpiNetType:48
  |vpiImportTypespec:
  \_IntTypespec: , line:11:3, endln:11:6
  |vpiImportTypespec:
  \_IntVar: (work@top2.p3), line:11:7, endln:11:9
  |vpiDefName:work@top2
  |vpiNet:
  \_LogicNet: (work@top2.p1), line:9:13, endln:9:15
  |vpiNet:
  \_LogicNet: (work@top2.p2), line:10:13, endln:10:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
