module top_level(SW, LED, clk);
	input clk;
	input[9:0] SW;
	output[9:0] LED;
	
	input stuff;                            		// input stuff
	input iClk;                             		// system clock, 50 MHz for example
	input reset;                            		// active low reset

	reg[21:0] tBase;								// system timebase

	always @(posedge iClk) tBase <= tBase + 1'b1; 	//  build the timebase

	DF FF0(q0, nq0, d0, tBase[19], SW[0]);			//  uses system clock / 2^19 ~= 10 cycles per second


endmodule 