

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2'
================================================================
* Date:           Mon Oct 16 13:38:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.195 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1398210|  1398210|  13.982 ms|  13.982 ms|  1398210|  1398210|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1               |   462400|   462400|         1|          -|          -|  462400|        no|
        |- VITIS_LOOP_110_1     |   935808|   935808|     14622|          -|          -|      64|        no|
        | + VITIS_LOOP_111_2    |    14620|    14620|       172|          -|          -|      85|        no|
        |  ++ VITIS_LOOP_112_3  |      170|      170|         2|          -|          -|      85|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0"   --->   Operation 8 'read' 'ty0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0"   --->   Operation 9 'read' 'tx0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln108 = store i19 0, i19 %empty" [src/conv2.cpp:108]   --->   Operation 10 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln108 = br void %memset.loop" [src/conv2.cpp:108]   --->   Operation 11 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i19 %empty"   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%exitcond214 = icmp_eq  i19 %p_load, i19 462400"   --->   Operation 13 'icmp' 'exitcond214' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%empty_68 = add i19 %p_load, i19 1"   --->   Operation 14 'add' 'empty_68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond214, void %memset.loop.split, void %VITIS_LOOP_111_2.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %p_load"   --->   Operation 17 'zext' 'p_cast' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast"   --->   Operation 18 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %input_fm_buffer_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond214)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_2 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 %empty_68, i19 %empty"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond214)> <Delay = 0.42>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = (exitcond214)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 23 'alloca' 'nin' <Predicate = (exitcond214)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln110 = store i7 0, i7 %nin" [src/conv2.cpp:110]   --->   Operation 24 'store' 'store_ln110' <Predicate = (exitcond214)> <Delay = 0.42>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln110 = store i13 0, i13 %phi_mul" [src/conv2.cpp:110]   --->   Operation 25 'store' 'store_ln110' <Predicate = (exitcond214)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_2" [src/conv2.cpp:110]   --->   Operation 26 'br' 'br_ln110' <Predicate = (exitcond214)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/conv2.cpp:119]   --->   Operation 27 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%nin_1 = load i7 %nin" [src/conv2.cpp:110]   --->   Operation 28 'load' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.82ns)   --->   "%add_ln110_1 = add i13 %phi_mul_load, i13 85" [src/conv2.cpp:110]   --->   Operation 29 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i7 %nin_1" [src/conv2.cpp:110]   --->   Operation 30 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln110 = icmp_eq  i7 %nin_1, i7 64" [src/conv2.cpp:110]   --->   Operation 31 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln110 = add i7 %nin_1, i7 1" [src/conv2.cpp:110]   --->   Operation 32 'add' 'add_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_2.split, void %for.end27" [src/conv2.cpp:110]   --->   Operation 33 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:110]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:110]   --->   Operation 35 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %trunc_ln110" [src/conv2.cpp:119]   --->   Operation 36 'zext' 'zext_ln119' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln110, i8 0" [src/conv2.cpp:119]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i11 %tmp_2" [src/conv2.cpp:119]   --->   Operation 38 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%sub_ln119 = sub i12 %zext_ln119_1, i12 %zext_ln119" [src/conv2.cpp:119]   --->   Operation 39 'sub' 'sub_ln119' <Predicate = (!icmp_ln110)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i12 %sub_ln119" [src/conv2.cpp:110]   --->   Operation 40 'sext' 'sext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nin_1, i32 3, i32 5" [src/conv2.cpp:110]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln111 = br void %VITIS_LOOP_112_3" [src/conv2.cpp:111]   --->   Operation 42 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [src/conv2.cpp:123]   --->   Operation 43 'ret' 'ret_ln123' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.05>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%by = phi i7 %add_ln111, void %for.inc22, i7 0, void %VITIS_LOOP_111_2.split" [src/conv2.cpp:111]   --->   Operation 44 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i7 %by" [src/conv2.cpp:119]   --->   Operation 45 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.82ns)   --->   "%add_ln119 = add i13 %phi_mul_load, i13 %zext_ln119_2" [src/conv2.cpp:119]   --->   Operation 46 'add' 'add_ln119' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i13 %add_ln119" [src/conv2.cpp:111]   --->   Operation 47 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.23ns)   --->   "%mul_ln111 = mul i19 %zext_ln111, i19 85" [src/conv2.cpp:111]   --->   Operation 48 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %by, i7 85" [src/conv2.cpp:111]   --->   Operation 49 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %by, i7 1" [src/conv2.cpp:111]   --->   Operation 50 'add' 'add_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %VITIS_LOOP_112_3.split, void %for.inc25" [src/conv2.cpp:111]   --->   Operation 51 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:111]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:111]   --->   Operation 53 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %by" [src/srcnn.cpp:41->src/conv2.cpp:116]   --->   Operation 54 'zext' 'zext_ln41' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.76ns)   --->   "%yClamped = add i8 %zext_ln41, i8 %ty0_read" [src/srcnn.cpp:41->src/conv2.cpp:116]   --->   Operation 55 'add' 'yClamped' <Predicate = (!icmp_ln111)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i8 %yClamped" [src/conv2.cpp:119]   --->   Operation 56 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.80ns)   --->   "%add_ln119_1 = add i13 %sext_ln110, i13 %zext_ln119_3" [src/conv2.cpp:119]   --->   Operation 57 'add' 'add_ln119_1' <Predicate = (!icmp_ln111)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i13 %add_ln119_1" [src/conv2.cpp:119]   --->   Operation 58 'sext' 'sext_ln119' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i13 %add_ln119_1" [src/conv2.cpp:119]   --->   Operation 59 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln119, i8 0" [src/conv2.cpp:119]   --->   Operation 60 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.88ns)   --->   "%sub_ln119_1 = sub i19 %p_shl1, i19 %sext_ln119" [src/conv2.cpp:119]   --->   Operation 61 'sub' 'sub_ln119_1' <Predicate = (!icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.inc" [src/conv2.cpp:112]   --->   Operation 62 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %nin" [src/conv2.cpp:110]   --->   Operation 63 'store' 'store_ln110' <Predicate = (icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln110 = store i13 %add_ln110_1, i13 %phi_mul" [src/conv2.cpp:110]   --->   Operation 64 'store' 'store_ln110' <Predicate = (icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_2" [src/conv2.cpp:110]   --->   Operation 65 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%bx = phi i7 %add_ln112, void %for.inc.split, i7 0, void %VITIS_LOOP_112_3.split" [src/conv2.cpp:115]   --->   Operation 66 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i7 %bx" [src/conv2.cpp:119]   --->   Operation 67 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.88ns)   --->   "%add_ln119_2 = add i19 %mul_ln111, i19 %zext_ln119_4" [src/conv2.cpp:119]   --->   Operation 68 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i19 %add_ln119_2" [src/conv2.cpp:119]   --->   Operation 69 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln119_5" [src/conv2.cpp:119]   --->   Operation 70 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.77ns)   --->   "%icmp_ln112 = icmp_eq  i7 %bx, i7 85" [src/conv2.cpp:112]   --->   Operation 71 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln112 = add i7 %bx, i7 1" [src/conv2.cpp:112]   --->   Operation 72 'add' 'add_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.split, void %for.inc22" [src/conv2.cpp:112]   --->   Operation 73 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i7 %bx" [src/srcnn.cpp:41->src/conv2.cpp:115]   --->   Operation 74 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.76ns)   --->   "%xClamped = add i8 %zext_ln41_1, i8 %tx0_read" [src/srcnn.cpp:41->src/conv2.cpp:115]   --->   Operation 75 'add' 'xClamped' <Predicate = (!icmp_ln112)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i8 %xClamped" [src/conv2.cpp:119]   --->   Operation 76 'zext' 'zext_ln119_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.88ns)   --->   "%add_ln119_3 = add i19 %sub_ln119_1, i19 %zext_ln119_6" [src/conv2.cpp:119]   --->   Operation 77 'add' 'add_ln119_3' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i19 %add_ln119_3" [src/conv2.cpp:119]   --->   Operation 78 'zext' 'zext_ln119_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 79 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 80 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 81 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 82 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 83 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 84 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/conv2.cpp:119]   --->   Operation 87 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 88 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/conv2.cpp:119]   --->   Operation 88 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 89 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/conv2.cpp:119]   --->   Operation 89 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 90 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/conv2.cpp:119]   --->   Operation 90 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 91 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/conv2.cpp:119]   --->   Operation 91 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 92 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/conv2.cpp:119]   --->   Operation 92 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 93 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/conv2.cpp:119]   --->   Operation 93 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 94 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/conv2.cpp:119]   --->   Operation 94 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln111 = br void %VITIS_LOOP_112_3" [src/conv2.cpp:111]   --->   Operation 95 'br' 'br_ln111' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.19>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:112]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:112]   --->   Operation 97 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/conv2.cpp:119]   --->   Operation 98 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 99 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/conv2.cpp:119]   --->   Operation 99 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 100 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/conv2.cpp:119]   --->   Operation 100 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 101 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/conv2.cpp:119]   --->   Operation 101 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 102 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/conv2.cpp:119]   --->   Operation 102 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 103 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/conv2.cpp:119]   --->   Operation 103 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 104 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/conv2.cpp:119]   --->   Operation 104 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 105 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/conv2.cpp:119]   --->   Operation 105 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 106 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47, i3 %trunc_ln" [src/conv2.cpp:119]   --->   Operation 106 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln119 = store i32 %tmp, i19 %input_fm_buffer_addr_1" [src/conv2.cpp:119]   --->   Operation 107 'store' 'store_ln119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc" [src/conv2.cpp:112]   --->   Operation 108 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('empty') [12]  (0.000 ns)
	'store' operation ('store_ln108', src/conv2.cpp:108) of constant 0 on local variable 'empty' [15]  (0.427 ns)

 <State 2>: 2.121ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [18]  (0.000 ns)
	'add' operation ('empty_68') [20]  (0.884 ns)
	'store' operation ('store_ln0') of variable 'empty_68' on local variable 'empty' [27]  (0.427 ns)
	blocking operation 0.81 ns on control path)

 <State 3>: 0.820ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', src/conv2.cpp:119) on local variable 'phi_mul' [36]  (0.000 ns)
	'add' operation ('add_ln110_1', src/conv2.cpp:110) [38]  (0.820 ns)

 <State 4>: 3.056ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:111) with incoming values : ('add_ln111', src/conv2.cpp:111) [54]  (0.000 ns)
	'add' operation ('add_ln119', src/conv2.cpp:119) [56]  (0.820 ns)
	'mul' operation ('mul_ln111', src/conv2.cpp:111) [58]  (2.236 ns)

 <State 5>: 2.886ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:115) with incoming values : ('add_ln112', src/conv2.cpp:112) [75]  (0.000 ns)
	'add' operation ('xClamped', src/srcnn.cpp:41->src/conv2.cpp:115) [87]  (0.765 ns)
	'add' operation ('add_ln119_3', src/conv2.cpp:119) [89]  (0.884 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32', src/conv2.cpp:119) [91]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40', src/conv2.cpp:119) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [99]  (1.237 ns)

 <State 6>: 3.195ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40', src/conv2.cpp:119) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [99]  (1.237 ns)
	'mux' operation ('tmp', src/conv2.cpp:119) [107]  (0.721 ns)
	'store' operation ('store_ln119', src/conv2.cpp:119) of variable 'tmp', src/conv2.cpp:119 on array 'input_fm_buffer' [108]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
