{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632389069219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632389069219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 14:54:29 2021 " "Processing started: Thu Sep 23 14:54:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632389069219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389069219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Four_bit_adder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Four_bit_adder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389069220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632389069555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632389069555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077258 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_11-Equations " "Found design unit 9: XOR_11-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_12-Equations " "Found design unit 10: XOR_12-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_13-Equations " "Found design unit 11: XOR_13-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR_14-Equations " "Found design unit 12: XOR_14-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 HALF_ADDER-Equations " "Found design unit 13: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_11 " "Found entity 8: XOR_11" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_12 " "Found entity 9: XOR_12" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_13 " "Found entity 10: XOR_13" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR_14 " "Found entity 11: XOR_14" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""} { "Info" "ISGN_ENTITY_NAME" "12 HALF_ADDER " "Found entity 12: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Gates.vhdl" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Bit_Adder-Struct " "Found design unit 1: Four_Bit_Adder-Struct" {  } { { "Four_Bit_Adder.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Adder " "Found entity 1: Four_Bit_Adder" {  } { { "Four_Bit_Adder.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077275 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632389077275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632389077320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Adder Four_Bit_Adder:add_instance " "Elaborating entity \"Four_Bit_Adder\" for hierarchy \"Four_Bit_Adder:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_11 Four_Bit_Adder:add_instance\|XOR_11:X11 " "Elaborating entity \"XOR_11\" for hierarchy \"Four_Bit_Adder:add_instance\|XOR_11:X11\"" {  } { { "Four_Bit_Adder.vhdl" "X11" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_12 Four_Bit_Adder:add_instance\|XOR_12:X12 " "Elaborating entity \"XOR_12\" for hierarchy \"Four_Bit_Adder:add_instance\|XOR_12:X12\"" {  } { { "Four_Bit_Adder.vhdl" "X12" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_13 Four_Bit_Adder:add_instance\|XOR_13:X13 " "Elaborating entity \"XOR_13\" for hierarchy \"Four_Bit_Adder:add_instance\|XOR_13:X13\"" {  } { { "Four_Bit_Adder.vhdl" "X13" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_14 Four_Bit_Adder:add_instance\|XOR_14:X14 " "Elaborating entity \"XOR_14\" for hierarchy \"Four_Bit_Adder:add_instance\|XOR_14:X14\"" {  } { { "Four_Bit_Adder.vhdl" "X14" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Four_Bit_Adder:add_instance\|Full_Adder:F0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:F0\"" {  } { { "Four_Bit_Adder.vhdl" "F0" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Four_Bit_Adder.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER Four_Bit_Adder:add_instance\|Full_Adder:F0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:F0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Four_Bit_Adder:add_instance\|Full_Adder:F0\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:F0\|AND_2:a1\"" {  } { { "Full_Adder.vhdl" "a1" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Four_Bit_Adder:add_instance\|Full_Adder:F0\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:F0\|OR_2:o1\"" {  } { { "Full_Adder.vhdl" "o1" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Four_Bit_Adder:add_instance\|Full_Adder:F0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:F0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "F:/FOUR_BIT_ADDER_SUBTRACTER/Full_Adder.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632389077370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632389077597 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632389077597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632389077597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632389077597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632389077730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 14:54:37 2021 " "Processing ended: Thu Sep 23 14:54:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632389077730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632389077730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632389077730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632389077730 ""}
