/* Generated by Yosys 0.18+10 (git sha1 18ac9db6a, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:1" *)
module reg2lut2reg(clock0, in1, in2, in3, in4, in5, in6, and_output);
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:10" *)
  wire and1_o;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:5" *)
  output and_output;
  wire and_output;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:3" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in1;
  wire in1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in1_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in1_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in2;
  wire in2;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in2_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in2_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in3;
  wire in3;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in3_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in3_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in4;
  wire in4;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in4_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in4_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in5;
  wire in5;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in5_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in5_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:4" *)
  input in6;
  wire in6;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:8" *)
  wire in6_reg;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:9" *)
  wire in6_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:11" *)
  wire out_reg2;
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$501$auto$blifparse.cc:515:parse_blif$502  (
    .A({ in5_reg1, in6_reg1, in4_reg1, in3_reg1, in1_reg1, in2_reg1 }),
    .Y(and1_o)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$181  (
    .C(clock0),
    .D(in1),
    .E(1'h1),
    .Q(in1_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$182  (
    .C(clock0),
    .D(in2),
    .E(1'h1),
    .Q(in2_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$183  (
    .C(clock0),
    .D(in3),
    .E(1'h1),
    .Q(in3_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$184  (
    .C(clock0),
    .D(in4),
    .E(1'h1),
    .Q(in4_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$185  (
    .C(clock0),
    .D(in5),
    .E(1'h1),
    .Q(in5_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:22|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$186  (
    .C(clock0),
    .D(in6),
    .E(1'h1),
    .Q(in6_reg),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$187  (
    .C(clock0),
    .D(in1_reg),
    .E(1'h1),
    .Q(in1_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$188  (
    .C(clock0),
    .D(in2_reg),
    .E(1'h1),
    .Q(in2_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$189  (
    .C(clock0),
    .D(in3_reg),
    .E(1'h1),
    .Q(in3_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$190  (
    .C(clock0),
    .D(in4_reg),
    .E(1'h1),
    .Q(in4_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$191  (
    .C(clock0),
    .D(in5_reg),
    .E(1'h1),
    .Q(in5_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:33|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$192  (
    .C(clock0),
    .D(in6_reg),
    .E(1'h1),
    .Q(in6_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:41|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$198  (
    .C(clock0),
    .D(and1_o),
    .E(1'h1),
    .Q(out_reg2),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-lut-reg/./reg2lut2reg.v:46|/nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$199  (
    .C(clock0),
    .D(out_reg2),
    .E(1'h1),
    .Q(and_output),
    .R(1'h1),
    .S(1'h1)
  );
endmodule
