m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Simulation
vSIMON_control
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1524924701
!i10b 1
!s100 X7aGNNXe`kkA2]Jo=WHB:2
IEL@3XLL4inHQX@CjlTZ7l3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_control_sv_unit
S1
Z3 dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Simulation/Surface Pro
w1524920055
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1524924700.000000
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv|
!i113 1
Z6 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
n@s@i@m@o@n_control
vSIMON_controlBLK
R0
R1
!i10b 1
!s100 XbnADh<D48^?7D?hZT@5f2
II31]=JCmBZJkK_WK[RGiN1
R2
!s105 SIMON_controlBLK_sv_unit
S1
R3
w1524921504
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_controlBLK.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_controlBLK.sv
L0 3
R4
r1
!s85 0
31
Z8 !s108 1524924701.000000
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_controlBLK.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_controlBLK.sv|
!i113 1
R6
R7
n@s@i@m@o@n_control@b@l@k
vSIMON_dataIN
R0
R1
!i10b 1
!s100 ;`01fbeUCIRf]gEPCDEU]1
IBbfJ7S8nN8bM=SBF0SR0Q1
R2
!s105 SIMON_dataIN_sv_unit
S1
R3
w1524920767
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv|
!i113 1
R6
R7
n@s@i@m@o@n_data@i@n
vSIMON_dataOUT
R0
R1
!i10b 1
!s100 DX=EM3PXgOJOcD:2;@QK]3
IRhI]n5dLT]PJOWKcPl=cz1
R2
!s105 SIMON_dataOUT_sv_unit
S1
R3
w1524919609
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv|
!i113 1
R6
R7
n@s@i@m@o@n_data@o@u@t
vSIMON_function
R0
Z9 !s110 1524924700
!i10b 1
!s100 oLamm<KkaBz7@cz1M@V[Q0
IhK3W?Q2=C1]f1<I]ViBIF2
R2
!s105 SIMON_function_sv_unit
S1
R3
w1524224254
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv|
!i113 1
R6
R7
n@s@i@m@o@n_function
vSIMON_keyexpansion
R0
R9
!i10b 1
!s100 _Si2WlLH2_fKKM3V1k3ab3
I527cM4IT5;gL38ZUj:SjO3
R2
!s105 SIMON_keyexpansion_sv_unit
S1
R3
w1524224938
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv|
!i113 1
R6
R7
n@s@i@m@o@n_keyexpansion
vSIMON_round
R0
R9
!i10b 1
!s100 YDc4WGTCMgS5:^TWMiMHb1
I14E9zA5H=FJm]<kjo[Hc^2
R2
!s105 SIMON_round_sv_unit
S1
R3
w1524224376
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv|
!i113 1
R6
R7
n@s@i@m@o@n_round
vSIMON_topPKT
R0
R1
!i10b 1
!s100 RI7fE6@>gcMS_>z[Nb>A<0
Iz=YO9I7JMJC7^A3zW6`bh1
R2
!s105 SIMON_topPKT_sv_unit
S1
R3
w1524920144
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv|
!i113 1
R6
R7
n@s@i@m@o@n_top@p@k@t
vtest_SIMON_control
R0
R1
!i10b 1
!s100 ZISoVWJ4;k0M@_fL?5fOC1
IPjQPMHEi?LgWZFTf:`j1B3
R2
!s105 test_SIMON_control_sv_unit
S1
R3
w1524920082
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_control
vtest_SIMON_controlBLK
R0
R1
!i10b 1
!s100 Idk7SH0?NRf13lOF:SVUE3
IF9fNb[bN;4]o5:X506iHW3
R2
!s105 test_SIMON_controlBLK_sv_unit
S1
R3
w1524921721
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_controlBLK.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_controlBLK.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_controlBLK.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_controlBLK.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_control@b@l@k
vtest_SIMON_dataIN
R0
R1
!i10b 1
!s100 nU5d;4Ca?S7b68U2kS>n_0
IQJjcVQTk;2Dh7`iE<4c[e3
R2
!s105 test_SIMON_dataIN_sv_unit
S1
R3
w1524918780
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv
L0 3
R4
r1
!s85 0
31
R8
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_data@i@n
vtest_SIMON_dataOUT
R0
Z10 !s110 1524924702
!i10b 1
!s100 >5lk7STebZzTTW15Ne:Ik1
II_KKkdQiUIROAOMGE:_n<2
R2
!s105 test_SIMON_dataOUT_sv_unit
S1
R3
w1524917406
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv
L0 3
R4
r1
!s85 0
31
Z11 !s108 1524924702.000000
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_data@o@u@t
vtest_SIMON_topPKT
R0
R10
!i10b 1
!s100 _B9AaZHUfIUla_^fbYQUh1
I5KJ@ljbK^HP[W6LhTh3Cb3
R2
!s105 test_SIMON_topPKT_sv_unit
S1
R3
w1524921116
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_top@p@k@t
vtest_SIMON_topPKT_THROUGHPUT
R0
!s110 1524925747
!i10b 1
!s100 1H7:hRoh=m5P@mMm9Agaa3
IU?_hFC_YLW2H4X9KGJ1K>3
R2
!s105 test_SIMON_topPKT_THROUGHPUT_sv_unit
S1
R3
w1524925743
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT_THROUGHPUT.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT_THROUGHPUT.sv
L0 3
R4
r1
!s85 0
31
!s108 1524925746.000000
!s107 C:\Users\lewis\Documents\Part III\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT_THROUGHPUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT_THROUGHPUT.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_top@p@k@t_@t@h@r@o@u@g@h@p@u@t
