
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=cache_mem><h1 id="entity-cache_mem">Entity: cache_mem</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1541.6666666666665 370"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="765,0 780,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="276.66666666666663" height="150" fill="black" x="780" y="0"></rect><rect id="SvgjsRect1007" width="272.66666666666663" height="145" fill="#bdecb6" x="782" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="760" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   string </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="795" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   REPLACEMENT_POLICY </tspan></text><line id="SvgjsLine1012" x1="765" y1="15" x2="780" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="760" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="795" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   CACHE_LINES </tspan></text><line id="SvgjsLine1017" x1="765" y1="35" x2="780" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="760" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="795" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   ASSOCIATIVITY </tspan></text><line id="SvgjsLine1022" x1="765" y1="55" x2="780" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="760" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="795" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   CPU_DATA_BITS </tspan></text><line id="SvgjsLine1027" x1="765" y1="75" x2="780" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="760" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="795" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   MEM_ADDR_BITS </tspan></text><line id="SvgjsLine1032" x1="765" y1="95" x2="780" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="760" y="94.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="795" y="94.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   MEM_DATA_BITS </tspan></text><line id="SvgjsLine1037" x1="765" y1="115" x2="780" y2="115" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="760" y="114.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="795" y="114.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   OUTSTANDING_REQ </tspan></text><line id="SvgjsLine1042" x1="765" y1="135" x2="780" y2="135" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1043" width="276.66666666666663" height="210" fill="black" x="780" y="155"></rect><rect id="SvgjsRect1044" width="272.66666666666663" height="205" fill="#fdfd96" x="782" y="157"></rect><text id="SvgjsText1045" font-family="Helvetica" x="760" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="795" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   clk </tspan></text><line id="SvgjsLine1049" x1="765" y1="170" x2="780" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="760" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="795" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   rst </tspan></text><line id="SvgjsLine1054" x1="765" y1="190" x2="780" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="760" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="795" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   cpu_req </tspan></text><line id="SvgjsLine1059" x1="765" y1="210" x2="780" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="760" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="795" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   cpu_write </tspan></text><line id="SvgjsLine1064" x1="765" y1="230" x2="780" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="760" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   unsigned(log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS-1 downto 0) </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="795" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   cpu_addr </tspan></text><line id="SvgjsLine1069" x1="765" y1="250" x2="780" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="760" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(CPU_DATA_BITS-1 downto 0) </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="795" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   cpu_wdata </tspan></text><line id="SvgjsLine1074" x1="765" y1="270" x2="780" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="760" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(CPU_DATA_BITS/8-1 downto 0) </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="795" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   cpu_wmask </tspan></text><line id="SvgjsLine1079" x1="765" y1="290" x2="780" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="760" y="289.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="795" y="289.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   mem_rdy </tspan></text><line id="SvgjsLine1084" x1="765" y1="310" x2="780" y2="310" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="760" y="309.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="795" y="309.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   mem_rstb </tspan></text><line id="SvgjsLine1089" x1="765" y1="330" x2="780" y2="330" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="760" y="329.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="760" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(MEM_DATA_BITS-1 downto 0) </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="795" y="329.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="795" svgjs:data="{&quot;newLined&quot;:true}">   mem_rdata </tspan></text><line id="SvgjsLine1094" x1="765" y1="350" x2="780" y2="350" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="1076.6666666666665" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="1041.6666666666665" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   cpu_rdy </tspan></text><line id="SvgjsLine1099" x1="1056.6666666666665" y1="170" x2="1071.6666666666665" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1100" font-family="Helvetica" x="1076.6666666666665" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1102" font-family="Helvetica" x="1041.6666666666665" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1103" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   cpu_rstb </tspan></text><line id="SvgjsLine1104" x1="1056.6666666666665" y1="190" x2="1071.6666666666665" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1105" font-family="Helvetica" x="1076.6666666666665" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1106" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(CPU_DATA_BITS-1 downto 0) </tspan></text><text id="SvgjsText1107" font-family="Helvetica" x="1041.6666666666665" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1108" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   cpu_rdata </tspan></text><line id="SvgjsLine1109" x1="1056.6666666666665" y1="210" x2="1071.6666666666665" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1110" font-family="Helvetica" x="1076.6666666666665" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1111" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1112" font-family="Helvetica" x="1041.6666666666665" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1113" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   mem_req </tspan></text><line id="SvgjsLine1114" x1="1056.6666666666665" y1="230" x2="1071.6666666666665" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1115" font-family="Helvetica" x="1076.6666666666665" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1116" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1117" font-family="Helvetica" x="1041.6666666666665" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1118" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   mem_write </tspan></text><line id="SvgjsLine1119" x1="1056.6666666666665" y1="250" x2="1071.6666666666665" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1120" font-family="Helvetica" x="1076.6666666666665" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1121" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   unsigned(MEM_ADDR_BITS-1 downto 0) </tspan></text><text id="SvgjsText1122" font-family="Helvetica" x="1041.6666666666665" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1123" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   mem_addr </tspan></text><line id="SvgjsLine1124" x1="1056.6666666666665" y1="270" x2="1071.6666666666665" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1125" font-family="Helvetica" x="1076.6666666666665" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1126" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(MEM_DATA_BITS-1 downto 0) </tspan></text><text id="SvgjsText1127" font-family="Helvetica" x="1041.6666666666665" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1128" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   mem_wdata </tspan></text><line id="SvgjsLine1129" x1="1056.6666666666665" y1="290" x2="1071.6666666666665" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1130" font-family="Helvetica" x="1076.6666666666665" y="289.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1131" dy="26" x="1076.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(MEM_DATA_BITS/8-1 downto 0) </tspan></text><text id="SvgjsText1132" font-family="Helvetica" x="1041.6666666666665" y="289.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1133" dy="26" x="1041.6666666666665" svgjs:data="{&quot;newLined&quot;:true}">   mem_wmask </tspan></text><line id="SvgjsLine1134" x1="1056.6666666666665" y1="310" x2="1071.6666666666665" y2="310" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:         Martin Zabel Entity:          Cache with :ref:<code>INT:PoC.Mem</code> interface on the "CPU" side Description:</p><hr /><p>This unit provides a cache (:ref:<code>IP:cache_par2</code>) together with a cache controller which reads / writes cache lines from / to memory. It has two :ref:<code>INT:PoC.Mem</code> interfaces:</p><ul><li>one for the "CPU" side  (ports with prefix <code>cpu_</code>), and</li><li>one for the memory side (ports with prefix <code>mem_</code>).Thus, this unit can be placed into an already available memory path betweenthe CPU and the memory (controller). If you want to plugin a cache into aCPU pipeline, see :ref:<code>IP:cache_cpu</code>.Configuration</li></ul><hr /><p>+--------------------+-----------------------------------------------------+ | Parameter          | Description                                         | +====================+=====================================================+ | REPLACEMENT_POLICY | Replacement policy of embedded cache. For supported | |                    | values see PoC.cache_replacement_policy.            | +--------------------+-----------------------------------------------------+ | CACHE_LINES        | Number of cache lines.                              | +--------------------+-----------------------------------------------------+ | ASSOCIATIVITY      | Associativity of embedded cache.                    | +--------------------+-----------------------------------------------------+ | CPU_ADDR_BITS      | Number of address bits on the CPU side. Each address| |                    | identifies one memory word as seen from the CPU.    | |                    | Calculated from other parameters as described below.| +--------------------+-----------------------------------------------------+ | CPU_DATA_BITS      | Width of the data bus (in bits) on the CPU side.    | |                    | CPU_DATA_BITS must be divisible by 8.               | +--------------------+-----------------------------------------------------+ | MEM_ADDR_BITS      | Number of address bits on the memory side. Each     | |                    | address identifies one word in the memory.          | +--------------------+-----------------------------------------------------+ | MEM_DATA_BITS      | Width of a memory word and of a cache line in bits. | |                    | MEM_DATA_BITS must be divisible by CPU_DATA_BITS.   | +--------------------+-----------------------------------------------------+ | OUTSTANDING_REQ    | Number of oustanding requests, see notes below.     | +--------------------+-----------------------------------------------------+ If the CPU data-bus width is smaller than the memory data-bus width, then the CPU needs additional address bits to identify one CPU data word inside a memory word. Thus, the CPU address-bus width is calculated from:: CPU_ADDR_BITS=log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS The write policy is: write-through, no-write-allocate. The maximum throughput is one request per clock cycle, except for <code>OUSTANDING_REQ = 1</code>. If <code>OUTSTANDING_REQ</code> is:</p><ul><li>1: then 1 request is buffered by a single register. To give a shortcritical path (clock-to-output delay) for <code>cpu_rdy</code>, the throughput isdegraded to one request per 2 clock cycles at maximum.</li><li>2: then 2 requests are buffered by :ref:<code>IP:fifo_glue</code>. This setting hasthe lowest area requirements without degrading the performance.</li><li>&gt;2: then the requests are buffered by :ref:<code>IP:fifo_cc_got</code>. The number ofoutstanding requests is rounded up to the next suitable value. This settingis useful in applications with out-of-order execution (of otheroperations). The CPU requests to the cache are always processed in-order.Operation</li></ul><hr /><p>Memory accesses are always aligned to a word boundary. Each memory word (and each cache line) consists of MEM_DATA_BITS bits. For example if MEM_DATA_BITS=128:</p><ul><li>memory address 0 selects the bits   0..127 in memory,</li><li>memory address 1 selects the bits 128..256 in memory, and so on.Cache accesses are always aligned to a CPU word boundary. Each CPU wordconsists of CPU_DATA_BITS bits. For example if CPU_DATA_BITS=32:</li><li>CPU address 0 selects the bits   0.. 31 in memory word 0,</li><li>CPU address 1 selects the bits  32.. 63 in memory word 0,</li><li>CPU address 2 selects the bits  64.. 95 in memory word 0,</li><li>CPU address 3 selects the bits  96..127 in memory word 0,</li><li>CPU address 4 selects the bits   0.. 31 in memory word 1,</li><li>CPU address 5 selects the bits  32.. 63 in memory word 1, and so on.A synchronous reset must be applied even on a FPGA.The interface is documented in detail :ref:<code>here &lt;INT:PoC.Mem&gt;</code>... WARNING::If the design is synthesized with Xilinx ISE / XST, then the synthesisoption "Keep Hierarchy" must be set to SOFT or TRUE.SeeAlso::ref:<code>IP:cache_cpu</code>License:=============================================================================Copyright 2016-2016 Technische Universitaet Dresden - GermanyLicensed under the Apache License, Version 2.0 (the "License");you may not use this file except in compliance with the License.You may obtain a copy of the License atUnless required by applicable law or agreed to in writing, softwaredistributed under the License is distributed on an "AS IS" BASIS,WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.See the License for the specific language governing permissions andlimitations under the License.=============================================================================</li></ul></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>REPLACEMENT_POLICY</td>
<td>string</td>
<td>"LRU"</td>
<td></td>
</tr>
<tr>
<td>CACHE_LINES</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASSOCIATIVITY</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU_DATA_BITS</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEM_ADDR_BITS</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEM_DATA_BITS</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUTSTANDING_REQ</td>
<td>positive</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>in</td>
<td>std_logic</td>
<td>clock</td>
</tr>
<tr>
<td>rst</td>
<td>in</td>
<td>std_logic</td>
<td>reset</td>
</tr>
<tr>
<td>cpu_req</td>
<td>in</td>
<td>std_logic</td>
<td>"CPU" side</td>
</tr>
<tr>
<td>cpu_write</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>cpu_addr</td>
<td>in</td>
<td>unsigned(log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>cpu_wdata</td>
<td>in</td>
<td>std_logic_vector(CPU_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>cpu_wmask</td>
<td>in</td>
<td>std_logic_vector(CPU_DATA_BITS/8-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>cpu_rdy</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>cpu_rstb</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>cpu_rdata</td>
<td>out</td>
<td>std_logic_vector(CPU_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>mem_req</td>
<td>out</td>
<td>std_logic</td>
<td>Memory side</td>
</tr>
<tr>
<td>mem_write</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>mem_addr</td>
<td>out</td>
<td>unsigned(MEM_ADDR_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>mem_wdata</td>
<td>out</td>
<td>std_logic_vector(MEM_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>mem_wmask</td>
<td>out</td>
<td>std_logic_vector(MEM_DATA_BITS/8-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>mem_rdy</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>mem_rstb</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>mem_rdata</td>
<td>in</td>
<td>std_logic_vector(MEM_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>int_req</td>
<td>std_logic</td>
<td>signals to internal cache_cpu</td>
</tr>
<tr>
<td>int_write</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>int_addr</td>
<td>unsigned(CPU_ADDR_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>int_wdata</td>
<td>std_logic_vector(CPU_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>int_wmask</td>
<td>std_logic_vector(CPU_DATA_BITS/8-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>int_got</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>int_rdata</td>
<td>std_logic_vector(CPU_DATA_BITS-1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU_ADDR_BITS</td>
<td>positive</td>
<td>log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS</td>
<td></td>
</tr>
</tbody>
</table><h2 id="instantiations">Instantiations</h2><ul>
<li>cache_cpu_inst: work.cache_cpu</li>
</ul><br><br><br><br><br><br>