// Seed: 1081541363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial $display((-1));
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wire id_2,
    input logic id_3
);
  id_5 :
  assert property (@(posedge -1'b0 < id_3) {id_5{id_3}}) id_0 <= id_5;
  parameter id_6 = -1;
  initial id_1 = -1;
  wire id_7;
  wire id_8;
  assign id_5 = 1;
  assign id_0 = 1;
  supply1 id_9 = -1;
  assign id_0 = -1 == "";
  id_10(
      .id_0(id_1)
  );
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_9,
      id_9,
      id_6,
      id_7,
      id_6
  );
endmodule
